

================================================================
== Vitis HLS Report for 'CP_insertion'
================================================================
* Date:           Wed Sep 14 20:25:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.896 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80                   |CP_insertion_Pipeline_VITIS_LOOP_30_1                  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      59|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        2|     3|    1147|     833|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     365|    -|
|Register         |        -|     -|     119|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     3|    1266|    1257|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80                   |CP_insertion_Pipeline_VITIS_LOOP_30_1                  |        0|   0|  198|   70|    0|
    |grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3  |        2|   0|  161|  267|    0|
    |mul_32s_32s_32_1_1_U37                                            |mul_32s_32s_32_1_1                                     |        0|   3|    0|   20|    0|
    |sdiv_32ns_9s_32_36_seq_1_U38                                      |sdiv_32ns_9s_32_36_seq_1                               |        0|   0|  394|  238|    0|
    |sdiv_9ns_32ns_8_13_seq_1_U36                                      |sdiv_9ns_32ns_8_13_seq_1                               |        0|   0|  394|  238|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                             |                                                       |        2|   3| 1147|  833|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub19_fu_179_p2                                                                   |         -|   0|  0|  16|           7|           9|
    |sub50_fu_198_p2                                                                   |         -|   0|  0|  39|           7|          32|
    |grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80_data_out_TREADY                   |       and|   0|  0|   2|           1|           1|
    |grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|  59|          16|          43|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  239|         54|    1|         54|
    |data_in_TREADY_int_regslice   |   14|          3|    1|          3|
    |data_out_TDATA_int_regslice   |   14|          3|   64|        192|
    |data_out_TDEST_int_regslice   |   14|          3|    1|          3|
    |data_out_TID_int_regslice     |   14|          3|    1|          3|
    |data_out_TKEEP_int_regslice   |   14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |   14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |   14|          3|    8|         24|
    |data_out_TUSER_int_regslice   |   14|          3|    1|          3|
    |data_out_TVALID_int_regslice  |   14|          3|    1|          3|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  365|         81|   87|        312|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  53|   0|   53|          0|
    |grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80_ap_start_reg                   |   1|   0|    1|          0|
    |grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |sub50_reg_251                                                                  |  32|   0|   32|          0|
    |tmp_7_reg_256                                                                  |  32|   0|   39|          7|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 119|   0|  126|          7|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       CP_insertion|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       CP_insertion|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

