{"sha": "02880e7803b19c357718abd2f0d567b4a761f318", "node_id": "C_kwDOANBUbNoAKDAyODgwZTc4MDNiMTljMzU3NzE4YWJkMmYwZDU2N2I0YTc2MWYzMTg", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2023-03-13T14:17:57Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2023-03-17T09:48:58Z"}, "message": "RISC-V: Use reg_or_subregno to check regno [PR109092]\n\ngcc/ChangeLog:\n\n\tPR target/109092\n\t* config/riscv/riscv.md: Fix subreg bug.", "tree": {"sha": "66bb93fb13eae23275ce755fe7998a811cd3d8ae", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/66bb93fb13eae23275ce755fe7998a811cd3d8ae"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/02880e7803b19c357718abd2f0d567b4a761f318", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/02880e7803b19c357718abd2f0d567b4a761f318", "html_url": "https://github.com/Rust-GCC/gccrs/commit/02880e7803b19c357718abd2f0d567b4a761f318", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/02880e7803b19c357718abd2f0d567b4a761f318/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "2bb71424636fba7944b36b1689e9df22a53f1a3f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2bb71424636fba7944b36b1689e9df22a53f1a3f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2bb71424636fba7944b36b1689e9df22a53f1a3f"}], "stats": {"total": 6, "additions": 3, "deletions": 3}, "files": [{"sha": "bc384d9aedf12a755c95197c8f07d60987580257", "filename": "gcc/config/riscv/riscv.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/02880e7803b19c357718abd2f0d567b4a761f318/gcc%2Fconfig%2Friscv%2Friscv.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/02880e7803b19c357718abd2f0d567b4a761f318/gcc%2Fconfig%2Friscv%2Friscv.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.md?ref=02880e7803b19c357718abd2f0d567b4a761f318", "patch": "@@ -1369,8 +1369,8 @@\n \t(zero_extend:DI\n \t    (match_operand:SI 1 \"nonimmediate_operand\" \" r,m\")))]\n   \"TARGET_64BIT && !TARGET_ZBA\n-   && !(REG_P (operands[1])\n-        && REGNO (operands[1]) == VL_REGNUM)\"\n+   && !(register_operand (operands[1], SImode)\n+        && reg_or_subregno (operands[1]) == VL_REGNUM)\"\n   \"@\n    #\n    lwu\\t%0,%1\"\n@@ -1752,7 +1752,7 @@\n   \"(register_operand (operands[0], SImode)\n     || reg_or_0_operand (operands[1], SImode))\n     && !(register_operand (operands[1], SImode)\n-         && REGNO (operands[1]) == VL_REGNUM)\"\n+         && reg_or_subregno (operands[1]) == VL_REGNUM)\"\n   { return riscv_output_move (operands[0], operands[1]); }\n   [(set_attr \"move_type\" \"move,const,load,store,mtc,fpload,mfc,fpstore,rdvlenb\")\n    (set_attr \"mode\" \"SI\")"}]}