INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ip/system_xup_and2_0_0/sim/system_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ipshared/a94f/xup_and_vector.srcs/sources_1/new/xup_and_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/ip/system_xup_and_vector_0_0/sim/system_xup_and_vector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xup_and_vector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17073/Desktop/FPGA/Integrator/sources/xup_and_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and_tb
