// Seed: 3628585918
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire [-1 : -1] id_3, id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_4 = 32'd28,
    parameter id_5 = 32'd38
) (
    id_1,
    _id_2,
    id_3
);
  output tri id_3;
  inout wire _id_2;
  inout wire id_1;
  wire _id_4 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  parameter ["" |  id_2  -  id_4 : id_4] id_5 = 1;
  assign id_3 = -1;
  logic [-1 : 1 'b0] id_6 = id_2;
  logic [id_5 : -1 'b0] id_7[id_5 : -1];
  ;
  wire id_8;
endmodule
