# Project 2 - Creating custom IP for ZYNQ's processing system
First Verilog File bus:
wire led

YouTube Links:

Part 1-

Part 2-

Part 3-

Part 4-

Part 5 (bonus) - 
