Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 31 14:49:47 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_loop_control_sets_placed.rpt
| Design       : hdmi_loop
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   319 |
| Unused register locations in slices containing registers |  1628 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             406 |          203 |
| No           | No                    | Yes                    |             157 |           76 |
| No           | Yes                   | No                     |             172 |           67 |
| Yes          | No                    | No                     |             503 |          219 |
| Yes          | No                    | Yes                    |             854 |          393 |
| Yes          | Yes                   | No                     |             576 |          300 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                                                                                                                       Enable Signal                                                                                                                                                                      |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_967                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[14][0]_CE_cooolgate_en_sig_891                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[6][0]_CE_cooolgate_en_sig_879                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/icon_x_reg[2][0]_CE_cooolgate_en_sig_913                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]_CE_cooolgate_en_sig_952                                                                                                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_954                                                                                                                                                                                                                                                                    |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[8]_CE_cooolgate_en_sig_953                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[11][0]_CE_cooolgate_en_sig_885                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_850                                                                                                                                                                                                                                                                                                 |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[8][0]_CE_cooolgate_en_sig_907                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[3]_CE_cooolgate_en_sig_833                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[0]_CE_cooolgate_en_sig_830                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[9][0]_CE_cooolgate_en_sig_909                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][3]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][8]_C                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[2]_CE_cooolgate_en_sig_832                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[1]_CE_cooolgate_en_sig_831                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[5]_CE_cooolgate_en_sig_835                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[4]_CE_cooolgate_en_sig_834                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[7]_CE_cooolgate_en_sig_837                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][9]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][6]_C                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_bits_reg[6]_CE_cooolgate_en_sig_836                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][3]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][7]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][5]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][6]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[10][0]_CE_cooolgate_en_sig_883                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[2][0]_CE_cooolgate_en_sig_895                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][4]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][7]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[5][0]_CE_cooolgate_en_sig_901                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[3][0]_CE_cooolgate_en_sig_897                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][5]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][9]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][4]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][8]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][3]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][1]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][11]_P                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][10]_C                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/icon_x_reg[3][0]_CE_cooolgate_en_sig_915                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[13][0]_CE_cooolgate_en_sig_889                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][11]_C                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][9]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][4]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][4]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][1]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[6][0]_CE_cooolgate_en_sig_903                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][0]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_flag_reg_CE_cooolgate_en_sig_930                                                                                                                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/find_mouse_reg_CE_cooolgate_en_sig_944                                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/i_vs_d1_reg_CE_cooolgate_en_sig_946                                                                                                                                                                                                                                                                                                           |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_799_cooolDelFlop_CE_cooolgate_en_sig_945 |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][0]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][10]_P                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][6]_P                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_927                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_929                                                                                                                                                                                                                                                                     | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1           |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_932                                                                                                                                                                                                                                                                     |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_928                                                                                                                                                                                                                                                                     | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1           |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_940                                                                                                                                                                                                                                                          |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_949                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_939                                                                                                                                                                                                                                                          |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_data_valid_reg_CE_cooolgate_en_sig_943                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_931                                                                                                                                                                                                                                                                     |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/tx_data_valid_reg_CE_cooolgate_en_sig_942                                                                                                                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_tx_inst/tx_data_ready_reg_CE_cooolgate_en_sig_947                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_950                                                                                                                                                                                                                                                            |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_948                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_951                                                                                                                                                                                                                                                            |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_849                                                                                                                                                                                                                                                                                                 |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/longitude_we_reg_CE_cooolgate_en_sig_941                                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_957                                                                                                                                                                                                                                                    |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_933                                                                                                                                                                                                                                                                     |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[11]_CE_cooolgate_en_sig_969                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_934                                                                                                                                                                                                                                                                     |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][2]_C                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_968                                                                                                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_955                                                                                                                                                                                                                                                                    |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_956                                                                                                                                                                                                                                                    |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_write_req_reg_CE_cooolgate_en_sig_935                                                                                                                                                                                                                                                                                                  |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/stop_reg_CE_cooolgate_en_sig_976                                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[5]_CE_cooolgate_en_sig_983                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/bit_cnt_reg[2]_CE_cooolgate_en_sig_977                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/FSM_gray_state_reg[0]_CE_cooolgate_en_sig_980                                                                                                                                                                                                                                                                           |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[7]_CE_cooolgate_en_sig_970                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[1]_CE_cooolgate_en_sig_971                                                                                                                                                                                                                                                                           |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/FSM_gray_state_reg[1]_CE_cooolgate_en_sig_972                                                                                                                                                                                                                                                                           |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[4]_CE_cooolgate_en_sig_975                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[0]_CE_cooolgate_en_sig_979                                                                                                                                                                                                                                                                           |                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/stop_reg_CE_cooolgate_en_sig_974                                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/bit_cnt_reg[1]_CE_cooolgate_en_sig_978                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]_CE_cooolgate_en_sig_973                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/start_reg_CE_cooolgate_en_sig_982                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]_CE_cooolgate_en_sig_981                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]_CE_cooolgate_en_sig_993                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/start_reg_CE_cooolgate_en_sig_984                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/bit_cnt_reg[0]_CE_cooolgate_en_sig_985                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]_CE_cooolgate_en_sig_994                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_988                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[9]_CE_cooolgate_en_sig_986                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_991                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]_CE_cooolgate_en_sig_987                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[6]_CE_cooolgate_en_sig_992                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]_CE_cooolgate_en_sig_995                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[15]_CE_cooolgate_en_sig_990                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[11]_CE_cooolgate_en_sig_996                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[14]_CE_cooolgate_en_sig_997                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]_CE_cooolgate_en_sig_989                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][5]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][5]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][7]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][7]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][8]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][8]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][11]_P |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][11]_C                                                  |                1 |              1 |
|  reset_power_on_m0/x_reg[0][2]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][2]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][9]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][9]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][3]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][3]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][0]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][0]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][10]_P |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][10]_C                                                  |                1 |              1 |
|  reset_power_on_m0/y_reg[0][1]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][1]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][2]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][2]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][1]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][1]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][6]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][6]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][10]_P |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][10]_C                                                  |                1 |              1 |
|  reset_power_on_m0/x_reg[0][0]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][0]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][4]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][4]_C                                                   |                1 |              1 |
|  reset_power_on_m0/x_reg[0][11]_P |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][11]_C                                                  |                1 |              1 |
|  reset_power_on_m0/y_reg[0][8]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][8]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][9]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][9]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][7]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][7]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][4]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][4]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][6]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][6]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][5]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][5]_C                                                   |                1 |              1 |
|  reset_power_on_m0/y_reg[0][3]_P  |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][3]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][7]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][2]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][2]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][1]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][1]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][10]_P                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][10]_C                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][0]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][11]_C                                                  |                1 |              1 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][3]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][9]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][0]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][6]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][2]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/y_reg[0][11]_P                                                  |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][8]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][8]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][7]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][5]_P                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/x_reg[0][5]_C                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[1][0]_CE_cooolgate_en_sig_893                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[7][0]_CE_cooolgate_en_sig_905                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[12][0]_CE_cooolgate_en_sig_887                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[18][0]_CE_cooolgate_en_sig_863                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[16][0]_CE_cooolgate_en_sig_859                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[2][0]_CE_cooolgate_en_sig_871                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | plot_m1/icon_x_reg[1][0]_CE_cooolgate_en_sig_911                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[5][0]_CE_cooolgate_en_sig_877                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[4][0]_CE_cooolgate_en_sig_899                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[3][0]_CE_cooolgate_en_sig_873                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[17][0]_CE_cooolgate_en_sig_861                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[15][0]_CE_cooolgate_en_sig_857                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[19][0]_CE_cooolgate_en_sig_865                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[4][0]_CE_cooolgate_en_sig_875                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[1][0]_CE_cooolgate_en_sig_869                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[7][0]_CE_cooolgate_en_sig_881                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              1 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[3][1]_CE_cooolgate_en_sig_874                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[13][1]_CE_cooolgate_en_sig_890                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | plot_m1/icon_x[4][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[11][1]_CE_cooolgate_en_sig_886                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[7][1]_CE_cooolgate_en_sig_882                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[5][1]_CE_cooolgate_en_sig_878                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[9][1]_CE_cooolgate_en_sig_910                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[7][1]_CE_cooolgate_en_sig_906                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[10][1]_CE_cooolgate_en_sig_884                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[14][1]_CE_cooolgate_en_sig_892                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[3][1]_CE_cooolgate_en_sig_898                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[5][1]_CE_cooolgate_en_sig_902                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[8][1]_CE_cooolgate_en_sig_908                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | plot_m1/icon_x_reg[3][1]_CE_cooolgate_en_sig_916                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[18][1]_CE_cooolgate_en_sig_864                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[6][1]_CE_cooolgate_en_sig_904                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_818                                                                                                                                                                                                                                                 | reset_power_on_m1/power_on_rst1                                                   |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[6][1]_CE_cooolgate_en_sig_880                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[16][1]_CE_cooolgate_en_sig_860                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[17][1]_CE_cooolgate_en_sig_862                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[2][1]_CE_cooolgate_en_sig_872                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[19][1]_CE_cooolgate_en_sig_866                                                                                                                                                                                                                                                                                                      |                                                                                   |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[4][1]_CE_cooolgate_en_sig_876                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[1][1]_CE_cooolgate_en_sig_894                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              2 |
|  vout1_clk_OBUF                   | plot_m1/icon_x_reg[1][1]_CE_cooolgate_en_sig_912                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[2][1]_CE_cooolgate_en_sig_896                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | plot_m1/icon_x_reg[2][1]_CE_cooolgate_en_sig_914                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                      |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[15][1]_CE_cooolgate_en_sig_858                                                                                                                                                                                                                                                                                                      |                                                                                   |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[4][1]_CE_cooolgate_en_sig_900                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_0                                                         |                2 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_x_reg[1][1]_CE_cooolgate_en_sig_870                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                              |                1 |              2 |
|  vout1_clk_OBUF                   | overlay_m1/osd_x_reg[12][1]_CE_cooolgate_en_sig_888                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_0                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_867                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                   |                1 |              3 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_868                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                   |                1 |              3 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/direction_index_reg[0][0]_CE_cooolgate_en_sig_856                                                                                                                                                                                                                                                                                 |                                                                                   |                2 |              3 |
|  sys_pll_m0/inst/clk_out1         |                                                                                                                                                                                                                                                                                                                                                          | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1           |                3 |              4 |
|  sys_pll_m0/inst/clk_out1         |                                                                                                                                                                                                                                                                                                                                                          | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1           |                2 |              4 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                                                                                                                                                   | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]    |                2 |              4 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/tx_cnt_reg[0]_CE_cooolgate_en_sig_855                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              4 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_818                                                                                                                                                                                                                                                 |                                                                                   |                2 |              4 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/out1_value_reg_reg[0]_CE_cooolgate_en_sig_853                                                                                                                                                                                                                                                                                     |                                                                                   |                2 |              4 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                                                                                                                                                   | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]    |                2 |              4 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_sig_851                                                                                                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                    |                4 |              5 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                   |                2 |              5 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                   |                4 |              5 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_850                                                                                                                                                                                                                                                                                                 | EEPROM_8b_m1/sAddr[7]                                                             |                4 |              6 |
|  vout1_clk_OBUF                   | plot_m1/counter_reg[5][0]                                                                                                                                                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                    |                2 |              6 |
|  sys_pll_m0/inst/clk_out1         | reset_power_on_m1/fSCL_reg[2]_0                                                                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |                3 |              6 |
|  sys_pll_m0/inst/clk_out1         | reset_power_on_m1/fSCL_reg[2]                                                                                                                                                                                                                                                                                                                            | reset_power_on_m1/power_on_rst1                                                   |                3 |              6 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_849                                                                                                                                                                                                                                                                                                 | EEPROM_8b_m0/sAddr[7]                                                             |                3 |              6 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | overlay_m1/d1_region_active0_in[1]                                                |                4 |              7 |
|  vout1_clk_OBUF                   | overlay_m1/longitude_value_reg[1]_CE_cooolgate_en_sig_848                                                                                                                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                    |                2 |              7 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/instruct_reg[2][0]_CE_cooolgate_en_sig_824                                                                                                                                                                                                                                                                                                  |                                                                                   |                2 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/instruct_reg[4][0]_CE_cooolgate_en_sig_828                                                                                                                                                                                                                                                                                                  |                                                                                   |                2 |              8 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_843                                                                                                                                                                                                                                                                                 |                                                                                   |                2 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841                                                                                                                                                                                                                                                                                                 |                                                                                   |                2 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_822                                                                                                                                                                                                                                                                                                  |                                                                                   |                3 |              8 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_845                                                                                                                                                                                                                                                                                 |                                                                                   |                3 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_820                                                                                                                                                                                                                                                                                                  |                                                                                   |                3 |              8 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | YCbCr2RGB_m1/r_b_sum_reg_n_0_[20]                                                 |                1 |              8 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | YCbCr2RGB_m1/r_r_sum_reg[20]                                                      |                2 |              8 |
|  vout1_clk_OBUF                   | overlay_m1/temp_x                                                                                                                                                                                                                                                                                                                                        | overlay_m1/temp_x[10]_i_1_n_0                                                     |                3 |              8 |
|  vout1_clk_OBUF                   | uart_rs_inst/echo_intensity_threshold_reg[0][0]                                                                                                                                                                                                                                                                                                          |                                                                                   |                4 |              8 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | YCbCr2RGB_m1/r_g_sum_reg_n_0_[20]                                                 |                1 |              8 |
|  vout1_clk_OBUF                   | timing_gen_xy_m1/x_cnt_reg[1]_CE_cooolgate_en_sig_846                                                                                                                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                    |                3 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/rx_data_reg[0]_CE_cooolgate_en_sig_839                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |                2 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/instruct_reg[3][0]_CE_cooolgate_en_sig_826                                                                                                                                                                                                                                                                                                  |                                                                                   |                1 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/tx_data_reg[0][0]                                                                                                                                                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                    |                3 |              8 |
|  vout1_clk_OBUF                   | uart_rs_inst/alpha_d0_reg[0][0]                                                                                                                                                                                                                                                                                                                          |                                                                                   |                4 |              8 |
|  vout1_clk_OBUF                   | uart_rs_inst/alpha_reg[7][0]                                                                                                                                                                                                                                                                                                                             | reset_power_on_m0/power_on_rst                                                    |                4 |              8 |
|  vout1_clk_OBUF                   | uart_rs_inst/danger_level_threshold_reg[0][0]                                                                                                                                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                    |                4 |              8 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_tx_inst/tx_data_latch[7]_i_1_n_0                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                1 |              8 |
|  vout1_clk_OBUF                   | plot_m1/icon_ram_addr                                                                                                                                                                                                                                                                                                                                    | plot_m1/icon_ram_addr[11]_i_1_n_0                                                 |                5 |              9 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                   |                5 |             10 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/E[0]                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                   |                6 |             10 |
|  vout1_clk_OBUF                   | uart_rs_inst/icon_values_reg[2][0]                                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |                3 |             11 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_818                                                                                                                                                                                                                                                 | reset_power_on_m1/fSCL_reg[2]                                                     |                4 |             11 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_818                                                                                                                                                                                                                                                 | reset_power_on_m1/fSCL_reg[2]_0                                                   |                4 |             11 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                                                                                                                     |                                                                                   |                5 |             11 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                                                                                                                     |                                                                                   |                3 |             11 |
|  vout1_clk_OBUF                   | overlay_m1/osd_ram_addr[13]_i_2_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_ram_addr0                                                          |                5 |             11 |
|  vout1_clk_OBUF                   | plot_m1/theta_d0[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                   |                4 |             12 |
|  vout1_clk_OBUF                   | timing_gen_xy_m1/y_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                    |                3 |             12 |
|  vout1_clk_OBUF                   | plot_m1/icon_ram_addr[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                    |                3 |             12 |
|  vout1_clk_OBUF                   | plot_m1/icon_addr[4][11]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                  |                4 |             12 |
|  vout1_clk_OBUF                   | plot_m1/icon_addr[2][11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                  |                3 |             12 |
|  vout1_clk_OBUF                   | plot_m1/icon_addr[3][11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                  |                4 |             12 |
|  vout1_clk_OBUF                   | plot_m1/icon_addr[1][11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                  |                3 |             12 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[15][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                   |                8 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[12][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                9 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[2][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |               12 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[17][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                   |                6 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[6][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                4 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[19][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                   |                6 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[3][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |               12 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[11][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                              |               10 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[7][13]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                5 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[4][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                8 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[5][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |               10 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[6][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                7 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[7][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                8 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[8][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |               10 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[13][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                9 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[16][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                   |                6 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[3][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                5 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[5][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                5 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[4][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                4 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[9][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                8 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[1][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                5 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/mouse_dis_addr[2][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                          |                6 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[1][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                9 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[14][13]_i_2_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                9 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[18][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                   |                7 |             14 |
|  vout1_clk_OBUF                   | overlay_m1/char_addr[10][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                              |                5 |             14 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m1/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                   |                3 |             16 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0_n_0                                                                                                                                                                                                                                                                        | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0 |                5 |             16 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/ms_cnt                                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                   |                7 |             16 |
|  sys_pll_m0/inst/clk_out1         | EEPROM_8b_m0/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                   |                5 |             16 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                                                                                                                                           | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0    |                5 |             16 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/ms_cnt                                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                   |                7 |             16 |
|  vout1_clk_OBUF                   | reset_power_on_m0/display_a_data_d0_reg[0][0]                                                                                                                                                                                                                                                                                                            |                                                                                   |                4 |             16 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m1/timer_cnt                                                                                                                                                                                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                   |                5 |             18 |
|  sys_pll_m0/inst/clk_out1         | i2c_config_m0/timer_cnt                                                                                                                                                                                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                   |                5 |             18 |
|  vout1_clk_OBUF                   | uart_rs_inst/mouse_y_reg[0][0]                                                                                                                                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                    |                8 |             24 |
|  vout1_clk_OBUF                   | uart_rs_inst/mouse_y_d0_reg[11][0]                                                                                                                                                                                                                                                                                                                       |                                                                                   |               10 |             24 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out1_x_reg[11]_i_1_n_0                                            |                6 |             24 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out2_x_reg[11]_i_1_n_0                                            |                6 |             24 |
|  vout1_clk_OBUF                   | uart_rs_inst/icon_color_reg[23][0]                                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                    |               13 |             24 |
|  vout1_clk_OBUF                   | uart_rs_inst/icon_color_d0_reg[23][0]                                                                                                                                                                                                                                                                                                                    |                                                                                   |               13 |             24 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out3_x_reg[11]_i_1_n_0                                            |                6 |             24 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out4_x_reg[11]_i_1_n_0                                            |                6 |             24 |
|  vout1_clk_OBUF                   | overlay_m1/latitude_value[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                    |               11 |             30 |
|  vout1_clk_OBUF                   | uart_rs_inst/scale_d0_reg[7][0]                                                                                                                                                                                                                                                                                                                          |                                                                                   |               20 |             32 |
|  sys_pll_m0/inst/clk_out1         | reset_power_on_m0/sel                                                                                                                                                                                                                                                                                                                                    | reset_power_on_m1/clear                                                           |                8 |             32 |
|  vout1_clk_OBUF                   | uart_rs_inst/E[0]                                                                                                                                                                                                                                                                                                                                        |                                                                                   |               11 |             32 |
|  sys_pll_m0/inst/clk_out1         | reset_power_on_m1/rst_reg_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/clear                                                           |                8 |             32 |
|  sys_pll_m0/inst/clk_out1         |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/power_on_rst                                                    |               16 |             36 |
|  sys_pll_m0/inst/clk_out1         | uart_rs_inst/uart_rx_inst/value_reg_reg[0]                                                                                                                                                                                                                                                                                                               | uart_rs_inst/uart_rx_inst/value_reg_reg[0]_0                                      |               14 |             40 |
|  vout1_clk_OBUF                   | plot_m1/color_b_ori_temp_reg[7][0]                                                                                                                                                                                                                                                                                                                       |                                                                                   |               20 |             40 |
|  vout1_clk_OBUF                   | uart_rs_inst/scale_reg[4]_rep__1                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |               27 |             44 |
|  sys_pll_m0/inst/clk_out1         |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                   |               23 |             45 |
|  vout1_clk_OBUF                   | plot_m1/mouse_dis_start_x_reg[3][12][0]                                                                                                                                                                                                                                                                                                                  |                                                                                   |               17 |             61 |
|  sys_pll_m0/inst/clk_out1         |                                                                                                                                                                                                                                                                                                                                                          |                                                                                   |               41 |             78 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/power_on_rst                                                    |               42 |             88 |
|  vout1_clk_OBUF                   | uart_rs_inst/win_pos_y_reg[0][0]                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                    |               37 |            114 |
|  vout1_clk_OBUF                   | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                    |              116 |            262 |
|  vout1_clk_OBUF                   |                                                                                                                                                                                                                                                                                                                                                          |                                                                                   |              175 |            394 |
+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   173 |
| 2      |                    31 |
| 3      |                     3 |
| 4      |                     7 |
| 5      |                     3 |
| 6      |                     5 |
| 7      |                     2 |
| 8      |                    20 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     6 |
| 12     |                     7 |
| 14     |                    26 |
| 16+    |                    33 |
+--------+-----------------------+


