Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 25 23:50:36 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mtf7_core_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0                27144        0.073        0.000                      0                27144        0.192        0.000                       0                  5670  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk40_in_p               {0.000 12.000}       24.000          41.667          
  CLK_OUT4_usrclk_mmcm   {0.000 4.200}        8.400           119.048         
  clkfbout_usrclk_mmcm   {0.000 12.000}       24.000          41.667          
ext_clk_in               {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm_in  {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
pcie_clk                 {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm     {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm     {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk40_in_p                                                                                                                                                                 7.000        0.000                       0                     4  
  CLK_OUT4_usrclk_mmcm         0.109        0.000                      0                24727        0.076        0.000                      0                24727        3.558        0.000                       0                  4853  
  clkfbout_usrclk_mmcm                                                                                                                                                    22.592        0.000                       0                     3  
ext_clk_in                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_125M_ctoc_mmcm_in        2.539        0.000                      0                  228        0.115        0.000                      0                  228        3.000        0.000                       0                   111  
  clk_625M_ctoc_mmcm_in                                                                                                                                                    0.192        0.000                       0                    30  
  clkfbout_ctoc_mmcm_in                                                                                                                                                    6.591        0.000                       0                     3  
pcie_clk                       1.525        0.000                      0                 2104        0.073        0.000                      0                 2104        2.000        0.000                       0                   628  
  clk_125M_ctoc_mmcm           4.290        0.000                      0                   15        0.234        0.000                      0                   15        3.650        0.000                       0                    18  
  clk_625M_ctoc_mmcm                                                                                                                                                       0.192        0.000                       0                    16  
  clkfbout_ctoc_mmcm                                                                                                                                                       6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_clk            clk_125M_ctoc_mmcm        5.625        0.000                      0                   69        0.179        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_125M_ctoc_mmcm_in  clk_125M_ctoc_mmcm_in        7.076        0.000                      0                    1        0.357        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk40_in_p
  To Clock:  clk40_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_in_p
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { clk40_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         24.000      22.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I             n/a            1.409         24.000      22.592     BUFGCTRL_X0Y3     clk40_bufg/I
Min Period        n/a     IBUFDS_GTE2/I      n/a            1.408         24.000      22.592     IBUFDS_GTE2_X1Y3  clk40_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_usrclk_mmcm
  To Clock:  CLK_OUT4_usrclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.800ns (33.413%)  route 3.587ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.724 - 8.400 ) 
    Source Clock Delay      (SCD):    6.575ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.425     6.575    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.375 r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/DOADO[10]
                         net (fo=361, routed)         3.587    11.962    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q0[10]
    DSP48_X6Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.274    13.724    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X6Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.824    
                         clock uncertainty           -0.098    14.726    
    DSP48_X6Y122         DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -2.655    12.071    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.800ns (33.413%)  route 3.587ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.724 - 8.400 ) 
    Source Clock Delay      (SCD):    6.575ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.425     6.575    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.375 r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/DOADO[10]
                         net (fo=361, routed)         3.587    11.962    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q0[10]
    DSP48_X6Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.274    13.724    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X6Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.824    
                         clock uncertainty           -0.098    14.726    
    DSP48_X6Y122         DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -2.655    12.071    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 1.800ns (23.005%)  route 6.025ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 13.824 - 8.400 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.481     6.631    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y122        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y122        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.431 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/DOADO[10]
                         net (fo=256, routed)         6.025    14.455    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q1[10]
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.374    13.824    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.924    
                         clock uncertainty           -0.098    14.826    
    DSP48_X0Y87          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.261    14.565    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 1.800ns (23.005%)  route 6.025ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 13.824 - 8.400 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.481     6.631    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y122        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y122        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.431 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/DOADO[10]
                         net (fo=256, routed)         6.025    14.455    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q1[10]
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.374    13.824    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.924    
                         clock uncertainty           -0.098    14.826    
    DSP48_X0Y87          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261    14.565    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.800ns (23.201%)  route 5.958ns (76.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.758 - 8.400 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.481     6.631    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y122        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y122        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.431 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/DOADO[10]
                         net (fo=256, routed)         5.958    14.389    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q1[10]
    DSP48_X1Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.308    13.758    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.858    
                         clock uncertainty           -0.098    14.760    
    DSP48_X1Y91          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.261    14.499    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.800ns (23.201%)  route 5.958ns (76.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.758 - 8.400 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.481     6.631    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y122        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y122        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.431 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/DOADO[10]
                         net (fo=256, routed)         5.958    14.389    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q1[10]
    DSP48_X1Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.308    13.758    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.858    
                         clock uncertainty           -0.098    14.760    
    DSP48_X1Y91          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.261    14.499    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_24_V_product_fu_939/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 1.800ns (23.009%)  route 6.023ns (76.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 13.824 - 8.400 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.481     6.631    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y122        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y122        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.431 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/DOADO[10]
                         net (fo=256, routed)         6.023    14.454    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q1[10]
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.374    13.824    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.924    
                         clock uncertainty           -0.098    14.826    
    DSP48_X0Y87          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.261    14.565    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 1.800ns (23.009%)  route 6.023ns (76.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 13.824 - 8.400 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.481     6.631    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y122        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y122        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     8.431 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q1_reg/DOADO[10]
                         net (fo=256, routed)         6.023    14.454    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q1[10]
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.374    13.824    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X0Y87          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.924    
                         clock uncertainty           -0.098    14.826    
    DSP48_X0Y87          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.261    14.565    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_19_V_product_fu_937/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.800ns (33.435%)  route 3.584ns (66.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.724 - 8.400 ) 
    Source Clock Delay      (SCD):    6.575ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.425     6.575    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     8.375 r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/DOADO[3]
                         net (fo=15, routed)          3.584    11.958    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/q0[3]
    DSP48_X6Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.274    13.724    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X6Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.824    
                         clock uncertainty           -0.098    14.726    
    DSP48_X6Y122         DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.655    12.071    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_172/mult_9_V_product_fu_526/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q13_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_219_V_product_fu_885/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.800ns (22.461%)  route 6.214ns (77.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.765 - 8.400 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.323     6.473    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X9Y100        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q13_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y100        RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.273 r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q13_reg/DOBDO[10]
                         net (fo=471, routed)         6.214    14.486    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_219_V_product_fu_885/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt_6[10]
    DSP48_X2Y83          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_219_V_product_fu_885/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        1.315    13.765    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_219_V_product_fu_885/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X2Y83          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_219_V_product_fu_885/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism              1.100    14.865    
                         clock uncertainty           -0.098    14.767    
    DSP48_X2Y83          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.164    14.603    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_219_V_product_fu_885/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_191/select_ln322_3_reg_3484_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q3_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.118ns (19.017%)  route 0.503ns (80.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.526     2.268    my_test_algo/my_hls_label/grp_tanh_fu_191/ap_clk
    SLICE_X128Y278       FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_fu_191/select_ln322_3_reg_3484_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y278       FDSE (Prop_fdse_C_Q)         0.118     2.386 r  my_test_algo/my_hls_label/grp_tanh_fu_191/select_ln322_3_reg_3484_reg[6]/Q
                         net (fo=1, routed)           0.503     2.889    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/addr3[6]
    RAMB18_X8Y124        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q3_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.896     3.024    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X8Y124        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q3_reg/CLKARDCLK
                         clock pessimism             -0.394     2.630    
    RAMB18_X8Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.813    my_test_algo/my_hls_label/grp_tanh_fu_191/tanh_table1_U/tanh_tanh_table1_rom_U/q3_reg
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_1_fu_238/select_ln322_3_reg_1784_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.922%)  route 0.193ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.669     2.411    my_test_algo/my_hls_label/grp_tanh_1_fu_238/ap_clk
    SLICE_X58Y340        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/select_ln322_3_reg_1784_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y340        FDSE (Prop_fdse_C_Q)         0.118     2.529 r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/select_ln322_3_reg_1784_reg[1]/Q
                         net (fo=1, routed)           0.193     2.722    my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/addr3[1]
    RAMB18_X4Y136        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.928     3.056    my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/ap_clk
    RAMB18_X4Y136        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg/CLKARDCLK
                         clock pessimism             -0.600     2.456    
    RAMB18_X4Y136        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.639    my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_reg_2619_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.922%)  route 0.193ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.649     2.391    my_test_algo/my_hls_label/grp_tanh_2_fu_217/ap_clk
    SLICE_X46Y244        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_reg_2619_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y244        FDSE (Prop_fdse_C_Q)         0.118     2.509 r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_reg_2619_reg[5]/Q
                         net (fo=1, routed)           0.193     2.702    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/addr0[5]
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.884     3.012    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
                         clock pessimism             -0.576     2.436    
    RAMB18_X3Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.619    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_1_fu_238/select_ln322_3_reg_1784_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.913%)  route 0.193ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.669     2.411    my_test_algo/my_hls_label/grp_tanh_1_fu_238/ap_clk
    SLICE_X58Y340        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/select_ln322_3_reg_1784_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y340        FDSE (Prop_fdse_C_Q)         0.118     2.529 r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/select_ln322_3_reg_1784_reg[0]/Q
                         net (fo=1, routed)           0.193     2.722    my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/addr3[0]
    RAMB18_X4Y136        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.928     3.056    my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/ap_clk
    RAMB18_X4Y136        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg/CLKARDCLK
                         clock pessimism             -0.600     2.456    
    RAMB18_X4Y136        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.639    my_test_algo/my_hls_label/grp_tanh_1_fu_238/tanh_table7_U/tanh_1_tanh_table7_rom_U/q3_reg
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 imem/inj_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.063%)  route 0.228ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.542     2.284    imem/CLK_OUT4
    SLICE_X92Y293        FDRE                                         r  imem/inj_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y293        FDRE (Prop_fdre_C_Q)         0.118     2.402 r  imem/inj_addr_reg[9]/Q
                         net (fo=72, routed)          0.228     2.631    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y58         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.787     2.915    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y58         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.559     2.356    
    RAMB36_X5Y58         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.539    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/data_9_V_read_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_142_V_product_fu_927/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.555%)  route 0.181ns (64.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.588     2.330    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/ap_clk
    SLICE_X53Y267        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/data_9_V_read_int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y267        FDRE (Prop_fdre_C_Q)         0.100     2.430 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/data_9_V_read_int_reg_reg[23]/Q
                         net (fo=216, routed)         0.181     2.611    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_142_V_product_fu_927/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/C[10]
    DSP48_X3Y107         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_142_V_product_fu_927/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.847     2.975    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_142_V_product_fu_927/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X3Y107         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_142_V_product_fu_927/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                         clock pessimism             -0.559     2.416    
    DSP48_X3Y107         DSP48E1 (Hold_dsp48e1_CLK_C[31])
                                                      0.100     2.516    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_142_V_product_fu_927/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_422_V_product_fu_1134/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/add_ln703_201_reg_1322369_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.181ns (41.737%)  route 0.253ns (58.263%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.591     2.333    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_422_V_product_fu_1134/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/ap_clk
    DSP48_X8Y118         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_422_V_product_fu_1134/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y118         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.107     2.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_422_V_product_fu_1134/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/P[15]
                         net (fo=2, routed)           0.253     2.693    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_442_V_product_fu_1280/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/add_ln703_201_reg_1322369_reg[23][3]
    SLICE_X118Y302       LUT4 (Prop_lut4_I2_O)        0.028     2.721 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_442_V_product_fu_1280/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/add_ln703_201_reg_1322369[3]_i_5/O
                         net (fo=1, routed)           0.000     2.721    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_442_V_product_fu_1280/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/add_ln703_201_reg_1322369[3]_i_5_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.767 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/mult_442_V_product_fu_1280/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/add_ln703_201_reg_1322369_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.767    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/add_ln703_201_fu_1319695_p2[3]
    SLICE_X118Y302       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/add_ln703_201_reg_1322369_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.842     2.970    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/ap_clk
    SLICE_X118Y302       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/add_ln703_201_reg_1322369_reg[3]/C
                         clock pessimism             -0.394     2.576    
    SLICE_X118Y302       FDRE (Hold_fdre_C_D)         0.092     2.668    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_144/add_ln703_201_reg_1322369_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_7_reg_2654_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q6_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.118ns (17.948%)  route 0.539ns (82.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.547     2.289    my_test_algo/my_hls_label/grp_tanh_2_fu_217/ap_clk
    SLICE_X60Y272        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_7_reg_2654_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y272        FDSE (Prop_fdse_C_Q)         0.118     2.407 r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_7_reg_2654_reg[3]/Q
                         net (fo=1, routed)           0.539     2.947    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q6_reg_0[3]
    RAMB18_X4Y123        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q6_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.928     3.056    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X4Y123        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q6_reg/CLKBWRCLK
                         clock pessimism             -0.394     2.662    
    RAMB18_X4Y123        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.845    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q6_reg
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_reg_2619_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.316%)  route 0.230ns (69.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.649     2.391    my_test_algo/my_hls_label/grp_tanh_2_fu_217/ap_clk
    SLICE_X47Y244        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_reg_2619_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y244        FDSE (Prop_fdse_C_Q)         0.100     2.491 r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/select_ln322_reg_2619_reg[8]/Q
                         net (fo=1, routed)           0.230     2.721    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/addr0[8]
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.884     3.012    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X3Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg/CLKARDCLK
                         clock pessimism             -0.576     2.436    
    RAMB18_X3Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.619    my_test_algo/my_hls_label/grp_tanh_2_fu_217/tanh_table4_U/tanh_2_tanh_table4_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_test_algo/data_source_gen[0].bram_address_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_bram_label/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.251%)  route 0.254ns (71.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.541     2.283    my_test_algo/clk1
    SLICE_X93Y290        FDSE                                         r  my_test_algo/data_source_gen[0].bram_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y290        FDSE (Prop_fdse_C_Q)         0.100     2.383 r  my_test_algo/data_source_gen[0].bram_address_reg[0]/Q
                         net (fo=16, routed)          0.254     2.637    my_test_algo/my_bram_label/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X5Y57         RAMB36E1                                     r  my_test_algo/my_bram_label/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=4925, routed)        0.783     2.911    my_test_algo/my_bram_label/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X5Y57         RAMB36E1                                     r  my_test_algo/my_bram_label/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.559     2.352    
    RAMB36_X5Y57         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.535    my_test_algo/my_bram_label/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_usrclk_mmcm
Waveform(ns):       { 0.000 4.200 }
Period(ns):         8.400
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X1Y109     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_102_V_product_fu_996/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X4Y74      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_214_V_product_fu_854/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X0Y90      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_26_V_product_fu_880/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X0Y83      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_56_V_product_fu_951/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X1Y111     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_103_V_product_fu_799/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X3Y82      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_270_V_product_fu_838/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X0Y112     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_104_V_product_fu_989/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X1Y93      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_15_V_product_fu_985/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X9Y96      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_215_V_product_fu_928/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X3Y83      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_148/mult_57_V_product_fu_1011/emtfptnn_mul_mul_bkb_U1/emtfptnn_mul_mul_bkb_DSP48_0_U/p_cvt/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.400       204.960    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y290    my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y290    my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y291    my_test_algo/doutDbg3_reg[20]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y312    my_test_algo/doutDbg3_reg[29]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y312    my_test_algo/doutDbg3_reg[30]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y312    my_test_algo/doutDbg3_reg[31]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y312    my_test_algo/doutDbg3_reg[32]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y312    my_test_algo/doutDbg3_reg[33]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X74Y312    my_test_algo/doutDbg3_reg[34]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y290    my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y290    my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y290    my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y290    my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_usrclk_mmcm
  To Clock:  clkfbout_usrclk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_usrclk_mmcm
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         24.000      22.592     BUFGCTRL_X0Y5    usrclk_mmcm_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk_in
  To Clock:  ext_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ext_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.274ns (5.338%)  route 4.859ns (94.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 6.210 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.579     2.786    ctoc/phase_done_n
    SLICE_X51Y267        FDRE                                         r  ctoc/phase_done_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.186     6.210    ctoc/clk_125M_in
    SLICE_X51Y267        FDRE                                         r  ctoc/phase_done_r_reg[11]/C
                         clock pessimism             -0.706     5.504    
                         clock uncertainty           -0.063     5.441    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)       -0.115     5.326    ctoc/phase_done_r_reg[11]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.274ns (5.527%)  route 4.684ns (94.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.404     2.611    ctoc/phase_done_n
    SLICE_X51Y270        FDRE                                         r  ctoc/phase_done_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X51Y270        FDRE                                         r  ctoc/phase_done_r_reg[12]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X51Y270        FDRE (Setup_fdre_C_D)       -0.115     5.324    ctoc/phase_done_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.274ns (5.733%)  route 4.505ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.797ns = ( 6.203 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.225     2.433    ctoc/phase_done_n
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.179     6.203    ctoc/clk_125M_in
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_r_reg[8]/C
                         clock pessimism             -0.706     5.497    
                         clock uncertainty           -0.063     5.434    
    SLICE_X51Y275        FDRE (Setup_fdre_C_D)       -0.124     5.310    ctoc/phase_done_r_reg[8]
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.274ns (5.734%)  route 4.504ns (94.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.225     2.432    ctoc/phase_done_n
    SLICE_X51Y273        FDRE                                         r  ctoc/phase_done_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.180     6.204    ctoc/clk_125M_in
    SLICE_X51Y273        FDRE                                         r  ctoc/phase_done_r_reg[2]/C
                         clock pessimism             -0.706     5.498    
                         clock uncertainty           -0.063     5.435    
    SLICE_X51Y273        FDRE (Setup_fdre_C_D)       -0.115     5.320    ctoc/phase_done_r_reg[2]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.274ns (5.869%)  route 4.395ns (94.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.797ns = ( 6.203 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.115     2.322    ctoc/phase_done_n
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.179     6.203    ctoc/clk_125M_in
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_r_reg[10]/C
                         clock pessimism             -0.706     5.497    
                         clock uncertainty           -0.063     5.434    
    SLICE_X51Y275        FDRE (Setup_fdre_C_D)       -0.115     5.319    ctoc/phase_done_r_reg[10]
  -------------------------------------------------------------------
                         required time                          5.319    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.274ns (5.923%)  route 4.352ns (94.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 6.217 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.073     2.280    ctoc/phase_done_n
    SLICE_X51Y293        FDRE                                         r  ctoc/phase_done_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.193     6.217    ctoc/clk_125M_in
    SLICE_X51Y293        FDRE                                         r  ctoc/phase_done_r_reg[7]/C
                         clock pessimism             -0.706     5.511    
                         clock uncertainty           -0.063     5.448    
    SLICE_X51Y293        FDRE (Setup_fdre_C_D)       -0.115     5.333    ctoc/phase_done_r_reg[7]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.274ns (6.119%)  route 4.204ns (93.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          3.924     2.131    ctoc/phase_done_n
    SLICE_X50Y279        FDRE                                         r  ctoc/phase_done_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X50Y279        FDRE                                         r  ctoc/phase_done_r_reg[1]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X50Y279        FDRE (Setup_fdre_C_D)       -0.095     5.344    ctoc/phase_done_r_reg[1]
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.274ns (6.121%)  route 4.202ns (93.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          3.923     2.130    ctoc/phase_done_n
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X50Y295        FDRE (Setup_fdre_C_D)       -0.103     5.346    ctoc/phase_done_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.346    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.274ns (6.121%)  route 4.202ns (93.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.280    -1.844    ctoc/phase_done
    SLICE_X169Y266       LUT1 (Prop_lut1_I0_O)        0.051    -1.793 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          3.923     2.130    ctoc/phase_done_n
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[13]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X50Y295        FDRE (Setup_fdre_C_D)       -0.095     5.354    ctoc/phase_done_r_reg[13]
  -------------------------------------------------------------------
                         required time                          5.354    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ctoc/serdes_loop[9].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[41]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.468ns (11.720%)  route 3.525ns (88.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 6.220 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.357    -2.338    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y286        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468    -1.870 r  ctoc/serdes_loop[9].isd/Q5
                         net (fo=2, routed)           3.525     1.655    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[45]
    RAMB36_X4Y56         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.197     6.220    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X4Y56         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.706     5.514    
                         clock uncertainty           -0.063     5.451    
    RAMB36_X4Y56         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[41])
                                                     -0.543     4.908    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -1.655    
  -------------------------------------------------------------------
                         slack                                  3.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ctoc/bs_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.424%)  route 0.090ns (40.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.605    -0.722    ctoc/clk_125M_in
    SLICE_X169Y268       FDRE                                         r  ctoc/bs_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y268       FDRE (Prop_fdre_C_Q)         0.100    -0.622 r  ctoc/bs_bits_reg[0]/Q
                         net (fo=5, routed)           0.090    -0.532    ctoc/bs_bits_reg_n_0_[0]
    SLICE_X168Y268       LUT5 (Prop_lut5_I3_O)        0.032    -0.500 r  ctoc/bs_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    ctoc/bs_bits[2]_i_1_n_0
    SLICE_X168Y268       FDRE                                         r  ctoc/bs_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.810    -0.588    ctoc/clk_125M_in
    SLICE_X168Y268       FDRE                                         r  ctoc/bs_bits_reg[2]/C
                         clock pessimism             -0.123    -0.711    
    SLICE_X168Y268       FDRE (Hold_fdre_C_D)         0.096    -0.615    ctoc/bs_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ctoc/bs_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.605    -0.722    ctoc/clk_125M_in
    SLICE_X169Y268       FDRE                                         r  ctoc/bs_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y268       FDRE (Prop_fdre_C_Q)         0.100    -0.622 r  ctoc/bs_bits_reg[0]/Q
                         net (fo=5, routed)           0.090    -0.532    ctoc/bs_bits_reg_n_0_[0]
    SLICE_X168Y268       LUT4 (Prop_lut4_I2_O)        0.028    -0.504 r  ctoc/bs_bits[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    ctoc/bs_bits[1]_i_1_n_0
    SLICE_X168Y268       FDRE                                         r  ctoc/bs_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.810    -0.588    ctoc/clk_125M_in
    SLICE_X168Y268       FDRE                                         r  ctoc/bs_bits_reg[1]/C
                         clock pessimism             -0.123    -0.711    
    SLICE_X168Y268       FDRE (Hold_fdre_C_D)         0.087    -0.624    ctoc/bs_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.551    -0.776    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y285        FDPE (Prop_fdpe_C_Q)         0.118    -0.658 r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.603    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X64Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.757    -0.641    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.135    -0.776    
    SLICE_X64Y285        FDPE (Hold_fdpe_C_D)         0.042    -0.734    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/psen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X168Y263       FDRE                                         r  ctoc/core_phase_inc_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y263       FDRE (Prop_fdre_C_Q)         0.107    -0.612 f  ctoc/core_phase_inc_rr_reg/Q
                         net (fo=1, routed)           0.054    -0.559    ctoc/core_phase_inc_rr
    SLICE_X168Y263       LUT5 (Prop_lut5_I3_O)        0.064    -0.495 r  ctoc/psen_i_1/O
                         net (fo=1, routed)           0.000    -0.495    ctoc/psen_i_1_n_0
    SLICE_X168Y263       FDRE                                         r  ctoc/psen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.814    -0.584    ctoc/clk_125M_in
    SLICE_X168Y263       FDRE                                         r  ctoc/psen_reg/C
                         clock pessimism             -0.135    -0.719    
    SLICE_X168Y263       FDRE (Hold_fdre_C_D)         0.087    -0.632    ctoc/psen_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ctoc/phase_done_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_rr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.592    -0.735    ctoc/clk_125M_in
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y275        FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  ctoc/phase_done_r_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.540    ctoc/phase_done_r[8]
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_rr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.797    -0.601    ctoc/clk_125M_in
    SLICE_X51Y275        FDRE                                         r  ctoc/phase_done_rr_reg[8]/C
                         clock pessimism             -0.134    -0.735    
    SLICE_X51Y275        FDRE (Hold_fdre_C_D)         0.043    -0.692    ctoc/phase_done_rr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.148ns (61.243%)  route 0.094ns (38.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.607    -0.720    ctoc/clk_125M_in
    SLICE_X166Y266       FDRE                                         r  ctoc/phdone_to_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y266       FDRE (Prop_fdre_C_Q)         0.118    -0.602 r  ctoc/phdone_to_reg[0]/Q
                         net (fo=9, routed)           0.094    -0.509    ctoc/phdone_to_reg[0]
    SLICE_X167Y266       LUT5 (Prop_lut5_I1_O)        0.030    -0.479 r  ctoc/phdone_to[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    ctoc/p_0_in__0[4]
    SLICE_X167Y266       FDRE                                         r  ctoc/phdone_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.812    -0.586    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/phdone_to_reg[4]/C
                         clock pessimism             -0.123    -0.709    
    SLICE_X167Y266       FDRE (Hold_fdre_C_D)         0.075    -0.634    ctoc/phdone_to_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ctoc/bitslip_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].isd/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.170%)  route 0.149ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X168Y286       FDRE                                         r  ctoc/bitslip_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y286       FDRE (Prop_fdre_C_Q)         0.118    -0.601 r  ctoc/bitslip_reg[9]/Q
                         net (fo=1, routed)           0.149    -0.452    ctoc/bitslip_reg_n_0_[9]
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
                         clock pessimism             -0.102    -0.681    
    ILOGIC_X1Y286        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067    -0.614    ctoc/serdes_loop[9].isd
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/core_phase_inc_rr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.140%)  route 0.100ns (45.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X168Y264       FDRE                                         r  ctoc/core_phase_inc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y264       FDRE (Prop_fdre_C_Q)         0.118    -0.601 r  ctoc/core_phase_inc_r_reg/Q
                         net (fo=2, routed)           0.100    -0.501    ctoc/core_phase_inc_r
    SLICE_X168Y263       FDRE                                         r  ctoc/core_phase_inc_rr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.814    -0.584    ctoc/clk_125M_in
    SLICE_X168Y263       FDRE                                         r  ctoc/core_phase_inc_rr_reg/C
                         clock pessimism             -0.122    -0.706    
    SLICE_X168Y263       FDRE (Hold_fdre_C_D)         0.042    -0.664    ctoc/core_phase_inc_rr_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ctoc/bitslip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].isd/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.170%)  route 0.149ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.602    -0.725    ctoc/clk_125M_in
    SLICE_X168Y278       FDRE                                         r  ctoc/bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y278       FDRE (Prop_fdre_C_Q)         0.118    -0.607 r  ctoc/bitslip_reg[3]/Q
                         net (fo=1, routed)           0.149    -0.458    ctoc/bitslip_reg_n_0_[3]
    ILOGIC_X1Y278        ISERDESE2                                    r  ctoc/serdes_loop[3].isd/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.812    -0.586    ctoc/clk_125M_in
    ILOGIC_X1Y278        ISERDESE2                                    r  ctoc/serdes_loop[3].isd/CLKDIV
                         clock pessimism             -0.102    -0.688    
    ILOGIC_X1Y278        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067    -0.621    ctoc/serdes_loop[3].isd
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ctoc/serdes_loop[4].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[24]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.193ns (37.674%)  route 0.319ns (62.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.590    -0.737    ctoc/clk_125M_in
    ILOGIC_X0Y281        ISERDESE2                                    r  ctoc/serdes_loop[4].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y281        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193    -0.544 r  ctoc/serdes_loop[4].isd/Q1
                         net (fo=2, routed)           0.319    -0.225    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[24]
    RAMB36_X4Y56         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.816    -0.583    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X4Y56         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.102    -0.685    
    RAMB36_X4Y56         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[24])
                                                      0.296    -0.389    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         8.000       6.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         8.000       6.161      RAMB36_X4Y56     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   ctoc/ctoc_mmcm_in_/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y295    ctoc/serdes_loop[13].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y279    ctoc/serdes_loop[1].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y273    ctoc/serdes_loop[2].isd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y285    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y285    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X169Y267   ctoc/FSM_onehot_bs_st_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y263   ctoc/core_phase_inc_rr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y283    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y283    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y283    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X62Y283    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y285    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y285    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y267   ctoc/FSM_onehot_bs_st_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X166Y267   ctoc/FSM_onehot_bs_st_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X166Y267   ctoc/FSM_onehot_bs_st_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y267   ctoc/FSM_onehot_bs_st_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X52Y295    ctoc/bitslip_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y278   ctoc/bitslip_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm_in
  To Clock:  clk_625M_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y17   ctoc/ctoc_mmcm_in_/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm_in
  To Clock:  clkfbout_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19   ctoc/ctoc_mmcm_in_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  pcie_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.259ns (4.392%)  route 5.638ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 11.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.247     3.778    imem/CLK
    SLICE_X66Y284        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_fdre_C_Q)         0.259     4.037 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          5.638     9.675    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.108    11.411    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.652    
                         clock uncertainty           -0.035    11.617    
    RAMB36_X7Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.201    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.259ns (4.599%)  route 5.373ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 11.409 - 8.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.247     3.778    imem/CLK
    SLICE_X66Y284        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_fdre_C_Q)         0.259     4.037 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          5.373     9.410    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.106    11.409    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.650    
                         clock uncertainty           -0.035    11.615    
    RAMB36_X7Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.199    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 0.259ns (4.710%)  route 5.240ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 11.468 - 8.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.247     3.778    imem/CLK
    SLICE_X66Y284        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_fdre_C_Q)         0.259     4.037 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          5.240     9.278    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X8Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.165    11.468    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.709    
                         clock uncertainty           -0.035    11.674    
    RAMB36_X8Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.258    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.259ns (4.826%)  route 5.108ns (95.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 11.407 - 8.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.247     3.778    imem/CLK
    SLICE_X66Y284        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_fdre_C_Q)         0.259     4.037 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          5.108     9.145    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.104    11.407    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.648    
                         clock uncertainty           -0.035    11.613    
    RAMB36_X7Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.197    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.302ns (5.585%)  route 5.106ns (94.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.242     3.773    imem/CLK
    SLICE_X70Y280        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y280        FDRE (Prop_fdre_C_Q)         0.259     4.032 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.447     4.479    imem/ba_we_reg_0
    SLICE_X69Y280        LUT3 (Prop_lut3_I1_O)        0.043     4.522 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.659     9.181    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X6Y63         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.249    11.552    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y63         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.793    
                         clock uncertainty           -0.035    11.758    
    RAMB36_X6Y63         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.354    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.302ns (5.610%)  route 5.081ns (94.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 11.561 - 8.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.242     3.773    imem/CLK
    SLICE_X70Y280        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y280        FDRE (Prop_fdre_C_Q)         0.259     4.032 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.447     4.479    imem/ba_we_reg_0
    SLICE_X69Y280        LUT3 (Prop_lut3_I1_O)        0.043     4.522 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.634     9.156    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X6Y60         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.258    11.561    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y60         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.802    
                         clock uncertainty           -0.035    11.767    
    RAMB36_X6Y60         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.363    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 11.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.245     3.776    imem/CLK
    SLICE_X66Y282        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y282        FDRE (Prop_fdre_C_Q)         0.259     4.035 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          4.959     8.994    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.108    11.411    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.652    
                         clock uncertainty           -0.035    11.617    
    RAMB36_X7Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.201    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 11.463 - 8.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.247     3.778    imem/CLK
    SLICE_X66Y284        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_fdre_C_Q)         0.259     4.037 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          4.975     9.013    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X8Y53         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.160    11.463    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y53         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.704    
                         clock uncertainty           -0.035    11.669    
    RAMB36_X8Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.253    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.259ns (5.077%)  route 4.843ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 11.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.247     3.778    imem/CLK
    SLICE_X66Y284        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_fdre_C_Q)         0.259     4.037 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          4.843     8.880    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y53         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.099    11.402    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y53         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.643    
                         clock uncertainty           -0.035    11.608    
    RAMB36_X7Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.192    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.259ns (5.051%)  route 4.869ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 11.468 - 8.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.245     3.776    imem/CLK
    SLICE_X66Y282        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y282        FDRE (Prop_fdre_C_Q)         0.259     4.035 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          4.869     8.904    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X8Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.165    11.468    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.709    
                         clock uncertainty           -0.035    11.674    
    RAMB36_X8Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.258    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  2.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ctoc/empty_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.206ns (40.603%)  route 0.301ns (59.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.870ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     0.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483     2.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.107     3.411    ctoc/CLK
    SLICE_X60Y282        FDRE                                         r  ctoc/empty_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y282        FDRE (Prop_fdre_C_Q)         0.206     3.617 f  ctoc/empty_rr_reg/Q
                         net (fo=1, routed)           0.301     3.918    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB36_X4Y56         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.339     3.870    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X4Y56         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.321     3.549    
    RAMB36_X4Y56         FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     3.845    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.awaddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/addr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.549     1.458    ctoc/CLK
    SLICE_X67Y282        FDRE                                         r  ctoc/m_axi\\.awaddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_fdre_C_Q)         0.100     1.558 r  ctoc/m_axi\\.awaddr_reg[8]/Q
                         net (fo=2, routed)           0.062     1.620    ctoc/m_axi\\.awaddr_reg[14]_0[8]
    SLICE_X66Y282        LUT6 (Prop_lut6_I2_O)        0.028     1.648 r  ctoc/addr_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.648    imem/D[8]
    SLICE_X66Y282        FDRE                                         r  imem/addr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.753     1.977    imem/CLK
    SLICE_X66Y282        FDRE                                         r  imem/addr_cnt_reg[8]/C
                         clock pessimism             -0.509     1.469    
    SLICE_X66Y282        FDRE (Hold_fdre_C_D)         0.087     1.556    imem/addr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.598%)  route 0.232ns (61.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.524     1.433    crb/CLK
    SLICE_X102Y284       FDRE                                         r  crb/control_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y284       FDRE (Prop_fdre_C_Q)         0.118     1.551 r  crb/control_reg_reg[47]/Q
                         net (fo=1, routed)           0.232     1.783    cp/r_out_reg[63][15]
    SLICE_X106Y280       LUT2 (Prop_lut2_I1_O)        0.028     1.811 r  cp/r_out[47]_i_1/O
                         net (fo=1, routed)           0.000     1.811    crb/D[15]
    SLICE_X106Y280       FDRE                                         r  crb/r_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.721     1.945    crb/CLK
    SLICE_X106Y280       FDRE                                         r  crb/r_out_reg[47]/C
                         clock pessimism             -0.324     1.622    
    SLICE_X106Y280       FDRE (Hold_fdre_C_D)         0.087     1.709    crb/r_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/control_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.006%)  route 0.233ns (69.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.523     1.432    ctoc/CLK
    SLICE_X99Y279        FDRE                                         r  ctoc/m_axi\\.wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y279        FDRE (Prop_fdre_C_Q)         0.100     1.532 r  ctoc/m_axi\\.wdata_reg[15]/Q
                         net (fo=2, routed)           0.233     1.765    crb/control_reg_reg[63]_0[15]
    SLICE_X111Y278       FDRE                                         r  crb/control_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.721     1.945    crb/CLK
    SLICE_X111Y278       FDRE                                         r  crb/control_reg_reg[15]/C
                         clock pessimism             -0.324     1.622    
    SLICE_X111Y278       FDRE (Hold_fdre_C_D)         0.040     1.662    crb/control_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.533     1.442    crb/CLK
    SLICE_X97Y282        FDRE                                         r  crb/control_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y282        FDRE (Prop_fdre_C_Q)         0.100     1.542 r  crb/control_reg_reg[50]/Q
                         net (fo=1, routed)           0.081     1.622    cp/r_out_reg[63][18]
    SLICE_X96Y282        LUT2 (Prop_lut2_I1_O)        0.030     1.652 r  cp/r_out[50]_i_1/O
                         net (fo=1, routed)           0.000     1.652    crb/D[18]
    SLICE_X96Y282        FDRE                                         r  crb/r_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.737     1.961    crb/CLK
    SLICE_X96Y282        FDRE                                         r  crb/r_out_reg[50]/C
                         clock pessimism             -0.509     1.453    
    SLICE_X96Y282        FDRE (Hold_fdre_C_D)         0.096     1.549    crb/r_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.547     1.456    crb/CLK
    SLICE_X75Y282        FDRE                                         r  crb/control_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y282        FDRE (Prop_fdre_C_Q)         0.100     1.556 r  crb/control_reg_reg[11]/Q
                         net (fo=1, routed)           0.081     1.636    crb/control_reg_reg_n_0_[11]
    SLICE_X74Y282        LUT4 (Prop_lut4_I2_O)        0.028     1.664 r  crb/r_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.664    crb/p_1_in[11]
    SLICE_X74Y282        FDRE                                         r  crb/r_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.751     1.975    crb/CLK
    SLICE_X74Y282        FDRE                                         r  crb/r_out_reg[11]/C
                         clock pessimism             -0.509     1.467    
    SLICE_X74Y282        FDRE (Hold_fdre_C_D)         0.087     1.554    crb/r_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/control_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.689%)  route 0.232ns (66.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.528     1.437    ctoc/CLK
    SLICE_X98Y286        FDRE                                         r  ctoc/m_axi\\.wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y286        FDRE (Prop_fdre_C_Q)         0.118     1.555 r  ctoc/m_axi\\.wdata_reg[27]/Q
                         net (fo=2, routed)           0.232     1.787    crb/control_reg_reg[63]_0[27]
    SLICE_X110Y287       FDRE                                         r  crb/control_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.729     1.953    crb/CLK
    SLICE_X110Y287       FDRE                                         r  crb/control_reg_reg[27]/C
                         clock pessimism             -0.324     1.630    
    SLICE_X110Y287       FDRE (Hold_fdre_C_D)         0.037     1.667    crb/control_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.araddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cp/addr_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.768%)  route 0.119ns (48.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.551     1.460    ctoc/CLK
    SLICE_X69Y285        FDRE                                         r  ctoc/m_axi\\.araddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y285        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  ctoc/m_axi\\.araddr_reg[12]/Q
                         net (fo=3, routed)           0.119     1.679    cp/addr_cnt_reg[14]_0[12]
    SLICE_X70Y285        LUT6 (Prop_lut6_I3_O)        0.028     1.707 r  cp/addr_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.707    cp/addr_cnt[12]_i_1_n_0
    SLICE_X70Y285        FDRE                                         r  cp/addr_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.755     1.979    cp/CLK
    SLICE_X70Y285        FDRE                                         r  cp/addr_cnt_reg[12]/C
                         clock pessimism             -0.489     1.491    
    SLICE_X70Y285        FDRE (Hold_fdre_C_D)         0.087     1.578    cp/addr_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 crb/r_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cp/s_axo\\.rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.129%)  route 0.112ns (52.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.536     1.445    crb/CLK
    SLICE_X90Y282        FDRE                                         r  crb/r_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y282        FDRE (Prop_fdre_C_Q)         0.100     1.545 r  crb/r_out_reg[1]/Q
                         net (fo=1, routed)           0.112     1.657    cp/s_axo\\.rdata_reg[63]_1[1]
    SLICE_X76Y282        FDRE                                         r  cp/s_axo\\.rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.748     1.972    cp/CLK
    SLICE_X76Y282        FDRE                                         r  cp/s_axo\\.rdata_reg[1]/C
                         clock pessimism             -0.489     1.484    
    SLICE_X76Y282        FDRE (Hold_fdre_C_D)         0.040     1.524    cp/s_axo\\.rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 crb/r_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cp/s_axo\\.rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.536     1.445    crb/CLK
    SLICE_X93Y284        FDRE                                         r  crb/r_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y284        FDRE (Prop_fdre_C_Q)         0.100     1.545 r  crb/r_out_reg[22]/Q
                         net (fo=1, routed)           0.101     1.646    cp/s_axo\\.rdata_reg[63]_1[22]
    SLICE_X96Y284        FDRE                                         r  cp/s_axo\\.rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.739     1.963    cp/CLK
    SLICE_X96Y284        FDRE                                         r  cp/s_axo\\.rdata_reg[22]/C
                         clock pessimism             -0.489     1.475    
    SLICE_X96Y284        FDRE (Hold_fdre_C_D)         0.037     1.512    cp/s_axo\\.rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.839         8.000       6.161      RAMB36_X4Y56     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y58     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y51     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y52     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y59     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y58     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y56     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y55     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y54     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y54     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X91Y284    crb/r_out_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y283    crb/r_out_reg[44]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X106Y279   crb/r_out_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X112Y281   crb/r_out_reg[49]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X96Y282    crb/r_out_reg[50]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X96Y282    crb/r_out_reg[50]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X98Y281    crb/r_out_reg[51]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X74Y280    crb/r_out_reg[52]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X70Y278    cp/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X70Y278    cp/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X67Y278    cp/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X70Y278    cp/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X70Y278    cp/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X71Y283    cp/addr_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X71Y281    cp/addr_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X71Y281    cp/addr_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.259ns (8.155%)  route 2.917ns (91.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.917     6.986    ctoc/rst_osd
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.241    11.792    
                         clock uncertainty           -0.063    11.729    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.276    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.259ns (8.260%)  route 2.876ns (91.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.876     6.946    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.063    11.767    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.314    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.259ns (8.239%)  route 2.885ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.885     6.954    ctoc/rst_osd
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.321    11.911    
                         clock uncertainty           -0.063    11.848    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.395    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.259ns (8.674%)  route 2.727ns (91.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.727     6.796    ctoc/rst_osd
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.241    11.786    
                         clock uncertainty           -0.063    11.723    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.270    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.259ns (8.895%)  route 2.653ns (91.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.653     6.722    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.241    11.787    
                         clock uncertainty           -0.063    11.724    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.271    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.259ns (8.897%)  route 2.652ns (91.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.652     6.721    ctoc/rst_osd
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y290        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.259ns (9.464%)  route 2.478ns (90.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.478     6.547    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y288        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.259ns (10.531%)  route 2.200ns (89.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.200     6.270    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.321    11.907    
                         clock uncertainty           -0.063    11.844    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.391    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.259ns (11.335%)  route 2.026ns (88.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.026     6.095    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.277     3.810    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.259     4.069 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.004     6.073    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  5.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ctoc/rst_isd_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_osd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_isd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_isd_r_reg/Q
                         net (fo=1, routed)           0.148     1.740    ctoc/rst_isd_r
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.768     1.994    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
                         clock pessimism             -0.521     1.474    
    SLICE_X144Y277       FDRE (Hold_fdre_C_D)         0.032     1.506    ctoc/rst_osd_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.118ns (10.790%)  route 0.976ns (89.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.976     2.567    ctoc/rst_osd
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.489     1.581    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.188    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.118ns (9.966%)  route 1.066ns (90.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.066     2.658    ctoc/rst_osd
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y279        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.118ns (9.833%)  route 1.082ns (90.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.082     2.674    ctoc/rst_osd
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.489     1.580    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.187    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.118ns (9.582%)  route 1.114ns (90.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.114     2.705    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.118ns (9.236%)  route 1.160ns (90.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.160     2.751    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y268        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.118ns (9.226%)  route 1.161ns (90.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.161     2.753    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.118ns (8.617%)  route 1.251ns (91.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.251     2.843    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.489     1.586    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.193    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.118ns (7.801%)  route 1.395ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.395     2.986    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.489     1.589    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.196    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.118ns (7.063%)  route 1.553ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563     1.474    ctoc/clk_125M
    SLICE_X144Y277       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y277       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.553     3.144    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.324     1.727    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.334    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.811    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    ctoc/ctoc_mmcm_out/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y298    ctoc/serdes_loop[4].osd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_isd_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_osd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_isd_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_osd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_isd_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_osd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_isd_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X144Y277   ctoc/rst_osd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm
  To Clock:  clk_625M_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y1    ctoc/ctoc_mmcm_out/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm
  To Clock:  clkfbout_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    ctoc/ctoc_mmcm_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.259ns (14.001%)  route 1.591ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.283     3.814    ctoc/CLK
    SLICE_X138Y263       FDRE                                         r  ctoc/data_out_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y263       FDRE (Prop_fdre_C_Q)         0.259     4.073 r  ctoc/data_out_r_reg[29]/Q
                         net (fo=1, routed)           1.591     5.664    ctoc/data_out_r[29]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.147    11.684    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.290    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.259ns (14.509%)  route 1.526ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.276     3.807    ctoc/CLK
    SLICE_X138Y280       FDRE                                         r  ctoc/data_out_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y280       FDRE (Prop_fdre_C_Q)         0.259     4.066 r  ctoc/data_out_r_reg[34]/Q
                         net (fo=1, routed)           1.526     5.592    ctoc/data_out_r[34]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism              0.228    11.809    
                         clock uncertainty           -0.147    11.663    
    OLOGIC_X1Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.269    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.259ns (15.004%)  route 1.467ns (84.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.286     3.817    ctoc/CLK
    SLICE_X142Y262       FDRE                                         r  ctoc/data_out_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y262       FDRE (Prop_fdre_C_Q)         0.259     4.076 r  ctoc/data_out_r_reg[27]/Q
                         net (fo=1, routed)           1.467     5.543    ctoc/data_out_r[27]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.147    11.684    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.290    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.259ns (15.697%)  route 1.391ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.287     3.818    ctoc/CLK
    SLICE_X144Y262       FDRE                                         r  ctoc/data_out_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y262       FDRE (Prop_fdre_C_Q)         0.259     4.077 r  ctoc/data_out_r_reg[25]/Q
                         net (fo=1, routed)           1.391     5.468    ctoc/data_out_r[25]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.147    11.684    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.290    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.259ns (15.725%)  route 1.388ns (84.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.287     3.818    ctoc/CLK
    SLICE_X144Y262       FDRE                                         r  ctoc/data_out_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y262       FDRE (Prop_fdre_C_Q)         0.259     4.077 r  ctoc/data_out_r_reg[26]/Q
                         net (fo=1, routed)           1.388     5.465    ctoc/data_out_r[26]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.147    11.684    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    11.290    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.259ns (15.842%)  route 1.376ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.286     3.817    ctoc/CLK
    SLICE_X142Y262       FDRE                                         r  ctoc/data_out_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y262       FDRE (Prop_fdre_C_Q)         0.259     4.076 r  ctoc/data_out_r_reg[28]/Q
                         net (fo=1, routed)           1.376     5.452    ctoc/data_out_r[28]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.147    11.684    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.290    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.259ns (16.343%)  route 1.326ns (83.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 11.579 - 8.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.266     3.797    ctoc/CLK
    SLICE_X132Y276       FDRE                                         r  ctoc/data_out_r_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y276       FDRE (Prop_fdre_C_Q)         0.259     4.056 r  ctoc/data_out_r_reg[67]/Q
                         net (fo=1, routed)           1.326     5.382    ctoc/data_out_r[67]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.273    11.579    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism              0.228    11.806    
                         clock uncertainty           -0.147    11.660    
    OLOGIC_X1Y273        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.266    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.259ns (16.629%)  route 1.298ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.268     3.799    ctoc/CLK
    SLICE_X130Y270       FDRE                                         r  ctoc/data_out_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y270       FDRE (Prop_fdre_C_Q)         0.259     4.058 r  ctoc/data_out_r_reg[5]/Q
                         net (fo=1, routed)           1.298     5.357    ctoc/data_out_r[5]
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.228    11.811    
                         clock uncertainty           -0.147    11.665    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.271    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.259ns (16.695%)  route 1.292ns (83.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.265     3.796    ctoc/CLK
    SLICE_X132Y275       FDRE                                         r  ctoc/data_out_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y275       FDRE (Prop_fdre_C_Q)         0.259     4.055 r  ctoc/data_out_r_reg[6]/Q
                         net (fo=1, routed)           1.292     5.348    ctoc/data_out_r[6]
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.228    11.811    
                         clock uncertainty           -0.147    11.665    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    11.271    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.223ns (14.674%)  route 1.297ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.286     3.817    ctoc/CLK
    SLICE_X147Y283       FDRE                                         r  ctoc/data_out_r_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y283       FDRE (Prop_fdre_C_Q)         0.223     4.040 r  ctoc/data_out_r_reg[60]/Q
                         net (fo=1, routed)           1.297     5.337    ctoc/data_out_r[60]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.228    11.814    
                         clock uncertainty           -0.147    11.668    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.274    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  5.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.118ns (18.742%)  route 0.512ns (81.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.542     1.451    ctoc/CLK
    SLICE_X70Y276        FDRE                                         r  ctoc/data_out_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y276        FDRE (Prop_fdre_C_Q)         0.118     1.569 r  ctoc/data_out_r_reg[10]/Q
                         net (fo=1, routed)           0.512     2.080    ctoc/data_out_r[10]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.823     2.049    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism             -0.316     1.734    
                         clock uncertainty            0.147     1.880    
    OLOGIC_X0Y278        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     1.901    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.118ns (18.454%)  route 0.521ns (81.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.568     1.477    ctoc/CLK
    SLICE_X146Y281       FDRE                                         r  ctoc/data_out_r_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y281       FDRE (Prop_fdre_C_Q)         0.118     1.595 r  ctoc/data_out_r_reg[52]/Q
                         net (fo=1, routed)           0.521     2.116    ctoc/data_out_r[52]
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism             -0.316     1.755    
                         clock uncertainty            0.147     1.901    
    OLOGIC_X1Y279        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.922    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.118ns (18.427%)  route 0.522ns (81.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.548     1.457    ctoc/CLK
    SLICE_X60Y280        FDRE                                         r  ctoc/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y280        FDRE (Prop_fdre_C_Q)         0.118     1.575 r  ctoc/data_out_r_reg[1]/Q
                         net (fo=1, routed)           0.522     2.097    ctoc/data_out_r[1]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.316     1.735    
                         clock uncertainty            0.147     1.881    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.902    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.118ns (18.427%)  route 0.522ns (81.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.552     1.461    ctoc/CLK
    SLICE_X60Y284        FDRE                                         r  ctoc/data_out_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y284        FDRE (Prop_fdre_C_Q)         0.118     1.579 r  ctoc/data_out_r_reg[41]/Q
                         net (fo=1, routed)           0.522     2.101    ctoc/data_out_r[41]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.828     2.054    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism             -0.316     1.739    
                         clock uncertainty            0.147     1.885    
    OLOGIC_X0Y284        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.906    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.118ns (18.309%)  route 0.526ns (81.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.548     1.457    ctoc/CLK
    SLICE_X60Y280        FDRE                                         r  ctoc/data_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y280        FDRE (Prop_fdre_C_Q)         0.118     1.575 r  ctoc/data_out_r_reg[2]/Q
                         net (fo=1, routed)           0.526     2.101    ctoc/data_out_r[2]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.316     1.735    
                         clock uncertainty            0.147     1.881    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.902    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.441%)  route 0.548ns (84.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.551     1.460    ctoc/CLK
    SLICE_X67Y284        FDRE                                         r  ctoc/data_out_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  ctoc/data_out_r_reg[44]/Q
                         net (fo=1, routed)           0.548     2.107    ctoc/data_out_r[44]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.828     2.054    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism             -0.316     1.739    
                         clock uncertainty            0.147     1.885    
    OLOGIC_X0Y284        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.906    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.118ns (17.720%)  route 0.548ns (82.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.568     1.477    ctoc/CLK
    SLICE_X140Y295       FDRE                                         r  ctoc/data_out_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y295       FDRE (Prop_fdre_C_Q)         0.118     1.595 r  ctoc/data_out_r_reg[23]/Q
                         net (fo=1, routed)           0.548     2.142    ctoc/data_out_r[23]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854     2.080    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism             -0.316     1.765    
                         clock uncertainty            0.147     1.911    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.932    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.118ns (17.720%)  route 0.548ns (82.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.565     1.474    ctoc/CLK
    SLICE_X140Y287       FDRE                                         r  ctoc/data_out_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/data_out_r_reg[38]/Q
                         net (fo=1, routed)           0.548     2.139    ctoc/data_out_r[38]
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y290        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.929    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.118ns (17.905%)  route 0.541ns (82.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.548     1.457    ctoc/CLK
    SLICE_X60Y280        FDRE                                         r  ctoc/data_out_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y280        FDRE (Prop_fdre_C_Q)         0.118     1.575 r  ctoc/data_out_r_reg[14]/Q
                         net (fo=1, routed)           0.541     2.116    ctoc/data_out_r[14]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.823     2.049    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism             -0.316     1.734    
                         clock uncertainty            0.147     1.880    
    OLOGIC_X0Y278        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.901    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.331%)  route 0.563ns (82.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.562     1.471    ctoc/CLK
    SLICE_X142Y280       FDRE                                         r  ctoc/data_out_r_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y280       FDRE (Prop_fdre_C_Q)         0.118     1.589 r  ctoc/data_out_r_reg[58]/Q
                         net (fo=1, routed)           0.563     2.151    ctoc/data_out_r[58]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.924    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        7.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 6.133 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.249    -2.446    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y285        FDPE (Prop_fdpe_C_Q)         0.236    -2.210 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.345    -1.865    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X65Y285        FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.109     6.133    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X65Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.600     5.533    
                         clock uncertainty           -0.063     5.470    
    SLICE_X65Y285        FDPE (Recov_fdpe_C_PRE)     -0.258     5.212    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          5.212    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  7.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.551    -0.776    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y285        FDPE (Prop_fdpe_C_Q)         0.107    -0.669 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.153    -0.516    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X65Y285        FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.757    -0.641    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X65Y285        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.124    -0.765    
    SLICE_X65Y285        FDPE (Remov_fdpe_C_PRE)     -0.108    -0.873    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.357    





