#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Feb 12 11:11:46 2026
# Process ID         : 4856
# Current directory  : D:/V-projects/IP/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log cnn_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnn_top.tcl
# Log file           : D:/V-projects/IP/project_1/project_1.runs/synth_1/cnn_top.vds
# Journal file       : D:/V-projects/IP/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : LAPTOP-KG04ETAN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7445HS w/ Radeon 740M Graphics     
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16387 MB
# Swap memory        : 4563 MB
# Total Virtual      : 20950 MB
# Available Virtual  : 6679 MB
#-----------------------------------------------------------
source cnn_top.tcl -notrace
Command: synth_design -top cnn_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4984
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1080.547 ; gain = 536.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_top' [D:/V-projects/IP/project_1/project_1.srcs/sources_1/new/CNN_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'conv1_layer' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_layer.v:17]
INFO: [Synth 8-6157] synthesizing module 'conv1_buf' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_buf.v:18]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter HEIGHT bound to: 28 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_buf' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_buf.v:18]
INFO: [Synth 8-6157] synthesizing module 'conv1_calc' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:18]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv1_weight_1.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:42]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv1_weight_2.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:43]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv1_weight_3.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:44]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv1_bias.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:45]
INFO: [Synth 8-6155] done synthesizing module 'conv1_calc' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'conv1_layer' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_layer.v:17]
INFO: [Synth 8-6157] synthesizing module 'maxpool_relu' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/maxpool_relu.v:19]
	Parameter CONV_BIT bound to: 12 - type: integer 
	Parameter HALF_WIDTH bound to: 12 - type: integer 
	Parameter HALF_HEIGHT bound to: 12 - type: integer 
	Parameter HALF_WIDTH_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maxpool_relu' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/maxpool_relu.v:19]
INFO: [Synth 8-6157] synthesizing module 'conv2_layer' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_layer.v:17]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_bias.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_layer.v:409]
INFO: [Synth 8-6157] synthesizing module 'conv2_buf' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_buf.v:17]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HEIGHT bound to: 12 - type: integer 
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv2_buf' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_buf.v:17]
INFO: [Synth 8-6157] synthesizing module 'conv2_calc_1' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:18]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_11.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:51]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_12.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:52]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_13.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv2_calc_1' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:18]
INFO: [Synth 8-6157] synthesizing module 'conv2_calc_2' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:18]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_21.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:51]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_22.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:52]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_23.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv2_calc_2' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:18]
INFO: [Synth 8-6157] synthesizing module 'conv2_calc_3' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:18]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_31.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:51]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_32.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:52]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'conv2_weight_33.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv2_calc_3' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:18]
INFO: [Synth 8-6155] done synthesizing module 'conv2_layer' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_layer.v:17]
INFO: [Synth 8-6157] synthesizing module 'maxpool_relu__parameterized0' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/maxpool_relu.v:19]
	Parameter CONV_BIT bound to: 12 - type: integer 
	Parameter HALF_WIDTH bound to: 4 - type: integer 
	Parameter HALF_HEIGHT bound to: 4 - type: integer 
	Parameter HALF_WIDTH_BIT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maxpool_relu__parameterized0' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/maxpool_relu.v:19]
INFO: [Synth 8-6157] synthesizing module 'fully_connected' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/fully_connected.v:17]
	Parameter INPUT_NUM bound to: 48 - type: integer 
	Parameter OUTPUT_NUM bound to: 10 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'fc_weight.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/fully_connected.v:40]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'fc_bias.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/fully_connected.v:41]
INFO: [Synth 8-6155] done synthesizing module 'fully_connected' (0#1) [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/fully_connected.v:17]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/V-projects/IP/project_1/project_1.srcs/sources_1/new/comparator_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (0#1) [D:/V-projects/IP/project_1/project_1.srcs/sources_1/new/comparator_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top' (0#1) [D:/V-projects/IP/project_1/project_1.srcs/sources_1/new/CNN_top.v:22]
WARNING: [Synth 8-4767] Trying to implement RAM 'buffer_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons. [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_buf.v:137]
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: RAM has too many ports (16). Maximum supported = 16. 
	3: RAM has too many ports (16). Maximum supported = 16. 
	4: RAM has too many ports (16). Maximum supported = 16. 
	5: RAM has too many ports (16). Maximum supported = 16. 
	6: RAM has too many ports (16). Maximum supported = 16. 
	7: RAM has too many ports (16). Maximum supported = 16. 
	8: RAM has too many ports (16). Maximum supported = 16. 
	9: RAM has too many ports (16). Maximum supported = 16. 
	10: RAM has too many ports (16). Maximum supported = 16. 
WARNING: [Synth 8-3848] Net p_1_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net bias[0] in module/entity conv1_calc does not have driver. [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:35]
WARNING: [Synth 8-3848] Net p_1_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net bias[1] in module/entity conv1_calc does not have driver. [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:35]
WARNING: [Synth 8-3848] Net p_1_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv1_calc does not have driver.
WARNING: [Synth 8-3848] Net bias[2] in module/entity conv1_calc does not have driver. [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv1_calc.v:35]
WARNING: [Synth 8-4767] Trying to implement RAM 'buffer_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons. [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_buf.v:138]
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: RAM has too many ports (16). Maximum supported = 16. 
	3: RAM has too many ports (16). Maximum supported = 16. 
	4: RAM has too many ports (16). Maximum supported = 16. 
	5: RAM has too many ports (16). Maximum supported = 16. 
	6: RAM has too many ports (16). Maximum supported = 16. 
	7: RAM has too many ports (16). Maximum supported = 16. 
	8: RAM has too many ports (16). Maximum supported = 16. 
	9: RAM has too many ports (16). Maximum supported = 16. 
	10: RAM has too many ports (16). Maximum supported = 16. 
WARNING: [Synth 8-3848] Net p_1_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity conv2_calc_1 does not have driver.
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element out_idx_reg was removed.  [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/fully_connected.v:52]
WARNING: [Synth 8-7129] Port data_out1_0[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_0[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_1[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_2[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_3[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_4[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_5[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_6[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[8] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[7] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[6] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[5] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[4] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[3] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[2] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[1] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_7[0] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_8[11] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_8[10] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_8[9] in module conv2_calc_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out1_8[8] in module conv2_calc_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1272.348 ; gain = 728.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.348 ; gain = 728.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.348 ; gain = 728.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.348 ; gain = 728.754
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  75 Input   20 Bit       Adders := 3     
	  25 Input   20 Bit       Adders := 3     
	  49 Input   19 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 265   
	                8 Bit    Registers := 166   
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---RAMs : 
	              144 Bit	(12 X 12 bit)          RAMs := 3     
	               48 Bit	(4 X 12 bit)          RAMs := 3     
+---Muxes : 
	   4 Input   12 Bit        Muxes := 75    
	   2 Input   12 Bit        Muxes := 93    
	   4 Input    8 Bit        Muxes := 25    
	   2 Input    8 Bit        Muxes := 25    
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 229   
	   3 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[12]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[11]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[10]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[9]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[8]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[7]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[6]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[5]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[4]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[3]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[2]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_1/conv_out_calc_reg[1]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[12]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[11]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[10]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[9]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[8]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[7]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[6]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[5]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[4]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[3]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[2]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_2/conv_out_calc_reg[1]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[12]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[11]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[10]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[9]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[8]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[7]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[6]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[5]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[4]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[3]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[2]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'conv2_layeri_1/conv2_calc_3/conv_out_calc_reg[1]/Q' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:93]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.168 ; gain = 964.574
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.168 ; gain = 964.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\conv2_layer/conv2_calc_1/valid_out_calc_reg__0 ) from module (cnn_top) as it is equivalent to (\conv2_layer/conv2_calc_1/valid_out_calc_reg ) and driving same net [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_1.v:81]
INFO: [Synth 8-4765] Removing register instance (\conv2_layer/conv2_calc_2/valid_out_calc_reg__0 ) from module (cnn_top) as it is equivalent to (\conv2_layer/conv2_calc_2/valid_out_calc_reg ) and driving same net [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_2.v:81]
INFO: [Synth 8-4765] Removing register instance (\conv2_layer/conv2_calc_3/valid_out_calc_reg__0 ) from module (cnn_top) as it is equivalent to (\conv2_layer/conv2_calc_3/valid_out_calc_reg ) and driving same net [D:/Download/CNN-Implementation-in-Verilog-master/CNN-Implementation-in-Verilog-master/cnn_verilog/conv2_calc_3.v:81]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.168 ; gain = 964.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   135|
|3     |LUT1   |    16|
|4     |LUT2   |    74|
|5     |LUT3   |   155|
|6     |LUT4   |   160|
|7     |LUT5   |    43|
|8     |LUT6   |    32|
|9     |FDCE   |    21|
|10    |FDRE   |   125|
|11    |IBUF   |     2|
|12    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------------+------+
|      |Instance          |Module                       |Cells |
+------+------------------+-----------------------------+------+
|1     |top               |                             |   769|
|2     |  comparator      |comparator                   |    29|
|3     |  conv1_layer     |conv1_layer                  |    52|
|4     |    conv1_buf     |conv1_buf                    |    51|
|5     |  conv2_layer     |conv2_layer                  |   191|
|6     |    conv2_calc_1  |conv2_calc_1                 |     1|
|7     |    conv2_calc_2  |conv2_calc_2                 |     1|
|8     |    conv2_buf_1   |conv2_buf                    |    60|
|9     |    conv2_buf_2   |conv2_buf_0                  |    60|
|10    |    conv2_buf_3   |conv2_buf_1                  |    61|
|11    |    conv2_calc_3  |conv2_calc_3                 |     4|
|12    |  fully_connected |fully_connected              |   464|
|13    |  maxpool_relu_1  |maxpool_relu                 |    17|
|14    |  maxpool_relu_2  |maxpool_relu__parameterized0 |     8|
+------+------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 124 critical warnings and 3213 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1706.566 ; gain = 1162.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1719.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1830.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b815411
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 203 Warnings, 124 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1830.781 ; gain = 1298.805
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1830.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/V-projects/IP/project_1/project_1.runs/synth_1/cnn_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cnn_top_utilization_synth.rpt -pb cnn_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 12 11:12:26 2026...
