
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 418000 <ferror@plt+0x16e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 419000 <ferror@plt+0x17e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <longjmp@plt>:
  401110:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <printf@plt>:
  401120:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <__errno_location@plt>:
  401130:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <alarm@plt>:
  401140:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <gettext@plt>:
  401150:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 419000 <ferror@plt+0x17e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x1834
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x77b8
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x7838
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 418000 <ferror@plt+0x16e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	stp	x29, x30, [sp, #-32]!
  401208:	mov	x29, sp
  40120c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401210:	add	x0, x0, #0x140
  401214:	str	x0, [sp, #24]
  401218:	ldr	x0, [sp, #24]
  40121c:	str	x0, [sp, #24]
  401220:	ldr	x1, [sp, #24]
  401224:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401228:	add	x0, x0, #0x140
  40122c:	cmp	x1, x0
  401230:	b.eq	40126c <ferror@plt+0xdc>  // b.none
  401234:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401238:	add	x0, x0, #0x868
  40123c:	ldr	x0, [x0]
  401240:	str	x0, [sp, #16]
  401244:	ldr	x0, [sp, #16]
  401248:	str	x0, [sp, #16]
  40124c:	ldr	x0, [sp, #16]
  401250:	cmp	x0, #0x0
  401254:	b.eq	401270 <ferror@plt+0xe0>  // b.none
  401258:	ldr	x1, [sp, #16]
  40125c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401260:	add	x0, x0, #0x140
  401264:	blr	x1
  401268:	b	401270 <ferror@plt+0xe0>
  40126c:	nop
  401270:	ldp	x29, x30, [sp], #32
  401274:	ret
  401278:	stp	x29, x30, [sp, #-48]!
  40127c:	mov	x29, sp
  401280:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401284:	add	x0, x0, #0x140
  401288:	str	x0, [sp, #40]
  40128c:	ldr	x0, [sp, #40]
  401290:	str	x0, [sp, #40]
  401294:	ldr	x1, [sp, #40]
  401298:	adrp	x0, 419000 <ferror@plt+0x17e70>
  40129c:	add	x0, x0, #0x140
  4012a0:	sub	x0, x1, x0
  4012a4:	asr	x0, x0, #3
  4012a8:	lsr	x1, x0, #63
  4012ac:	add	x0, x1, x0
  4012b0:	asr	x0, x0, #1
  4012b4:	str	x0, [sp, #32]
  4012b8:	ldr	x0, [sp, #32]
  4012bc:	cmp	x0, #0x0
  4012c0:	b.eq	401300 <ferror@plt+0x170>  // b.none
  4012c4:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4012c8:	add	x0, x0, #0x870
  4012cc:	ldr	x0, [x0]
  4012d0:	str	x0, [sp, #24]
  4012d4:	ldr	x0, [sp, #24]
  4012d8:	str	x0, [sp, #24]
  4012dc:	ldr	x0, [sp, #24]
  4012e0:	cmp	x0, #0x0
  4012e4:	b.eq	401304 <ferror@plt+0x174>  // b.none
  4012e8:	ldr	x2, [sp, #24]
  4012ec:	ldr	x1, [sp, #32]
  4012f0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4012f4:	add	x0, x0, #0x140
  4012f8:	blr	x2
  4012fc:	b	401304 <ferror@plt+0x174>
  401300:	nop
  401304:	ldp	x29, x30, [sp], #48
  401308:	ret
  40130c:	stp	x29, x30, [sp, #-16]!
  401310:	mov	x29, sp
  401314:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401318:	add	x0, x0, #0x170
  40131c:	ldrb	w0, [x0]
  401320:	and	x0, x0, #0xff
  401324:	cmp	x0, #0x0
  401328:	b.ne	401344 <ferror@plt+0x1b4>  // b.any
  40132c:	bl	401204 <ferror@plt+0x74>
  401330:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401334:	add	x0, x0, #0x170
  401338:	mov	w1, #0x1                   	// #1
  40133c:	strb	w1, [x0]
  401340:	b	401348 <ferror@plt+0x1b8>
  401344:	nop
  401348:	ldp	x29, x30, [sp], #16
  40134c:	ret
  401350:	stp	x29, x30, [sp, #-16]!
  401354:	mov	x29, sp
  401358:	bl	401278 <ferror@plt+0xe8>
  40135c:	nop
  401360:	ldp	x29, x30, [sp], #16
  401364:	ret
  401368:	stp	x29, x30, [sp, #-64]!
  40136c:	mov	x29, sp
  401370:	str	x0, [sp, #24]
  401374:	ldr	x0, [sp, #24]
  401378:	bl	401040 <malloc@plt>
  40137c:	str	x0, [sp, #56]
  401380:	ldr	x0, [sp, #56]
  401384:	cmp	x0, #0x0
  401388:	b.ne	4013c8 <ferror@plt+0x238>  // b.any
  40138c:	ldr	x0, [sp, #24]
  401390:	cmp	x0, #0x0
  401394:	b.eq	4013c8 <ferror@plt+0x238>  // b.none
  401398:	mov	w0, #0x1                   	// #1
  40139c:	str	w0, [sp, #52]
  4013a0:	str	wzr, [sp, #48]
  4013a4:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4013a8:	add	x0, x0, #0x878
  4013ac:	str	x0, [sp, #40]
  4013b0:	ldr	x3, [sp, #24]
  4013b4:	ldr	x2, [sp, #40]
  4013b8:	ldr	w1, [sp, #48]
  4013bc:	ldr	w0, [sp, #52]
  4013c0:	bl	400fb0 <error@plt>
  4013c4:	nop
  4013c8:	ldr	x0, [sp, #56]
  4013cc:	ldp	x29, x30, [sp], #64
  4013d0:	ret
  4013d4:	stp	x29, x30, [sp, #-64]!
  4013d8:	mov	x29, sp
  4013dc:	str	x0, [sp, #24]
  4013e0:	str	x1, [sp, #16]
  4013e4:	ldr	x1, [sp, #16]
  4013e8:	ldr	x0, [sp, #24]
  4013ec:	bl	401090 <realloc@plt>
  4013f0:	str	x0, [sp, #56]
  4013f4:	ldr	x0, [sp, #56]
  4013f8:	cmp	x0, #0x0
  4013fc:	b.ne	40143c <ferror@plt+0x2ac>  // b.any
  401400:	ldr	x0, [sp, #16]
  401404:	cmp	x0, #0x0
  401408:	b.eq	40143c <ferror@plt+0x2ac>  // b.none
  40140c:	mov	w0, #0x1                   	// #1
  401410:	str	w0, [sp, #52]
  401414:	str	wzr, [sp, #48]
  401418:	adrp	x0, 407000 <ferror@plt+0x5e70>
  40141c:	add	x0, x0, #0x878
  401420:	str	x0, [sp, #40]
  401424:	ldr	x3, [sp, #16]
  401428:	ldr	x2, [sp, #40]
  40142c:	ldr	w1, [sp, #48]
  401430:	ldr	w0, [sp, #52]
  401434:	bl	400fb0 <error@plt>
  401438:	nop
  40143c:	ldr	x0, [sp, #56]
  401440:	ldp	x29, x30, [sp], #64
  401444:	ret
  401448:	stp	x29, x30, [sp, #-32]!
  40144c:	mov	x29, sp
  401450:	str	w0, [sp, #28]
  401454:	adrp	x0, 401000 <__fpending@plt>
  401458:	add	x1, x0, #0x448
  40145c:	mov	w0, #0xe                   	// #14
  401460:	bl	401020 <signal@plt>
  401464:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401468:	add	x0, x0, #0x13c
  40146c:	ldr	w0, [x0]
  401470:	bl	401140 <alarm@plt>
  401474:	nop
  401478:	ldp	x29, x30, [sp], #32
  40147c:	ret
  401480:	stp	x29, x30, [sp, #-96]!
  401484:	mov	x29, sp
  401488:	str	w0, [sp, #28]
  40148c:	adrp	x0, 401000 <__fpending@plt>
  401490:	add	x1, x0, #0x480
  401494:	mov	w0, #0x1c                  	// #28
  401498:	bl	401020 <signal@plt>
  40149c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4014a0:	add	x0, x0, #0x138
  4014a4:	ldr	w0, [x0]
  4014a8:	add	x1, sp, #0x28
  4014ac:	mov	x2, x1
  4014b0:	mov	x1, #0x5413                	// #21523
  4014b4:	bl	401170 <ioctl@plt>
  4014b8:	cmn	w0, #0x1
  4014bc:	b.eq	401500 <ferror@plt+0x370>  // b.none
  4014c0:	ldrh	w0, [sp, #42]
  4014c4:	cmp	w0, #0x0
  4014c8:	b.eq	4014e0 <ferror@plt+0x350>  // b.none
  4014cc:	ldrh	w0, [sp, #42]
  4014d0:	mov	w1, w0
  4014d4:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4014d8:	add	x0, x0, #0x134
  4014dc:	str	w1, [x0]
  4014e0:	ldrh	w0, [sp, #40]
  4014e4:	cmp	w0, #0x0
  4014e8:	b.eq	401500 <ferror@plt+0x370>  // b.none
  4014ec:	ldrh	w0, [sp, #40]
  4014f0:	mov	w1, w0
  4014f4:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4014f8:	add	x0, x0, #0x130
  4014fc:	str	w1, [x0]
  401500:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401504:	add	x0, x0, #0x134
  401508:	ldr	w0, [x0]
  40150c:	cmp	w0, #0x1
  401510:	b.le	40152c <ferror@plt+0x39c>
  401514:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401518:	add	x0, x0, #0x134
  40151c:	ldr	w1, [x0]
  401520:	mov	w0, #0x7fffffff            	// #2147483647
  401524:	cmp	w1, w0
  401528:	b.ne	401560 <ferror@plt+0x3d0>  // b.any
  40152c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401530:	add	x0, x0, #0x898
  401534:	bl	401150 <gettext@plt>
  401538:	mov	x1, x0
  40153c:	mov	w0, #0x1                   	// #1
  401540:	str	w0, [sp, #92]
  401544:	str	wzr, [sp, #88]
  401548:	str	x1, [sp, #80]
  40154c:	ldr	x2, [sp, #80]
  401550:	ldr	w1, [sp, #88]
  401554:	ldr	w0, [sp, #92]
  401558:	bl	400fb0 <error@plt>
  40155c:	nop
  401560:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401564:	add	x0, x0, #0x130
  401568:	ldr	w0, [x0]
  40156c:	cmp	w0, #0x1
  401570:	b.le	40159c <ferror@plt+0x40c>
  401574:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401578:	add	x0, x0, #0x134
  40157c:	ldr	w0, [x0]
  401580:	mov	w1, #0x7fffffff            	// #2147483647
  401584:	sdiv	w1, w1, w0
  401588:	adrp	x0, 419000 <ferror@plt+0x17e70>
  40158c:	add	x0, x0, #0x130
  401590:	ldr	w0, [x0]
  401594:	cmp	w1, w0
  401598:	b.gt	4015d0 <ferror@plt+0x440>
  40159c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4015a0:	add	x0, x0, #0x898
  4015a4:	bl	401150 <gettext@plt>
  4015a8:	mov	x1, x0
  4015ac:	mov	w0, #0x1                   	// #1
  4015b0:	str	w0, [sp, #76]
  4015b4:	str	wzr, [sp, #72]
  4015b8:	str	x1, [sp, #64]
  4015bc:	ldr	x2, [sp, #64]
  4015c0:	ldr	w1, [sp, #72]
  4015c4:	ldr	w0, [sp, #76]
  4015c8:	bl	400fb0 <error@plt>
  4015cc:	nop
  4015d0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4015d4:	add	x0, x0, #0x130
  4015d8:	ldr	w1, [x0]
  4015dc:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4015e0:	add	x0, x0, #0x134
  4015e4:	ldr	w0, [x0]
  4015e8:	mul	w1, w1, w0
  4015ec:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4015f0:	add	x0, x0, #0x180
  4015f4:	str	w1, [x0]
  4015f8:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4015fc:	add	x0, x0, #0x180
  401600:	ldr	w0, [x0]
  401604:	cmp	w0, #0x1
  401608:	b.gt	401640 <ferror@plt+0x4b0>
  40160c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401610:	add	x0, x0, #0x8b8
  401614:	bl	401150 <gettext@plt>
  401618:	mov	x1, x0
  40161c:	mov	w0, #0x1                   	// #1
  401620:	str	w0, [sp, #60]
  401624:	str	wzr, [sp, #56]
  401628:	str	x1, [sp, #48]
  40162c:	ldr	x2, [sp, #48]
  401630:	ldr	w1, [sp, #56]
  401634:	ldr	w0, [sp, #60]
  401638:	bl	400fb0 <error@plt>
  40163c:	nop
  401640:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401644:	add	x0, x0, #0x178
  401648:	ldr	x0, [x0]
  40164c:	cmp	x0, #0x0
  401650:	b.ne	40167c <ferror@plt+0x4ec>  // b.any
  401654:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401658:	add	x0, x0, #0x180
  40165c:	ldr	w0, [x0]
  401660:	sxtw	x0, w0
  401664:	bl	401368 <ferror@plt+0x1d8>
  401668:	mov	x1, x0
  40166c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401670:	add	x0, x0, #0x178
  401674:	str	x1, [x0]
  401678:	b	4016b4 <ferror@plt+0x524>
  40167c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401680:	add	x0, x0, #0x178
  401684:	ldr	x2, [x0]
  401688:	adrp	x0, 419000 <ferror@plt+0x17e70>
  40168c:	add	x0, x0, #0x180
  401690:	ldr	w0, [x0]
  401694:	sxtw	x0, w0
  401698:	mov	x1, x0
  40169c:	mov	x0, x2
  4016a0:	bl	4013d4 <ferror@plt+0x244>
  4016a4:	mov	x1, x0
  4016a8:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4016ac:	add	x0, x0, #0x178
  4016b0:	str	x1, [x0]
  4016b4:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4016b8:	add	x0, x0, #0x178
  4016bc:	ldr	x3, [x0]
  4016c0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4016c4:	add	x0, x0, #0x180
  4016c8:	ldr	w0, [x0]
  4016cc:	sub	w0, w0, #0x1
  4016d0:	sxtw	x0, w0
  4016d4:	mov	x2, x0
  4016d8:	mov	w1, #0x20                  	// #32
  4016dc:	mov	x0, x3
  4016e0:	bl	401080 <memset@plt>
  4016e4:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4016e8:	add	x0, x0, #0x178
  4016ec:	ldr	x1, [x0]
  4016f0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4016f4:	add	x0, x0, #0x180
  4016f8:	ldr	w0, [x0]
  4016fc:	sxtw	x0, w0
  401700:	sub	x0, x0, #0x2
  401704:	add	x0, x1, x0
  401708:	strb	wzr, [x0]
  40170c:	ldr	w0, [sp, #28]
  401710:	cmp	w0, #0x0
  401714:	b.eq	401728 <ferror@plt+0x598>  // b.none
  401718:	mov	w1, #0x1                   	// #1
  40171c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401720:	add	x0, x0, #0x188
  401724:	bl	401110 <longjmp@plt>
  401728:	nop
  40172c:	ldp	x29, x30, [sp], #96
  401730:	ret
  401734:	stp	x29, x30, [sp, #-32]!
  401738:	mov	x29, sp
  40173c:	str	x0, [sp, #24]
  401740:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401744:	add	x0, x0, #0x8d0
  401748:	bl	401150 <gettext@plt>
  40174c:	ldr	x1, [sp, #24]
  401750:	bl	400f80 <fputs@plt>
  401754:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401758:	add	x0, x0, #0x8e0
  40175c:	bl	401150 <gettext@plt>
  401760:	mov	x1, x0
  401764:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401768:	add	x0, x0, #0x168
  40176c:	ldr	x0, [x0]
  401770:	mov	x2, x0
  401774:	ldr	x0, [sp, #24]
  401778:	bl	401160 <fprintf@plt>
  40177c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401780:	add	x0, x0, #0x8f8
  401784:	bl	401150 <gettext@plt>
  401788:	ldr	x1, [sp, #24]
  40178c:	bl	400f80 <fputs@plt>
  401790:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401794:	add	x0, x0, #0x908
  401798:	bl	401150 <gettext@plt>
  40179c:	ldr	x1, [sp, #24]
  4017a0:	bl	400f80 <fputs@plt>
  4017a4:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4017a8:	add	x0, x0, #0x938
  4017ac:	bl	401150 <gettext@plt>
  4017b0:	ldr	x1, [sp, #24]
  4017b4:	bl	400f80 <fputs@plt>
  4017b8:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4017bc:	add	x0, x0, #0x960
  4017c0:	bl	401150 <gettext@plt>
  4017c4:	ldr	x1, [sp, #24]
  4017c8:	bl	400f80 <fputs@plt>
  4017cc:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4017d0:	add	x0, x0, #0x968
  4017d4:	bl	401150 <gettext@plt>
  4017d8:	ldr	x1, [sp, #24]
  4017dc:	bl	400f80 <fputs@plt>
  4017e0:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4017e4:	add	x0, x0, #0x998
  4017e8:	bl	401150 <gettext@plt>
  4017ec:	ldr	x1, [sp, #24]
  4017f0:	bl	400f80 <fputs@plt>
  4017f4:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4017f8:	add	x0, x0, #0x9d0
  4017fc:	bl	401150 <gettext@plt>
  401800:	mov	x1, x0
  401804:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401808:	add	x2, x0, #0x9f0
  40180c:	ldr	x0, [sp, #24]
  401810:	bl	401160 <fprintf@plt>
  401814:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401818:	add	x0, x0, #0x148
  40181c:	ldr	x0, [x0]
  401820:	ldr	x1, [sp, #24]
  401824:	cmp	x1, x0
  401828:	cset	w0, eq  // eq = none
  40182c:	and	w0, w0, #0xff
  401830:	bl	400f90 <exit@plt>
  401834:	stp	x29, x30, [sp, #-208]!
  401838:	mov	x29, sp
  40183c:	str	x19, [sp, #16]
  401840:	str	w0, [sp, #44]
  401844:	str	x1, [sp, #32]
  401848:	str	wzr, [sp, #196]
  40184c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401850:	add	x0, x0, #0x168
  401854:	ldr	x1, [x0]
  401858:	adrp	x0, 419000 <ferror@plt+0x17e70>
  40185c:	add	x0, x0, #0x140
  401860:	str	x1, [x0]
  401864:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401868:	add	x1, x0, #0xa00
  40186c:	mov	w0, #0x6                   	// #6
  401870:	bl	401180 <setlocale@plt>
  401874:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401878:	add	x1, x0, #0xa08
  40187c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401880:	add	x0, x0, #0xa20
  401884:	bl	401060 <bindtextdomain@plt>
  401888:	adrp	x0, 407000 <ferror@plt+0x5e70>
  40188c:	add	x0, x0, #0xa20
  401890:	bl	4010d0 <textdomain@plt>
  401894:	adrp	x0, 402000 <ferror@plt+0xe70>
  401898:	add	x0, x0, #0x620
  40189c:	bl	407840 <ferror@plt+0x66b0>
  4018a0:	b	401a84 <ferror@plt+0x8f4>
  4018a4:	ldr	w0, [sp, #188]
  4018a8:	cmp	w0, #0x73
  4018ac:	b.eq	4018f0 <ferror@plt+0x760>  // b.none
  4018b0:	ldr	w0, [sp, #188]
  4018b4:	cmp	w0, #0x73
  4018b8:	b.gt	401a74 <ferror@plt+0x8e4>
  4018bc:	ldr	w0, [sp, #188]
  4018c0:	cmp	w0, #0x68
  4018c4:	b.eq	401a64 <ferror@plt+0x8d4>  // b.none
  4018c8:	ldr	w0, [sp, #188]
  4018cc:	cmp	w0, #0x68
  4018d0:	b.gt	401a74 <ferror@plt+0x8e4>
  4018d4:	ldr	w0, [sp, #188]
  4018d8:	cmp	w0, #0x56
  4018dc:	b.eq	401a30 <ferror@plt+0x8a0>  // b.none
  4018e0:	ldr	w0, [sp, #188]
  4018e4:	cmp	w0, #0x64
  4018e8:	b.eq	40196c <ferror@plt+0x7dc>  // b.none
  4018ec:	b	401a74 <ferror@plt+0x8e4>
  4018f0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4018f4:	add	x0, x0, #0x150
  4018f8:	ldr	x19, [x0]
  4018fc:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401900:	add	x0, x0, #0xa30
  401904:	bl	401150 <gettext@plt>
  401908:	mov	x1, x0
  40190c:	mov	x0, x19
  401910:	bl	40211c <ferror@plt+0xf8c>
  401914:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401918:	add	x0, x0, #0x2c0
  40191c:	str	d0, [x0]
  401920:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401924:	add	x0, x0, #0x2c0
  401928:	ldr	d0, [x0]
  40192c:	fcmpe	d0, #0.0
  401930:	b.pl	401968 <ferror@plt+0x7d8>  // b.nfrst
  401934:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401938:	add	x0, x0, #0xa50
  40193c:	bl	401150 <gettext@plt>
  401940:	mov	x1, x0
  401944:	mov	w0, #0x1                   	// #1
  401948:	str	w0, [sp, #164]
  40194c:	str	wzr, [sp, #160]
  401950:	str	x1, [sp, #152]
  401954:	ldr	x2, [sp, #152]
  401958:	ldr	w1, [sp, #160]
  40195c:	ldr	w0, [sp, #164]
  401960:	bl	400fb0 <error@plt>
  401964:	nop
  401968:	b	401a84 <ferror@plt+0x8f4>
  40196c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401970:	add	x0, x0, #0x150
  401974:	ldr	x19, [x0]
  401978:	adrp	x0, 407000 <ferror@plt+0x5e70>
  40197c:	add	x0, x0, #0xa30
  401980:	bl	401150 <gettext@plt>
  401984:	mov	x1, x0
  401988:	mov	x0, x19
  40198c:	bl	402040 <ferror@plt+0xeb0>
  401990:	str	x0, [sp, #176]
  401994:	ldr	x0, [sp, #176]
  401998:	cmp	x0, #0x0
  40199c:	b.gt	4019d4 <ferror@plt+0x844>
  4019a0:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4019a4:	add	x0, x0, #0xa70
  4019a8:	bl	401150 <gettext@plt>
  4019ac:	mov	x1, x0
  4019b0:	mov	w0, #0x1                   	// #1
  4019b4:	str	w0, [sp, #148]
  4019b8:	str	wzr, [sp, #144]
  4019bc:	str	x1, [sp, #136]
  4019c0:	ldr	x2, [sp, #136]
  4019c4:	ldr	w1, [sp, #144]
  4019c8:	ldr	w0, [sp, #148]
  4019cc:	bl	400fb0 <error@plt>
  4019d0:	b	401a18 <ferror@plt+0x888>
  4019d4:	ldr	x1, [sp, #176]
  4019d8:	mov	x0, #0xffffffff            	// #4294967295
  4019dc:	cmp	x1, x0
  4019e0:	b.le	401a18 <ferror@plt+0x888>
  4019e4:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4019e8:	add	x0, x0, #0xa90
  4019ec:	bl	401150 <gettext@plt>
  4019f0:	mov	x1, x0
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	str	w0, [sp, #132]
  4019fc:	str	wzr, [sp, #128]
  401a00:	str	x1, [sp, #120]
  401a04:	ldr	x2, [sp, #120]
  401a08:	ldr	w1, [sp, #128]
  401a0c:	ldr	w0, [sp, #132]
  401a10:	bl	400fb0 <error@plt>
  401a14:	nop
  401a18:	ldr	x0, [sp, #176]
  401a1c:	mov	w1, w0
  401a20:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401a24:	add	x0, x0, #0x13c
  401a28:	str	w1, [x0]
  401a2c:	b	401a84 <ferror@plt+0x8f4>
  401a30:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401a34:	add	x0, x0, #0xaa8
  401a38:	bl	401150 <gettext@plt>
  401a3c:	mov	x3, x0
  401a40:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401a44:	add	x0, x0, #0x168
  401a48:	ldr	x1, [x0]
  401a4c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401a50:	add	x2, x0, #0xab8
  401a54:	mov	x0, x3
  401a58:	bl	401120 <printf@plt>
  401a5c:	mov	w0, #0x0                   	// #0
  401a60:	b	402034 <ferror@plt+0xea4>
  401a64:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401a68:	add	x0, x0, #0x160
  401a6c:	ldr	x0, [x0]
  401a70:	bl	401734 <ferror@plt+0x5a4>
  401a74:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401a78:	add	x0, x0, #0x148
  401a7c:	ldr	x0, [x0]
  401a80:	bl	401734 <ferror@plt+0x5a4>
  401a84:	mov	x4, #0x0                   	// #0
  401a88:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401a8c:	add	x3, x0, #0xb48
  401a90:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401a94:	add	x2, x0, #0xad0
  401a98:	ldr	x1, [sp, #32]
  401a9c:	ldr	w0, [sp, #44]
  401aa0:	bl	4010e0 <getopt_long@plt>
  401aa4:	str	w0, [sp, #188]
  401aa8:	ldr	w0, [sp, #188]
  401aac:	cmn	w0, #0x1
  401ab0:	b.ne	4018a4 <ferror@plt+0x714>  // b.any
  401ab4:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401ab8:	add	x0, x0, #0x158
  401abc:	ldr	w0, [x0]
  401ac0:	ldr	w1, [sp, #44]
  401ac4:	cmp	w1, w0
  401ac8:	b.le	401b54 <ferror@plt+0x9c4>
  401acc:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401ad0:	add	x0, x0, #0x158
  401ad4:	ldr	w0, [x0]
  401ad8:	sxtw	x0, w0
  401adc:	lsl	x0, x0, #3
  401ae0:	ldr	x1, [sp, #32]
  401ae4:	add	x0, x1, x0
  401ae8:	ldr	x0, [x0]
  401aec:	mov	w1, #0x1                   	// #1
  401af0:	bl	401050 <open@plt>
  401af4:	mov	w1, w0
  401af8:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401afc:	add	x0, x0, #0x138
  401b00:	str	w1, [x0]
  401b04:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401b08:	add	x0, x0, #0x138
  401b0c:	ldr	w0, [x0]
  401b10:	cmn	w0, #0x1
  401b14:	b.ne	401b54 <ferror@plt+0x9c4>  // b.any
  401b18:	bl	401130 <__errno_location@plt>
  401b1c:	ldr	w19, [x0]
  401b20:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401b24:	add	x0, x0, #0xad8
  401b28:	bl	401150 <gettext@plt>
  401b2c:	mov	x1, x0
  401b30:	mov	w0, #0x1                   	// #1
  401b34:	str	w0, [sp, #116]
  401b38:	str	w19, [sp, #112]
  401b3c:	str	x1, [sp, #104]
  401b40:	ldr	x2, [sp, #104]
  401b44:	ldr	w1, [sp, #112]
  401b48:	ldr	w0, [sp, #116]
  401b4c:	bl	400fb0 <error@plt>
  401b50:	nop
  401b54:	mov	w0, #0x0                   	// #0
  401b58:	bl	401480 <ferror@plt+0x2f0>
  401b5c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401b60:	add	x0, x0, #0x2c0
  401b64:	ldr	d0, [x0]
  401b68:	fcmp	d0, #0.0
  401b6c:	b.ne	401b8c <ferror@plt+0x9fc>  // b.any
  401b70:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401b74:	add	x0, x0, #0x130
  401b78:	ldr	w0, [x0]
  401b7c:	scvtf	d0, w0
  401b80:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401b84:	add	x0, x0, #0x2c0
  401b88:	str	d0, [x0]
  401b8c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401b90:	add	x0, x0, #0x2c0
  401b94:	ldr	d0, [x0]
  401b98:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401b9c:	add	x0, x0, #0x2c8
  401ba0:	str	d0, [x0]
  401ba4:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401ba8:	add	x0, x0, #0x188
  401bac:	bl	400fa0 <_setjmp@plt>
  401bb0:	str	wzr, [sp, #196]
  401bb4:	mov	w0, #0x0                   	// #0
  401bb8:	bl	401448 <ferror@plt+0x2b8>
  401bbc:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401bc0:	add	x0, x0, #0x2c8
  401bc4:	ldr	d1, [x0]
  401bc8:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401bcc:	add	x0, x0, #0x2c0
  401bd0:	ldr	d0, [x0]
  401bd4:	fcmpe	d1, d0
  401bd8:	b.pl	401bf8 <ferror@plt+0xa68>  // b.nfrst
  401bdc:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401be0:	add	x0, x0, #0x2c8
  401be4:	ldr	d0, [x0]
  401be8:	fadd	d0, d0, d0
  401bec:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401bf0:	add	x0, x0, #0x2c8
  401bf4:	str	d0, [x0]
  401bf8:	add	x0, sp, #0x30
  401bfc:	add	x2, x0, #0x10
  401c00:	add	x0, sp, #0x30
  401c04:	add	x1, x0, #0x8
  401c08:	add	x0, sp, #0x30
  401c0c:	bl	400fc0 <loadavg@plt>
  401c10:	ldr	d1, [sp, #48]
  401c14:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401c18:	add	x0, x0, #0x2c8
  401c1c:	ldr	d0, [x0]
  401c20:	fmul	d0, d1, d0
  401c24:	fcvtzs	w0, d0
  401c28:	str	w0, [sp, #204]
  401c2c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401c30:	add	x0, x0, #0x130
  401c34:	ldr	w0, [x0]
  401c38:	sub	w0, w0, #0x1
  401c3c:	str	w0, [sp, #200]
  401c40:	b	401cb8 <ferror@plt+0xb28>
  401c44:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401c48:	add	x0, x0, #0x178
  401c4c:	ldr	x1, [x0]
  401c50:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401c54:	add	x0, x0, #0x134
  401c58:	ldr	w2, [x0]
  401c5c:	ldr	w0, [sp, #200]
  401c60:	mul	w0, w2, w0
  401c64:	sxtw	x2, w0
  401c68:	ldrsw	x0, [sp, #196]
  401c6c:	add	x0, x2, x0
  401c70:	add	x0, x1, x0
  401c74:	mov	w1, #0x2a                  	// #42
  401c78:	strb	w1, [x0]
  401c7c:	ldr	w0, [sp, #200]
  401c80:	sub	w0, w0, #0x1
  401c84:	str	w0, [sp, #200]
  401c88:	ldr	w0, [sp, #200]
  401c8c:	cmp	w0, #0x0
  401c90:	b.ge	401cb8 <ferror@plt+0xb28>  // b.tcont
  401c94:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401c98:	add	x0, x0, #0x2c8
  401c9c:	ldr	d1, [x0]
  401ca0:	fmov	d0, #2.000000000000000000e+00
  401ca4:	fdiv	d0, d1, d0
  401ca8:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401cac:	add	x0, x0, #0x2c8
  401cb0:	str	d0, [x0]
  401cb4:	b	401cd0 <ferror@plt+0xb40>
  401cb8:	ldr	w0, [sp, #204]
  401cbc:	sub	w0, w0, #0x1
  401cc0:	str	w0, [sp, #204]
  401cc4:	ldr	w0, [sp, #204]
  401cc8:	cmp	w0, #0x0
  401ccc:	b.ge	401c44 <ferror@plt+0xab4>  // b.tcont
  401cd0:	ldr	w0, [sp, #204]
  401cd4:	cmp	w0, #0x0
  401cd8:	b.ge	401c10 <ferror@plt+0xa80>  // b.tcont
  401cdc:	b	401d20 <ferror@plt+0xb90>
  401ce0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401ce4:	add	x0, x0, #0x178
  401ce8:	ldr	x1, [x0]
  401cec:	ldr	w0, [sp, #200]
  401cf0:	sub	w2, w0, #0x1
  401cf4:	str	w2, [sp, #200]
  401cf8:	adrp	x2, 419000 <ferror@plt+0x17e70>
  401cfc:	add	x2, x2, #0x134
  401d00:	ldr	w2, [x2]
  401d04:	mul	w0, w0, w2
  401d08:	sxtw	x2, w0
  401d0c:	ldrsw	x0, [sp, #196]
  401d10:	add	x0, x2, x0
  401d14:	add	x0, x1, x0
  401d18:	mov	w1, #0x20                  	// #32
  401d1c:	strb	w1, [x0]
  401d20:	ldr	w0, [sp, #200]
  401d24:	cmp	w0, #0x0
  401d28:	b.ge	401ce0 <ferror@plt+0xb50>  // b.tcont
  401d2c:	mov	w0, #0x1                   	// #1
  401d30:	str	w0, [sp, #192]
  401d34:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401d38:	add	x0, x0, #0x130
  401d3c:	ldr	w0, [x0]
  401d40:	scvtf	d1, w0
  401d44:	ldr	w0, [sp, #192]
  401d48:	scvtf	d2, w0
  401d4c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401d50:	add	x0, x0, #0x2c8
  401d54:	ldr	d0, [x0]
  401d58:	fmul	d0, d2, d0
  401d5c:	fsub	d0, d1, d0
  401d60:	fcvtzs	w0, d0
  401d64:	str	w0, [sp, #200]
  401d68:	ldr	w0, [sp, #200]
  401d6c:	cmp	w0, #0x0
  401d70:	b.lt	401dfc <ferror@plt+0xc6c>  // b.tstop
  401d74:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401d78:	add	x0, x0, #0x130
  401d7c:	ldr	w0, [x0]
  401d80:	ldr	w1, [sp, #200]
  401d84:	cmp	w1, w0
  401d88:	b.ge	401dfc <ferror@plt+0xc6c>  // b.tcont
  401d8c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401d90:	add	x0, x0, #0x178
  401d94:	ldr	x1, [x0]
  401d98:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401d9c:	add	x0, x0, #0x134
  401da0:	ldr	w2, [x0]
  401da4:	ldr	w0, [sp, #200]
  401da8:	mul	w0, w2, w0
  401dac:	sxtw	x2, w0
  401db0:	ldrsw	x0, [sp, #196]
  401db4:	add	x0, x2, x0
  401db8:	add	x0, x1, x0
  401dbc:	str	x0, [sp, #168]
  401dc0:	ldr	x0, [sp, #168]
  401dc4:	ldrb	w0, [x0]
  401dc8:	cmp	w0, #0x20
  401dcc:	b.ne	401de0 <ferror@plt+0xc50>  // b.any
  401dd0:	ldr	x0, [sp, #168]
  401dd4:	mov	w1, #0x2d                  	// #45
  401dd8:	strb	w1, [x0]
  401ddc:	b	401dec <ferror@plt+0xc5c>
  401de0:	ldr	x0, [sp, #168]
  401de4:	mov	w1, #0x3d                  	// #61
  401de8:	strb	w1, [x0]
  401dec:	ldr	w0, [sp, #192]
  401df0:	add	w0, w0, #0x1
  401df4:	str	w0, [sp, #192]
  401df8:	b	401d34 <ferror@plt+0xba4>
  401dfc:	ldr	w0, [sp, #196]
  401e00:	add	w0, w0, #0x1
  401e04:	str	w0, [sp, #196]
  401e08:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e0c:	add	x0, x0, #0x134
  401e10:	ldr	w0, [x0]
  401e14:	ldr	w1, [sp, #196]
  401e18:	cmp	w1, w0
  401e1c:	b.ne	401ed0 <ferror@plt+0xd40>  // b.any
  401e20:	ldr	w0, [sp, #196]
  401e24:	sub	w0, w0, #0x1
  401e28:	str	w0, [sp, #196]
  401e2c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e30:	add	x0, x0, #0x178
  401e34:	ldr	x3, [x0]
  401e38:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e3c:	add	x0, x0, #0x178
  401e40:	ldr	x0, [x0]
  401e44:	add	x1, x0, #0x1
  401e48:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e4c:	add	x0, x0, #0x180
  401e50:	ldr	w0, [x0]
  401e54:	sub	w0, w0, #0x1
  401e58:	sxtw	x0, w0
  401e5c:	mov	x2, x0
  401e60:	mov	x0, x3
  401e64:	bl	400f60 <memmove@plt>
  401e68:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e6c:	add	x0, x0, #0x130
  401e70:	ldr	w0, [x0]
  401e74:	sub	w0, w0, #0x2
  401e78:	str	w0, [sp, #200]
  401e7c:	b	401ec4 <ferror@plt+0xd34>
  401e80:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e84:	add	x0, x0, #0x178
  401e88:	ldr	x1, [x0]
  401e8c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401e90:	add	x0, x0, #0x134
  401e94:	ldr	w2, [x0]
  401e98:	ldr	w0, [sp, #200]
  401e9c:	mul	w0, w2, w0
  401ea0:	sxtw	x2, w0
  401ea4:	ldrsw	x0, [sp, #196]
  401ea8:	add	x0, x2, x0
  401eac:	add	x0, x1, x0
  401eb0:	mov	w1, #0x20                  	// #32
  401eb4:	strb	w1, [x0]
  401eb8:	ldr	w0, [sp, #200]
  401ebc:	sub	w0, w0, #0x1
  401ec0:	str	w0, [sp, #200]
  401ec4:	ldr	w0, [sp, #200]
  401ec8:	cmp	w0, #0x0
  401ecc:	b.ge	401e80 <ferror@plt+0xcf0>  // b.tcont
  401ed0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401ed4:	add	x0, x0, #0x178
  401ed8:	ldr	x3, [x0]
  401edc:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401ee0:	add	x0, x0, #0x180
  401ee4:	ldr	w0, [x0]
  401ee8:	sxtw	x1, w0
  401eec:	ldr	d0, [sp, #48]
  401ef0:	ldr	d1, [sp, #56]
  401ef4:	ldr	d2, [sp, #64]
  401ef8:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401efc:	add	x2, x0, #0xaf0
  401f00:	mov	x0, x3
  401f04:	bl	401010 <snprintf@plt>
  401f08:	str	w0, [sp, #192]
  401f0c:	ldr	w0, [sp, #192]
  401f10:	cmp	w0, #0x0
  401f14:	b.le	401f4c <ferror@plt+0xdbc>
  401f18:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401f1c:	add	x0, x0, #0x180
  401f20:	ldr	w0, [x0]
  401f24:	ldr	w1, [sp, #192]
  401f28:	cmp	w1, w0
  401f2c:	b.ge	401f4c <ferror@plt+0xdbc>  // b.tcont
  401f30:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401f34:	add	x0, x0, #0x178
  401f38:	ldr	x1, [x0]
  401f3c:	ldrsw	x0, [sp, #192]
  401f40:	add	x0, x1, x0
  401f44:	mov	w1, #0x20                  	// #32
  401f48:	strb	w1, [x0]
  401f4c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401f50:	add	x0, x0, #0x138
  401f54:	ldr	w3, [x0]
  401f58:	mov	x2, #0x3                   	// #3
  401f5c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401f60:	add	x1, x0, #0xb08
  401f64:	mov	w0, w3
  401f68:	bl	4010b0 <write@plt>
  401f6c:	cmp	x0, #0x0
  401f70:	b.ge	401fb0 <ferror@plt+0xe20>  // b.tcont
  401f74:	bl	401130 <__errno_location@plt>
  401f78:	ldr	w19, [x0]
  401f7c:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401f80:	add	x0, x0, #0xb10
  401f84:	bl	401150 <gettext@plt>
  401f88:	mov	x1, x0
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	str	w0, [sp, #100]
  401f94:	str	w19, [sp, #96]
  401f98:	str	x1, [sp, #88]
  401f9c:	ldr	x2, [sp, #88]
  401fa0:	ldr	w1, [sp, #96]
  401fa4:	ldr	w0, [sp, #100]
  401fa8:	bl	400fb0 <error@plt>
  401fac:	nop
  401fb0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401fb4:	add	x0, x0, #0x138
  401fb8:	ldr	w3, [x0]
  401fbc:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401fc0:	add	x0, x0, #0x178
  401fc4:	ldr	x1, [x0]
  401fc8:	adrp	x0, 419000 <ferror@plt+0x17e70>
  401fcc:	add	x0, x0, #0x180
  401fd0:	ldr	w0, [x0]
  401fd4:	sub	w0, w0, #0x1
  401fd8:	sxtw	x0, w0
  401fdc:	mov	x2, x0
  401fe0:	mov	w0, w3
  401fe4:	bl	4010b0 <write@plt>
  401fe8:	cmp	x0, #0x0
  401fec:	b.ge	40202c <ferror@plt+0xe9c>  // b.tcont
  401ff0:	bl	401130 <__errno_location@plt>
  401ff4:	ldr	w19, [x0]
  401ff8:	adrp	x0, 407000 <ferror@plt+0x5e70>
  401ffc:	add	x0, x0, #0xb10
  402000:	bl	401150 <gettext@plt>
  402004:	mov	x1, x0
  402008:	mov	w0, #0x1                   	// #1
  40200c:	str	w0, [sp, #84]
  402010:	str	w19, [sp, #80]
  402014:	str	x1, [sp, #72]
  402018:	ldr	x2, [sp, #72]
  40201c:	ldr	w1, [sp, #80]
  402020:	ldr	w0, [sp, #84]
  402024:	bl	400fb0 <error@plt>
  402028:	nop
  40202c:	bl	400fe0 <pause@plt>
  402030:	b	401bbc <ferror@plt+0xa2c>
  402034:	ldr	x19, [sp, #16]
  402038:	ldp	x29, x30, [sp], #208
  40203c:	ret
  402040:	stp	x29, x30, [sp, #-64]!
  402044:	mov	x29, sp
  402048:	str	x0, [sp, #24]
  40204c:	str	x1, [sp, #16]
  402050:	str	xzr, [sp, #32]
  402054:	ldr	x0, [sp, #24]
  402058:	cmp	x0, #0x0
  40205c:	b.eq	4020d4 <ferror@plt+0xf44>  // b.none
  402060:	ldr	x0, [sp, #24]
  402064:	ldrb	w0, [x0]
  402068:	cmp	w0, #0x0
  40206c:	b.eq	4020d4 <ferror@plt+0xf44>  // b.none
  402070:	bl	401130 <__errno_location@plt>
  402074:	str	wzr, [x0]
  402078:	add	x0, sp, #0x20
  40207c:	mov	w2, #0xa                   	// #10
  402080:	mov	x1, x0
  402084:	ldr	x0, [sp, #24]
  402088:	bl	401100 <strtol@plt>
  40208c:	str	x0, [sp, #56]
  402090:	bl	401130 <__errno_location@plt>
  402094:	ldr	w0, [x0]
  402098:	cmp	w0, #0x0
  40209c:	b.ne	4020d4 <ferror@plt+0xf44>  // b.any
  4020a0:	ldr	x0, [sp, #32]
  4020a4:	ldr	x1, [sp, #24]
  4020a8:	cmp	x1, x0
  4020ac:	b.eq	4020d4 <ferror@plt+0xf44>  // b.none
  4020b0:	ldr	x0, [sp, #32]
  4020b4:	cmp	x0, #0x0
  4020b8:	b.eq	4020d4 <ferror@plt+0xf44>  // b.none
  4020bc:	ldr	x0, [sp, #32]
  4020c0:	ldrb	w0, [x0]
  4020c4:	cmp	w0, #0x0
  4020c8:	b.ne	4020d4 <ferror@plt+0xf44>  // b.any
  4020cc:	ldr	x0, [sp, #56]
  4020d0:	b	402114 <ferror@plt+0xf84>
  4020d4:	bl	401130 <__errno_location@plt>
  4020d8:	ldr	w0, [x0]
  4020dc:	mov	w1, #0x1                   	// #1
  4020e0:	str	w1, [sp, #52]
  4020e4:	str	w0, [sp, #48]
  4020e8:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4020ec:	add	x0, x0, #0xbf0
  4020f0:	str	x0, [sp, #40]
  4020f4:	ldr	x4, [sp, #24]
  4020f8:	ldr	x3, [sp, #16]
  4020fc:	ldr	x2, [sp, #40]
  402100:	ldr	w1, [sp, #48]
  402104:	ldr	w0, [sp, #52]
  402108:	bl	400fb0 <error@plt>
  40210c:	nop
  402110:	mov	x0, #0x0                   	// #0
  402114:	ldp	x29, x30, [sp], #64
  402118:	ret
  40211c:	stp	x29, x30, [sp, #-64]!
  402120:	mov	x29, sp
  402124:	str	x0, [sp, #24]
  402128:	str	x1, [sp, #16]
  40212c:	str	xzr, [sp, #32]
  402130:	ldr	x0, [sp, #24]
  402134:	cmp	x0, #0x0
  402138:	b.eq	4021ac <ferror@plt+0x101c>  // b.none
  40213c:	ldr	x0, [sp, #24]
  402140:	ldrb	w0, [x0]
  402144:	cmp	w0, #0x0
  402148:	b.eq	4021ac <ferror@plt+0x101c>  // b.none
  40214c:	bl	401130 <__errno_location@plt>
  402150:	str	wzr, [x0]
  402154:	add	x0, sp, #0x20
  402158:	mov	x1, x0
  40215c:	ldr	x0, [sp, #24]
  402160:	bl	400fd0 <strtod@plt>
  402164:	str	d0, [sp, #56]
  402168:	bl	401130 <__errno_location@plt>
  40216c:	ldr	w0, [x0]
  402170:	cmp	w0, #0x0
  402174:	b.ne	4021ac <ferror@plt+0x101c>  // b.any
  402178:	ldr	x0, [sp, #32]
  40217c:	ldr	x1, [sp, #24]
  402180:	cmp	x1, x0
  402184:	b.eq	4021ac <ferror@plt+0x101c>  // b.none
  402188:	ldr	x0, [sp, #32]
  40218c:	cmp	x0, #0x0
  402190:	b.eq	4021ac <ferror@plt+0x101c>  // b.none
  402194:	ldr	x0, [sp, #32]
  402198:	ldrb	w0, [x0]
  40219c:	cmp	w0, #0x0
  4021a0:	b.ne	4021ac <ferror@plt+0x101c>  // b.any
  4021a4:	ldr	d0, [sp, #56]
  4021a8:	b	4021ec <ferror@plt+0x105c>
  4021ac:	bl	401130 <__errno_location@plt>
  4021b0:	ldr	w0, [x0]
  4021b4:	mov	w1, #0x1                   	// #1
  4021b8:	str	w1, [sp, #52]
  4021bc:	str	w0, [sp, #48]
  4021c0:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4021c4:	add	x0, x0, #0xbf0
  4021c8:	str	x0, [sp, #40]
  4021cc:	ldr	x4, [sp, #24]
  4021d0:	ldr	x3, [sp, #16]
  4021d4:	ldr	x2, [sp, #40]
  4021d8:	ldr	w1, [sp, #48]
  4021dc:	ldr	w0, [sp, #52]
  4021e0:	bl	400fb0 <error@plt>
  4021e4:	nop
  4021e8:	movi	d0, #0x0
  4021ec:	ldp	x29, x30, [sp], #64
  4021f0:	ret
  4021f4:	stp	x29, x30, [sp, #-160]!
  4021f8:	mov	x29, sp
  4021fc:	stp	x20, x21, [sp, #16]
  402200:	stp	x22, x23, [sp, #32]
  402204:	str	x0, [sp, #56]
  402208:	str	x1, [sp, #48]
  40220c:	str	wzr, [sp, #108]
  402210:	ldr	x0, [sp, #56]
  402214:	cmp	x0, #0x0
  402218:	b.eq	402510 <ferror@plt+0x1380>  // b.none
  40221c:	ldr	x0, [sp, #56]
  402220:	ldrb	w0, [x0]
  402224:	cmp	w0, #0x0
  402228:	b.eq	402510 <ferror@plt+0x1380>  // b.none
  40222c:	stp	xzr, xzr, [sp, #144]
  402230:	ldr	x0, [sp, #56]
  402234:	str	x0, [sp, #136]
  402238:	b	402248 <ferror@plt+0x10b8>
  40223c:	ldr	x0, [sp, #136]
  402240:	add	x0, x0, #0x1
  402244:	str	x0, [sp, #136]
  402248:	bl	4010f0 <__ctype_b_loc@plt>
  40224c:	ldr	x1, [x0]
  402250:	ldr	x0, [sp, #136]
  402254:	ldrb	w0, [x0]
  402258:	and	x0, x0, #0xff
  40225c:	lsl	x0, x0, #1
  402260:	add	x0, x1, x0
  402264:	ldrh	w0, [x0]
  402268:	and	w0, w0, #0x2000
  40226c:	cmp	w0, #0x0
  402270:	b.ne	40223c <ferror@plt+0x10ac>  // b.any
  402274:	ldr	x0, [sp, #136]
  402278:	ldrb	w0, [x0]
  40227c:	cmp	w0, #0x2d
  402280:	b.ne	40229c <ferror@plt+0x110c>  // b.any
  402284:	mov	w0, #0x1                   	// #1
  402288:	str	w0, [sp, #108]
  40228c:	ldr	x0, [sp, #136]
  402290:	add	x0, x0, #0x1
  402294:	str	x0, [sp, #136]
  402298:	b	4022b8 <ferror@plt+0x1128>
  40229c:	ldr	x0, [sp, #136]
  4022a0:	ldrb	w0, [x0]
  4022a4:	cmp	w0, #0x2b
  4022a8:	b.ne	4022b8 <ferror@plt+0x1128>  // b.any
  4022ac:	ldr	x0, [sp, #136]
  4022b0:	add	x0, x0, #0x1
  4022b4:	str	x0, [sp, #136]
  4022b8:	ldr	x0, [sp, #136]
  4022bc:	str	x0, [sp, #128]
  4022c0:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4022c4:	add	x0, x0, #0xc00
  4022c8:	ldr	q0, [x0]
  4022cc:	str	q0, [sp, #112]
  4022d0:	b	4022f8 <ferror@plt+0x1168>
  4022d4:	ldr	x0, [sp, #128]
  4022d8:	add	x0, x0, #0x1
  4022dc:	str	x0, [sp, #128]
  4022e0:	adrp	x0, 407000 <ferror@plt+0x5e70>
  4022e4:	add	x0, x0, #0xc10
  4022e8:	ldr	q1, [x0]
  4022ec:	ldr	q0, [sp, #112]
  4022f0:	bl	4059d4 <ferror@plt+0x4844>
  4022f4:	str	q0, [sp, #112]
  4022f8:	bl	4010f0 <__ctype_b_loc@plt>
  4022fc:	ldr	x1, [x0]
  402300:	ldr	x0, [sp, #128]
  402304:	ldrb	w0, [x0]
  402308:	and	x0, x0, #0xff
  40230c:	lsl	x0, x0, #1
  402310:	add	x0, x1, x0
  402314:	ldrh	w0, [x0]
  402318:	and	w0, w0, #0x800
  40231c:	cmp	w0, #0x0
  402320:	b.ne	4022d4 <ferror@plt+0x1144>  // b.any
  402324:	b	402374 <ferror@plt+0x11e4>
  402328:	ldr	x0, [sp, #136]
  40232c:	ldrb	w0, [x0]
  402330:	sub	w0, w0, #0x30
  402334:	bl	406f08 <ferror@plt+0x5d78>
  402338:	ldr	q1, [sp, #112]
  40233c:	bl	4059d4 <ferror@plt+0x4844>
  402340:	mov	v1.16b, v0.16b
  402344:	ldr	q0, [sp, #144]
  402348:	bl	4026c8 <ferror@plt+0x1538>
  40234c:	str	q0, [sp, #144]
  402350:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402354:	add	x0, x0, #0xc10
  402358:	ldr	q1, [x0]
  40235c:	ldr	q0, [sp, #112]
  402360:	bl	4042d4 <ferror@plt+0x3144>
  402364:	str	q0, [sp, #112]
  402368:	ldr	x0, [sp, #136]
  40236c:	add	x0, x0, #0x1
  402370:	str	x0, [sp, #136]
  402374:	bl	4010f0 <__ctype_b_loc@plt>
  402378:	ldr	x1, [x0]
  40237c:	ldr	x0, [sp, #136]
  402380:	ldrb	w0, [x0]
  402384:	and	x0, x0, #0xff
  402388:	lsl	x0, x0, #1
  40238c:	add	x0, x1, x0
  402390:	ldrh	w0, [x0]
  402394:	and	w0, w0, #0x800
  402398:	cmp	w0, #0x0
  40239c:	b.ne	402328 <ferror@plt+0x1198>  // b.any
  4023a0:	ldr	x0, [sp, #136]
  4023a4:	ldrb	w0, [x0]
  4023a8:	cmp	w0, #0x0
  4023ac:	b.ne	4023e0 <ferror@plt+0x1250>  // b.any
  4023b0:	ldr	w0, [sp, #108]
  4023b4:	cmp	w0, #0x0
  4023b8:	b.eq	4023cc <ferror@plt+0x123c>  // b.none
  4023bc:	ldr	x22, [sp, #144]
  4023c0:	ldr	x0, [sp, #152]
  4023c4:	eor	x23, x0, #0x8000000000000000
  4023c8:	b	4023d0 <ferror@plt+0x1240>
  4023cc:	ldp	x22, x23, [sp, #144]
  4023d0:	fmov	d0, x22
  4023d4:	fmov	v0.d[1], x23
  4023d8:	bl	407090 <ferror@plt+0x5f00>
  4023dc:	b	402550 <ferror@plt+0x13c0>
  4023e0:	ldr	x0, [sp, #136]
  4023e4:	ldrb	w0, [x0]
  4023e8:	cmp	w0, #0x2e
  4023ec:	b.eq	402438 <ferror@plt+0x12a8>  // b.none
  4023f0:	ldr	x0, [sp, #136]
  4023f4:	ldrb	w0, [x0]
  4023f8:	cmp	w0, #0x2c
  4023fc:	b.eq	402438 <ferror@plt+0x12a8>  // b.none
  402400:	mov	w0, #0x1                   	// #1
  402404:	str	w0, [sp, #104]
  402408:	mov	w0, #0x16                  	// #22
  40240c:	str	w0, [sp, #100]
  402410:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402414:	add	x0, x0, #0xbf0
  402418:	str	x0, [sp, #88]
  40241c:	ldr	x4, [sp, #56]
  402420:	ldr	x3, [sp, #48]
  402424:	ldr	x2, [sp, #88]
  402428:	ldr	w1, [sp, #100]
  40242c:	ldr	w0, [sp, #104]
  402430:	bl	400fb0 <error@plt>
  402434:	nop
  402438:	ldr	x0, [sp, #136]
  40243c:	add	x0, x0, #0x1
  402440:	str	x0, [sp, #136]
  402444:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402448:	add	x0, x0, #0xc00
  40244c:	ldr	q0, [x0]
  402450:	str	q0, [sp, #112]
  402454:	b	4024a4 <ferror@plt+0x1314>
  402458:	ldr	x0, [sp, #136]
  40245c:	ldrb	w0, [x0]
  402460:	sub	w0, w0, #0x30
  402464:	bl	406f08 <ferror@plt+0x5d78>
  402468:	ldr	q1, [sp, #112]
  40246c:	bl	4059d4 <ferror@plt+0x4844>
  402470:	mov	v1.16b, v0.16b
  402474:	ldr	q0, [sp, #144]
  402478:	bl	4026c8 <ferror@plt+0x1538>
  40247c:	str	q0, [sp, #144]
  402480:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402484:	add	x0, x0, #0xc10
  402488:	ldr	q1, [x0]
  40248c:	ldr	q0, [sp, #112]
  402490:	bl	4042d4 <ferror@plt+0x3144>
  402494:	str	q0, [sp, #112]
  402498:	ldr	x0, [sp, #136]
  40249c:	add	x0, x0, #0x1
  4024a0:	str	x0, [sp, #136]
  4024a4:	bl	4010f0 <__ctype_b_loc@plt>
  4024a8:	ldr	x1, [x0]
  4024ac:	ldr	x0, [sp, #136]
  4024b0:	ldrb	w0, [x0]
  4024b4:	and	x0, x0, #0xff
  4024b8:	lsl	x0, x0, #1
  4024bc:	add	x0, x1, x0
  4024c0:	ldrh	w0, [x0]
  4024c4:	and	w0, w0, #0x800
  4024c8:	cmp	w0, #0x0
  4024cc:	b.ne	402458 <ferror@plt+0x12c8>  // b.any
  4024d0:	ldr	x0, [sp, #136]
  4024d4:	ldrb	w0, [x0]
  4024d8:	cmp	w0, #0x0
  4024dc:	b.ne	402510 <ferror@plt+0x1380>  // b.any
  4024e0:	ldr	w0, [sp, #108]
  4024e4:	cmp	w0, #0x0
  4024e8:	b.eq	4024fc <ferror@plt+0x136c>  // b.none
  4024ec:	ldr	x20, [sp, #144]
  4024f0:	ldr	x0, [sp, #152]
  4024f4:	eor	x21, x0, #0x8000000000000000
  4024f8:	b	402500 <ferror@plt+0x1370>
  4024fc:	ldp	x20, x21, [sp, #144]
  402500:	fmov	d0, x20
  402504:	fmov	v0.d[1], x21
  402508:	bl	407090 <ferror@plt+0x5f00>
  40250c:	b	402550 <ferror@plt+0x13c0>
  402510:	bl	401130 <__errno_location@plt>
  402514:	ldr	w0, [x0]
  402518:	mov	w1, #0x1                   	// #1
  40251c:	str	w1, [sp, #84]
  402520:	str	w0, [sp, #80]
  402524:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402528:	add	x0, x0, #0xbf0
  40252c:	str	x0, [sp, #72]
  402530:	ldr	x4, [sp, #56]
  402534:	ldr	x3, [sp, #48]
  402538:	ldr	x2, [sp, #72]
  40253c:	ldr	w1, [sp, #80]
  402540:	ldr	w0, [sp, #84]
  402544:	bl	400fb0 <error@plt>
  402548:	nop
  40254c:	movi	d0, #0x0
  402550:	ldp	x20, x21, [sp, #16]
  402554:	ldp	x22, x23, [sp, #32]
  402558:	ldp	x29, x30, [sp], #160
  40255c:	ret
  402560:	stp	x29, x30, [sp, #-48]!
  402564:	mov	x29, sp
  402568:	str	x0, [sp, #24]
  40256c:	ldr	x0, [sp, #24]
  402570:	bl	401000 <__fpending@plt>
  402574:	cmp	x0, #0x0
  402578:	cset	w0, ne  // ne = any
  40257c:	and	w0, w0, #0xff
  402580:	str	w0, [sp, #44]
  402584:	ldr	x0, [sp, #24]
  402588:	bl	401190 <ferror@plt>
  40258c:	cmp	w0, #0x0
  402590:	cset	w0, ne  // ne = any
  402594:	and	w0, w0, #0xff
  402598:	str	w0, [sp, #40]
  40259c:	ldr	x0, [sp, #24]
  4025a0:	bl	401030 <fclose@plt>
  4025a4:	cmp	w0, #0x0
  4025a8:	cset	w0, ne  // ne = any
  4025ac:	and	w0, w0, #0xff
  4025b0:	str	w0, [sp, #36]
  4025b4:	ldr	w0, [sp, #40]
  4025b8:	cmp	w0, #0x0
  4025bc:	b.ne	4025e8 <ferror@plt+0x1458>  // b.any
  4025c0:	ldr	w0, [sp, #36]
  4025c4:	cmp	w0, #0x0
  4025c8:	b.eq	402614 <ferror@plt+0x1484>  // b.none
  4025cc:	ldr	w0, [sp, #44]
  4025d0:	cmp	w0, #0x0
  4025d4:	b.ne	4025e8 <ferror@plt+0x1458>  // b.any
  4025d8:	bl	401130 <__errno_location@plt>
  4025dc:	ldr	w0, [x0]
  4025e0:	cmp	w0, #0x9
  4025e4:	b.eq	402614 <ferror@plt+0x1484>  // b.none
  4025e8:	ldr	w0, [sp, #36]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.ne	40260c <ferror@plt+0x147c>  // b.any
  4025f4:	bl	401130 <__errno_location@plt>
  4025f8:	ldr	w0, [x0]
  4025fc:	cmp	w0, #0x20
  402600:	b.eq	40260c <ferror@plt+0x147c>  // b.none
  402604:	bl	401130 <__errno_location@plt>
  402608:	str	wzr, [x0]
  40260c:	mov	w0, #0xffffffff            	// #-1
  402610:	b	402618 <ferror@plt+0x1488>
  402614:	mov	w0, #0x0                   	// #0
  402618:	ldp	x29, x30, [sp], #48
  40261c:	ret
  402620:	stp	x29, x30, [sp, #-48]!
  402624:	mov	x29, sp
  402628:	adrp	x0, 419000 <ferror@plt+0x17e70>
  40262c:	add	x0, x0, #0x160
  402630:	ldr	x0, [x0]
  402634:	bl	402560 <ferror@plt+0x13d0>
  402638:	cmp	w0, #0x0
  40263c:	b.eq	40269c <ferror@plt+0x150c>  // b.none
  402640:	bl	401130 <__errno_location@plt>
  402644:	ldr	w0, [x0]
  402648:	cmp	w0, #0x20
  40264c:	b.eq	40269c <ferror@plt+0x150c>  // b.none
  402650:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402654:	add	x0, x0, #0xc20
  402658:	bl	401150 <gettext@plt>
  40265c:	str	x0, [sp, #40]
  402660:	bl	401130 <__errno_location@plt>
  402664:	ldr	w0, [x0]
  402668:	str	wzr, [sp, #36]
  40266c:	str	w0, [sp, #32]
  402670:	adrp	x0, 407000 <ferror@plt+0x5e70>
  402674:	add	x0, x0, #0xc30
  402678:	str	x0, [sp, #24]
  40267c:	ldr	x3, [sp, #40]
  402680:	ldr	x2, [sp, #24]
  402684:	ldr	w1, [sp, #32]
  402688:	ldr	w0, [sp, #36]
  40268c:	bl	400fb0 <error@plt>
  402690:	nop
  402694:	mov	w0, #0x1                   	// #1
  402698:	bl	400f70 <_exit@plt>
  40269c:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4026a0:	add	x0, x0, #0x148
  4026a4:	ldr	x0, [x0]
  4026a8:	bl	402560 <ferror@plt+0x13d0>
  4026ac:	cmp	w0, #0x0
  4026b0:	b.eq	4026bc <ferror@plt+0x152c>  // b.none
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	bl	400f70 <_exit@plt>
  4026bc:	nop
  4026c0:	ldp	x29, x30, [sp], #48
  4026c4:	ret
  4026c8:	stp	x29, x30, [sp, #-400]!
  4026cc:	mov	x29, sp
  4026d0:	str	q0, [sp, #32]
  4026d4:	str	q1, [sp, #16]
  4026d8:	str	wzr, [sp, #356]
  4026dc:	str	xzr, [sp, #304]
  4026e0:	mrs	x0, fpcr
  4026e4:	str	x0, [sp, #304]
  4026e8:	ldr	q0, [sp, #32]
  4026ec:	str	q0, [sp, #80]
  4026f0:	ldr	x0, [sp, #80]
  4026f4:	str	x0, [sp, #360]
  4026f8:	ldr	x0, [sp, #88]
  4026fc:	ubfx	x0, x0, #0, #48
  402700:	str	x0, [sp, #376]
  402704:	ldrh	w0, [sp, #94]
  402708:	ubfx	x0, x0, #0, #15
  40270c:	and	w0, w0, #0xffff
  402710:	and	x0, x0, #0xffff
  402714:	str	x0, [sp, #296]
  402718:	ldrb	w0, [sp, #95]
  40271c:	ubfx	x0, x0, #7, #1
  402720:	and	w0, w0, #0xff
  402724:	and	x0, x0, #0xff
  402728:	str	x0, [sp, #288]
  40272c:	ldr	x0, [sp, #376]
  402730:	lsl	x1, x0, #3
  402734:	ldr	x0, [sp, #360]
  402738:	lsr	x0, x0, #61
  40273c:	orr	x0, x1, x0
  402740:	str	x0, [sp, #376]
  402744:	ldr	x0, [sp, #360]
  402748:	lsl	x0, x0, #3
  40274c:	str	x0, [sp, #360]
  402750:	ldr	q0, [sp, #16]
  402754:	str	q0, [sp, #64]
  402758:	ldr	x0, [sp, #64]
  40275c:	str	x0, [sp, #368]
  402760:	ldr	x0, [sp, #72]
  402764:	ubfx	x0, x0, #0, #48
  402768:	str	x0, [sp, #392]
  40276c:	ldrh	w0, [sp, #78]
  402770:	ubfx	x0, x0, #0, #15
  402774:	and	w0, w0, #0xffff
  402778:	and	x0, x0, #0xffff
  40277c:	str	x0, [sp, #280]
  402780:	ldrb	w0, [sp, #79]
  402784:	ubfx	x0, x0, #7, #1
  402788:	and	w0, w0, #0xff
  40278c:	and	x0, x0, #0xff
  402790:	str	x0, [sp, #272]
  402794:	ldr	x0, [sp, #392]
  402798:	lsl	x1, x0, #3
  40279c:	ldr	x0, [sp, #368]
  4027a0:	lsr	x0, x0, #61
  4027a4:	orr	x0, x1, x0
  4027a8:	str	x0, [sp, #392]
  4027ac:	ldr	x0, [sp, #368]
  4027b0:	lsl	x0, x0, #3
  4027b4:	str	x0, [sp, #368]
  4027b8:	ldr	x1, [sp, #288]
  4027bc:	ldr	x0, [sp, #272]
  4027c0:	cmp	x1, x0
  4027c4:	b.ne	4032ac <ferror@plt+0x211c>  // b.any
  4027c8:	ldr	x0, [sp, #288]
  4027cc:	str	x0, [sp, #384]
  4027d0:	ldr	x0, [sp, #296]
  4027d4:	mov	w1, w0
  4027d8:	ldr	x0, [sp, #280]
  4027dc:	sub	w0, w1, w0
  4027e0:	str	w0, [sp, #324]
  4027e4:	ldr	w0, [sp, #324]
  4027e8:	cmp	w0, #0x0
  4027ec:	b.le	402aec <ferror@plt+0x195c>
  4027f0:	ldr	x0, [sp, #296]
  4027f4:	str	x0, [sp, #344]
  4027f8:	ldr	x0, [sp, #280]
  4027fc:	cmp	x0, #0x0
  402800:	b.ne	402930 <ferror@plt+0x17a0>  // b.any
  402804:	ldr	x1, [sp, #392]
  402808:	ldr	x0, [sp, #368]
  40280c:	orr	x0, x1, x0
  402810:	cmp	x0, #0x0
  402814:	b.ne	40286c <ferror@plt+0x16dc>  // b.any
  402818:	ldr	x1, [sp, #296]
  40281c:	mov	x0, #0x7fff                	// #32767
  402820:	cmp	x1, x0
  402824:	b.ne	402858 <ferror@plt+0x16c8>  // b.any
  402828:	ldr	x1, [sp, #376]
  40282c:	ldr	x0, [sp, #360]
  402830:	orr	x0, x1, x0
  402834:	cmp	x0, #0x0
  402838:	b.eq	402858 <ferror@plt+0x16c8>  // b.none
  40283c:	ldr	x0, [sp, #376]
  402840:	and	x0, x0, #0x4000000000000
  402844:	cmp	x0, #0x0
  402848:	b.ne	402858 <ferror@plt+0x16c8>  // b.any
  40284c:	ldr	w0, [sp, #356]
  402850:	orr	w0, w0, #0x1
  402854:	str	w0, [sp, #356]
  402858:	ldr	x0, [sp, #360]
  40285c:	str	x0, [sp, #336]
  402860:	ldr	x0, [sp, #376]
  402864:	str	x0, [sp, #328]
  402868:	b	403f80 <ferror@plt+0x2df0>
  40286c:	ldr	w0, [sp, #324]
  402870:	sub	w0, w0, #0x1
  402874:	str	w0, [sp, #324]
  402878:	ldr	w0, [sp, #324]
  40287c:	cmp	w0, #0x0
  402880:	b.ne	4028cc <ferror@plt+0x173c>  // b.any
  402884:	ldr	x1, [sp, #360]
  402888:	ldr	x0, [sp, #368]
  40288c:	add	x0, x1, x0
  402890:	str	x0, [sp, #160]
  402894:	ldr	x1, [sp, #376]
  402898:	ldr	x0, [sp, #392]
  40289c:	add	x1, x1, x0
  4028a0:	ldr	x2, [sp, #160]
  4028a4:	ldr	x0, [sp, #360]
  4028a8:	cmp	x2, x0
  4028ac:	cset	w0, cc  // cc = lo, ul, last
  4028b0:	and	w0, w0, #0xff
  4028b4:	and	x0, x0, #0xff
  4028b8:	add	x0, x1, x0
  4028bc:	str	x0, [sp, #328]
  4028c0:	ldr	x0, [sp, #160]
  4028c4:	str	x0, [sp, #336]
  4028c8:	b	4031b4 <ferror@plt+0x2024>
  4028cc:	ldr	x1, [sp, #296]
  4028d0:	mov	x0, #0x7fff                	// #32767
  4028d4:	cmp	x1, x0
  4028d8:	b.ne	4029a4 <ferror@plt+0x1814>  // b.any
  4028dc:	ldr	x1, [sp, #296]
  4028e0:	mov	x0, #0x7fff                	// #32767
  4028e4:	cmp	x1, x0
  4028e8:	b.ne	40291c <ferror@plt+0x178c>  // b.any
  4028ec:	ldr	x1, [sp, #376]
  4028f0:	ldr	x0, [sp, #360]
  4028f4:	orr	x0, x1, x0
  4028f8:	cmp	x0, #0x0
  4028fc:	b.eq	40291c <ferror@plt+0x178c>  // b.none
  402900:	ldr	x0, [sp, #376]
  402904:	and	x0, x0, #0x4000000000000
  402908:	cmp	x0, #0x0
  40290c:	b.ne	40291c <ferror@plt+0x178c>  // b.any
  402910:	ldr	w0, [sp, #356]
  402914:	orr	w0, w0, #0x1
  402918:	str	w0, [sp, #356]
  40291c:	ldr	x0, [sp, #360]
  402920:	str	x0, [sp, #336]
  402924:	ldr	x0, [sp, #376]
  402928:	str	x0, [sp, #328]
  40292c:	b	403f80 <ferror@plt+0x2df0>
  402930:	ldr	x1, [sp, #296]
  402934:	mov	x0, #0x7fff                	// #32767
  402938:	cmp	x1, x0
  40293c:	b.ne	402994 <ferror@plt+0x1804>  // b.any
  402940:	ldr	x1, [sp, #296]
  402944:	mov	x0, #0x7fff                	// #32767
  402948:	cmp	x1, x0
  40294c:	b.ne	402980 <ferror@plt+0x17f0>  // b.any
  402950:	ldr	x1, [sp, #376]
  402954:	ldr	x0, [sp, #360]
  402958:	orr	x0, x1, x0
  40295c:	cmp	x0, #0x0
  402960:	b.eq	402980 <ferror@plt+0x17f0>  // b.none
  402964:	ldr	x0, [sp, #376]
  402968:	and	x0, x0, #0x4000000000000
  40296c:	cmp	x0, #0x0
  402970:	b.ne	402980 <ferror@plt+0x17f0>  // b.any
  402974:	ldr	w0, [sp, #356]
  402978:	orr	w0, w0, #0x1
  40297c:	str	w0, [sp, #356]
  402980:	ldr	x0, [sp, #360]
  402984:	str	x0, [sp, #336]
  402988:	ldr	x0, [sp, #376]
  40298c:	str	x0, [sp, #328]
  402990:	b	403f80 <ferror@plt+0x2df0>
  402994:	ldr	x0, [sp, #392]
  402998:	orr	x0, x0, #0x8000000000000
  40299c:	str	x0, [sp, #392]
  4029a0:	b	4029a8 <ferror@plt+0x1818>
  4029a4:	nop
  4029a8:	ldr	w0, [sp, #324]
  4029ac:	cmp	w0, #0x74
  4029b0:	b.gt	402a84 <ferror@plt+0x18f4>
  4029b4:	ldr	w0, [sp, #324]
  4029b8:	cmp	w0, #0x3f
  4029bc:	b.gt	402a24 <ferror@plt+0x1894>
  4029c0:	mov	w1, #0x40                  	// #64
  4029c4:	ldr	w0, [sp, #324]
  4029c8:	sub	w0, w1, w0
  4029cc:	ldr	x1, [sp, #392]
  4029d0:	lsl	x1, x1, x0
  4029d4:	ldr	w0, [sp, #324]
  4029d8:	ldr	x2, [sp, #368]
  4029dc:	lsr	x0, x2, x0
  4029e0:	orr	x1, x1, x0
  4029e4:	mov	w2, #0x40                  	// #64
  4029e8:	ldr	w0, [sp, #324]
  4029ec:	sub	w0, w2, w0
  4029f0:	ldr	x2, [sp, #368]
  4029f4:	lsl	x0, x2, x0
  4029f8:	cmp	x0, #0x0
  4029fc:	cset	w0, ne  // ne = any
  402a00:	and	w0, w0, #0xff
  402a04:	sxtw	x0, w0
  402a08:	orr	x0, x1, x0
  402a0c:	str	x0, [sp, #368]
  402a10:	ldr	w0, [sp, #324]
  402a14:	ldr	x1, [sp, #392]
  402a18:	lsr	x0, x1, x0
  402a1c:	str	x0, [sp, #392]
  402a20:	b	402aa4 <ferror@plt+0x1914>
  402a24:	ldr	w0, [sp, #324]
  402a28:	sub	w0, w0, #0x40
  402a2c:	ldr	x1, [sp, #392]
  402a30:	lsr	x1, x1, x0
  402a34:	ldr	w0, [sp, #324]
  402a38:	cmp	w0, #0x40
  402a3c:	b.eq	402a58 <ferror@plt+0x18c8>  // b.none
  402a40:	mov	w2, #0x80                  	// #128
  402a44:	ldr	w0, [sp, #324]
  402a48:	sub	w0, w2, w0
  402a4c:	ldr	x2, [sp, #392]
  402a50:	lsl	x0, x2, x0
  402a54:	b	402a5c <ferror@plt+0x18cc>
  402a58:	mov	x0, #0x0                   	// #0
  402a5c:	ldr	x2, [sp, #368]
  402a60:	orr	x0, x0, x2
  402a64:	cmp	x0, #0x0
  402a68:	cset	w0, ne  // ne = any
  402a6c:	and	w0, w0, #0xff
  402a70:	and	x0, x0, #0xff
  402a74:	orr	x0, x1, x0
  402a78:	str	x0, [sp, #368]
  402a7c:	str	xzr, [sp, #392]
  402a80:	b	402aa4 <ferror@plt+0x1914>
  402a84:	ldr	x1, [sp, #392]
  402a88:	ldr	x0, [sp, #368]
  402a8c:	orr	x0, x1, x0
  402a90:	cmp	x0, #0x0
  402a94:	b.eq	402aa4 <ferror@plt+0x1914>  // b.none
  402a98:	mov	x0, #0x1                   	// #1
  402a9c:	str	x0, [sp, #368]
  402aa0:	str	xzr, [sp, #392]
  402aa4:	ldr	x1, [sp, #360]
  402aa8:	ldr	x0, [sp, #368]
  402aac:	add	x0, x1, x0
  402ab0:	str	x0, [sp, #152]
  402ab4:	ldr	x1, [sp, #376]
  402ab8:	ldr	x0, [sp, #392]
  402abc:	add	x1, x1, x0
  402ac0:	ldr	x2, [sp, #152]
  402ac4:	ldr	x0, [sp, #360]
  402ac8:	cmp	x2, x0
  402acc:	cset	w0, cc  // cc = lo, ul, last
  402ad0:	and	w0, w0, #0xff
  402ad4:	and	x0, x0, #0xff
  402ad8:	add	x0, x1, x0
  402adc:	str	x0, [sp, #328]
  402ae0:	ldr	x0, [sp, #152]
  402ae4:	str	x0, [sp, #336]
  402ae8:	b	4031b4 <ferror@plt+0x2024>
  402aec:	ldr	w0, [sp, #324]
  402af0:	cmp	w0, #0x0
  402af4:	b.ge	402e00 <ferror@plt+0x1c70>  // b.tcont
  402af8:	ldr	w0, [sp, #324]
  402afc:	neg	w0, w0
  402b00:	str	w0, [sp, #324]
  402b04:	ldr	x0, [sp, #280]
  402b08:	str	x0, [sp, #344]
  402b0c:	ldr	x0, [sp, #296]
  402b10:	cmp	x0, #0x0
  402b14:	b.ne	402c44 <ferror@plt+0x1ab4>  // b.any
  402b18:	ldr	x1, [sp, #376]
  402b1c:	ldr	x0, [sp, #360]
  402b20:	orr	x0, x1, x0
  402b24:	cmp	x0, #0x0
  402b28:	b.ne	402b80 <ferror@plt+0x19f0>  // b.any
  402b2c:	ldr	x1, [sp, #280]
  402b30:	mov	x0, #0x7fff                	// #32767
  402b34:	cmp	x1, x0
  402b38:	b.ne	402b6c <ferror@plt+0x19dc>  // b.any
  402b3c:	ldr	x1, [sp, #392]
  402b40:	ldr	x0, [sp, #368]
  402b44:	orr	x0, x1, x0
  402b48:	cmp	x0, #0x0
  402b4c:	b.eq	402b6c <ferror@plt+0x19dc>  // b.none
  402b50:	ldr	x0, [sp, #392]
  402b54:	and	x0, x0, #0x4000000000000
  402b58:	cmp	x0, #0x0
  402b5c:	b.ne	402b6c <ferror@plt+0x19dc>  // b.any
  402b60:	ldr	w0, [sp, #356]
  402b64:	orr	w0, w0, #0x1
  402b68:	str	w0, [sp, #356]
  402b6c:	ldr	x0, [sp, #368]
  402b70:	str	x0, [sp, #336]
  402b74:	ldr	x0, [sp, #392]
  402b78:	str	x0, [sp, #328]
  402b7c:	b	403f80 <ferror@plt+0x2df0>
  402b80:	ldr	w0, [sp, #324]
  402b84:	sub	w0, w0, #0x1
  402b88:	str	w0, [sp, #324]
  402b8c:	ldr	w0, [sp, #324]
  402b90:	cmp	w0, #0x0
  402b94:	b.ne	402be0 <ferror@plt+0x1a50>  // b.any
  402b98:	ldr	x1, [sp, #368]
  402b9c:	ldr	x0, [sp, #360]
  402ba0:	add	x0, x1, x0
  402ba4:	str	x0, [sp, #176]
  402ba8:	ldr	x1, [sp, #392]
  402bac:	ldr	x0, [sp, #376]
  402bb0:	add	x1, x1, x0
  402bb4:	ldr	x2, [sp, #176]
  402bb8:	ldr	x0, [sp, #368]
  402bbc:	cmp	x2, x0
  402bc0:	cset	w0, cc  // cc = lo, ul, last
  402bc4:	and	w0, w0, #0xff
  402bc8:	and	x0, x0, #0xff
  402bcc:	add	x0, x1, x0
  402bd0:	str	x0, [sp, #328]
  402bd4:	ldr	x0, [sp, #176]
  402bd8:	str	x0, [sp, #336]
  402bdc:	b	4031b4 <ferror@plt+0x2024>
  402be0:	ldr	x1, [sp, #280]
  402be4:	mov	x0, #0x7fff                	// #32767
  402be8:	cmp	x1, x0
  402bec:	b.ne	402cb8 <ferror@plt+0x1b28>  // b.any
  402bf0:	ldr	x1, [sp, #280]
  402bf4:	mov	x0, #0x7fff                	// #32767
  402bf8:	cmp	x1, x0
  402bfc:	b.ne	402c30 <ferror@plt+0x1aa0>  // b.any
  402c00:	ldr	x1, [sp, #392]
  402c04:	ldr	x0, [sp, #368]
  402c08:	orr	x0, x1, x0
  402c0c:	cmp	x0, #0x0
  402c10:	b.eq	402c30 <ferror@plt+0x1aa0>  // b.none
  402c14:	ldr	x0, [sp, #392]
  402c18:	and	x0, x0, #0x4000000000000
  402c1c:	cmp	x0, #0x0
  402c20:	b.ne	402c30 <ferror@plt+0x1aa0>  // b.any
  402c24:	ldr	w0, [sp, #356]
  402c28:	orr	w0, w0, #0x1
  402c2c:	str	w0, [sp, #356]
  402c30:	ldr	x0, [sp, #368]
  402c34:	str	x0, [sp, #336]
  402c38:	ldr	x0, [sp, #392]
  402c3c:	str	x0, [sp, #328]
  402c40:	b	403f80 <ferror@plt+0x2df0>
  402c44:	ldr	x1, [sp, #280]
  402c48:	mov	x0, #0x7fff                	// #32767
  402c4c:	cmp	x1, x0
  402c50:	b.ne	402ca8 <ferror@plt+0x1b18>  // b.any
  402c54:	ldr	x1, [sp, #280]
  402c58:	mov	x0, #0x7fff                	// #32767
  402c5c:	cmp	x1, x0
  402c60:	b.ne	402c94 <ferror@plt+0x1b04>  // b.any
  402c64:	ldr	x1, [sp, #392]
  402c68:	ldr	x0, [sp, #368]
  402c6c:	orr	x0, x1, x0
  402c70:	cmp	x0, #0x0
  402c74:	b.eq	402c94 <ferror@plt+0x1b04>  // b.none
  402c78:	ldr	x0, [sp, #392]
  402c7c:	and	x0, x0, #0x4000000000000
  402c80:	cmp	x0, #0x0
  402c84:	b.ne	402c94 <ferror@plt+0x1b04>  // b.any
  402c88:	ldr	w0, [sp, #356]
  402c8c:	orr	w0, w0, #0x1
  402c90:	str	w0, [sp, #356]
  402c94:	ldr	x0, [sp, #368]
  402c98:	str	x0, [sp, #336]
  402c9c:	ldr	x0, [sp, #392]
  402ca0:	str	x0, [sp, #328]
  402ca4:	b	403f80 <ferror@plt+0x2df0>
  402ca8:	ldr	x0, [sp, #376]
  402cac:	orr	x0, x0, #0x8000000000000
  402cb0:	str	x0, [sp, #376]
  402cb4:	b	402cbc <ferror@plt+0x1b2c>
  402cb8:	nop
  402cbc:	ldr	w0, [sp, #324]
  402cc0:	cmp	w0, #0x74
  402cc4:	b.gt	402d98 <ferror@plt+0x1c08>
  402cc8:	ldr	w0, [sp, #324]
  402ccc:	cmp	w0, #0x3f
  402cd0:	b.gt	402d38 <ferror@plt+0x1ba8>
  402cd4:	mov	w1, #0x40                  	// #64
  402cd8:	ldr	w0, [sp, #324]
  402cdc:	sub	w0, w1, w0
  402ce0:	ldr	x1, [sp, #376]
  402ce4:	lsl	x1, x1, x0
  402ce8:	ldr	w0, [sp, #324]
  402cec:	ldr	x2, [sp, #360]
  402cf0:	lsr	x0, x2, x0
  402cf4:	orr	x1, x1, x0
  402cf8:	mov	w2, #0x40                  	// #64
  402cfc:	ldr	w0, [sp, #324]
  402d00:	sub	w0, w2, w0
  402d04:	ldr	x2, [sp, #360]
  402d08:	lsl	x0, x2, x0
  402d0c:	cmp	x0, #0x0
  402d10:	cset	w0, ne  // ne = any
  402d14:	and	w0, w0, #0xff
  402d18:	sxtw	x0, w0
  402d1c:	orr	x0, x1, x0
  402d20:	str	x0, [sp, #360]
  402d24:	ldr	w0, [sp, #324]
  402d28:	ldr	x1, [sp, #376]
  402d2c:	lsr	x0, x1, x0
  402d30:	str	x0, [sp, #376]
  402d34:	b	402db8 <ferror@plt+0x1c28>
  402d38:	ldr	w0, [sp, #324]
  402d3c:	sub	w0, w0, #0x40
  402d40:	ldr	x1, [sp, #376]
  402d44:	lsr	x1, x1, x0
  402d48:	ldr	w0, [sp, #324]
  402d4c:	cmp	w0, #0x40
  402d50:	b.eq	402d6c <ferror@plt+0x1bdc>  // b.none
  402d54:	mov	w2, #0x80                  	// #128
  402d58:	ldr	w0, [sp, #324]
  402d5c:	sub	w0, w2, w0
  402d60:	ldr	x2, [sp, #376]
  402d64:	lsl	x0, x2, x0
  402d68:	b	402d70 <ferror@plt+0x1be0>
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	ldr	x2, [sp, #360]
  402d74:	orr	x0, x0, x2
  402d78:	cmp	x0, #0x0
  402d7c:	cset	w0, ne  // ne = any
  402d80:	and	w0, w0, #0xff
  402d84:	and	x0, x0, #0xff
  402d88:	orr	x0, x1, x0
  402d8c:	str	x0, [sp, #360]
  402d90:	str	xzr, [sp, #376]
  402d94:	b	402db8 <ferror@plt+0x1c28>
  402d98:	ldr	x1, [sp, #376]
  402d9c:	ldr	x0, [sp, #360]
  402da0:	orr	x0, x1, x0
  402da4:	cmp	x0, #0x0
  402da8:	b.eq	402db8 <ferror@plt+0x1c28>  // b.none
  402dac:	mov	x0, #0x1                   	// #1
  402db0:	str	x0, [sp, #360]
  402db4:	str	xzr, [sp, #376]
  402db8:	ldr	x1, [sp, #368]
  402dbc:	ldr	x0, [sp, #360]
  402dc0:	add	x0, x1, x0
  402dc4:	str	x0, [sp, #168]
  402dc8:	ldr	x1, [sp, #392]
  402dcc:	ldr	x0, [sp, #376]
  402dd0:	add	x1, x1, x0
  402dd4:	ldr	x2, [sp, #168]
  402dd8:	ldr	x0, [sp, #368]
  402ddc:	cmp	x2, x0
  402de0:	cset	w0, cc  // cc = lo, ul, last
  402de4:	and	w0, w0, #0xff
  402de8:	and	x0, x0, #0xff
  402dec:	add	x0, x1, x0
  402df0:	str	x0, [sp, #328]
  402df4:	ldr	x0, [sp, #168]
  402df8:	str	x0, [sp, #336]
  402dfc:	b	4031b4 <ferror@plt+0x2024>
  402e00:	ldr	x0, [sp, #296]
  402e04:	add	x0, x0, #0x1
  402e08:	and	x0, x0, #0x7ffe
  402e0c:	cmp	x0, #0x0
  402e10:	b.ne	403094 <ferror@plt+0x1f04>  // b.any
  402e14:	ldr	x0, [sp, #296]
  402e18:	cmp	x0, #0x0
  402e1c:	b.ne	402ef0 <ferror@plt+0x1d60>  // b.any
  402e20:	str	xzr, [sp, #344]
  402e24:	ldr	x1, [sp, #376]
  402e28:	ldr	x0, [sp, #360]
  402e2c:	orr	x0, x1, x0
  402e30:	cmp	x0, #0x0
  402e34:	b.ne	402e5c <ferror@plt+0x1ccc>  // b.any
  402e38:	ldr	x1, [sp, #392]
  402e3c:	ldr	x0, [sp, #368]
  402e40:	orr	x0, x1, x0
  402e44:	cmp	x0, #0x0
  402e48:	ldr	x0, [sp, #368]
  402e4c:	str	x0, [sp, #336]
  402e50:	ldr	x0, [sp, #392]
  402e54:	str	x0, [sp, #328]
  402e58:	b	403f80 <ferror@plt+0x2df0>
  402e5c:	ldr	x1, [sp, #392]
  402e60:	ldr	x0, [sp, #368]
  402e64:	orr	x0, x1, x0
  402e68:	cmp	x0, #0x0
  402e6c:	b.ne	402e84 <ferror@plt+0x1cf4>  // b.any
  402e70:	ldr	x0, [sp, #360]
  402e74:	str	x0, [sp, #336]
  402e78:	ldr	x0, [sp, #376]
  402e7c:	str	x0, [sp, #328]
  402e80:	b	403f80 <ferror@plt+0x2df0>
  402e84:	ldr	x1, [sp, #360]
  402e88:	ldr	x0, [sp, #368]
  402e8c:	add	x0, x1, x0
  402e90:	str	x0, [sp, #184]
  402e94:	ldr	x1, [sp, #376]
  402e98:	ldr	x0, [sp, #392]
  402e9c:	add	x1, x1, x0
  402ea0:	ldr	x2, [sp, #184]
  402ea4:	ldr	x0, [sp, #360]
  402ea8:	cmp	x2, x0
  402eac:	cset	w0, cc  // cc = lo, ul, last
  402eb0:	and	w0, w0, #0xff
  402eb4:	and	x0, x0, #0xff
  402eb8:	add	x0, x1, x0
  402ebc:	str	x0, [sp, #328]
  402ec0:	ldr	x0, [sp, #184]
  402ec4:	str	x0, [sp, #336]
  402ec8:	ldr	x0, [sp, #328]
  402ecc:	and	x0, x0, #0x8000000000000
  402ed0:	cmp	x0, #0x0
  402ed4:	b.eq	403f5c <ferror@plt+0x2dcc>  // b.none
  402ed8:	ldr	x0, [sp, #328]
  402edc:	and	x0, x0, #0xfff7ffffffffffff
  402ee0:	str	x0, [sp, #328]
  402ee4:	mov	x0, #0x1                   	// #1
  402ee8:	str	x0, [sp, #344]
  402eec:	b	403f5c <ferror@plt+0x2dcc>
  402ef0:	ldr	x1, [sp, #296]
  402ef4:	mov	x0, #0x7fff                	// #32767
  402ef8:	cmp	x1, x0
  402efc:	b.ne	402f30 <ferror@plt+0x1da0>  // b.any
  402f00:	ldr	x1, [sp, #376]
  402f04:	ldr	x0, [sp, #360]
  402f08:	orr	x0, x1, x0
  402f0c:	cmp	x0, #0x0
  402f10:	b.eq	402f30 <ferror@plt+0x1da0>  // b.none
  402f14:	ldr	x0, [sp, #376]
  402f18:	and	x0, x0, #0x4000000000000
  402f1c:	cmp	x0, #0x0
  402f20:	b.ne	402f30 <ferror@plt+0x1da0>  // b.any
  402f24:	ldr	w0, [sp, #356]
  402f28:	orr	w0, w0, #0x1
  402f2c:	str	w0, [sp, #356]
  402f30:	ldr	x1, [sp, #280]
  402f34:	mov	x0, #0x7fff                	// #32767
  402f38:	cmp	x1, x0
  402f3c:	b.ne	402f70 <ferror@plt+0x1de0>  // b.any
  402f40:	ldr	x1, [sp, #392]
  402f44:	ldr	x0, [sp, #368]
  402f48:	orr	x0, x1, x0
  402f4c:	cmp	x0, #0x0
  402f50:	b.eq	402f70 <ferror@plt+0x1de0>  // b.none
  402f54:	ldr	x0, [sp, #392]
  402f58:	and	x0, x0, #0x4000000000000
  402f5c:	cmp	x0, #0x0
  402f60:	b.ne	402f70 <ferror@plt+0x1de0>  // b.any
  402f64:	ldr	w0, [sp, #356]
  402f68:	orr	w0, w0, #0x1
  402f6c:	str	w0, [sp, #356]
  402f70:	mov	x0, #0x7fff                	// #32767
  402f74:	str	x0, [sp, #344]
  402f78:	ldr	x1, [sp, #376]
  402f7c:	ldr	x0, [sp, #360]
  402f80:	orr	x0, x1, x0
  402f84:	cmp	x0, #0x0
  402f88:	b.ne	402fa0 <ferror@plt+0x1e10>  // b.any
  402f8c:	ldr	x0, [sp, #368]
  402f90:	str	x0, [sp, #336]
  402f94:	ldr	x0, [sp, #392]
  402f98:	str	x0, [sp, #328]
  402f9c:	b	403f80 <ferror@plt+0x2df0>
  402fa0:	ldr	x1, [sp, #392]
  402fa4:	ldr	x0, [sp, #368]
  402fa8:	orr	x0, x1, x0
  402fac:	cmp	x0, #0x0
  402fb0:	b.ne	402fc8 <ferror@plt+0x1e38>  // b.any
  402fb4:	ldr	x0, [sp, #360]
  402fb8:	str	x0, [sp, #336]
  402fbc:	ldr	x0, [sp, #376]
  402fc0:	str	x0, [sp, #328]
  402fc4:	b	403f80 <ferror@plt+0x2df0>
  402fc8:	ldr	x0, [sp, #360]
  402fcc:	lsr	x1, x0, #3
  402fd0:	ldr	x0, [sp, #376]
  402fd4:	lsl	x0, x0, #61
  402fd8:	orr	x0, x1, x0
  402fdc:	str	x0, [sp, #360]
  402fe0:	ldr	x0, [sp, #376]
  402fe4:	lsr	x0, x0, #3
  402fe8:	str	x0, [sp, #376]
  402fec:	ldr	x0, [sp, #368]
  402ff0:	lsr	x1, x0, #3
  402ff4:	ldr	x0, [sp, #392]
  402ff8:	lsl	x0, x0, #61
  402ffc:	orr	x0, x1, x0
  403000:	str	x0, [sp, #368]
  403004:	ldr	x0, [sp, #392]
  403008:	lsr	x0, x0, #3
  40300c:	str	x0, [sp, #392]
  403010:	ldr	x0, [sp, #376]
  403014:	and	x0, x0, #0x800000000000
  403018:	cmp	x0, #0x0
  40301c:	b.eq	40304c <ferror@plt+0x1ebc>  // b.none
  403020:	ldr	x0, [sp, #392]
  403024:	and	x0, x0, #0x800000000000
  403028:	cmp	x0, #0x0
  40302c:	b.ne	40304c <ferror@plt+0x1ebc>  // b.any
  403030:	ldr	x0, [sp, #272]
  403034:	str	x0, [sp, #384]
  403038:	ldr	x0, [sp, #368]
  40303c:	str	x0, [sp, #336]
  403040:	ldr	x0, [sp, #392]
  403044:	str	x0, [sp, #328]
  403048:	b	403064 <ferror@plt+0x1ed4>
  40304c:	ldr	x0, [sp, #288]
  403050:	str	x0, [sp, #384]
  403054:	ldr	x0, [sp, #360]
  403058:	str	x0, [sp, #336]
  40305c:	ldr	x0, [sp, #376]
  403060:	str	x0, [sp, #328]
  403064:	mov	x0, #0x3                   	// #3
  403068:	str	x0, [sp, #248]
  40306c:	ldr	x0, [sp, #328]
  403070:	lsl	x1, x0, #3
  403074:	ldr	x0, [sp, #336]
  403078:	lsr	x0, x0, #61
  40307c:	orr	x0, x1, x0
  403080:	str	x0, [sp, #328]
  403084:	ldr	x0, [sp, #336]
  403088:	lsl	x0, x0, #3
  40308c:	str	x0, [sp, #336]
  403090:	b	403f80 <ferror@plt+0x2df0>
  403094:	ldr	x1, [sp, #360]
  403098:	ldr	x0, [sp, #368]
  40309c:	add	x0, x1, x0
  4030a0:	str	x0, [sp, #192]
  4030a4:	ldr	x1, [sp, #376]
  4030a8:	ldr	x0, [sp, #392]
  4030ac:	add	x1, x1, x0
  4030b0:	ldr	x2, [sp, #192]
  4030b4:	ldr	x0, [sp, #360]
  4030b8:	cmp	x2, x0
  4030bc:	cset	w0, cc  // cc = lo, ul, last
  4030c0:	and	w0, w0, #0xff
  4030c4:	and	x0, x0, #0xff
  4030c8:	add	x0, x1, x0
  4030cc:	str	x0, [sp, #328]
  4030d0:	ldr	x0, [sp, #192]
  4030d4:	str	x0, [sp, #336]
  4030d8:	ldr	x0, [sp, #296]
  4030dc:	add	x0, x0, #0x1
  4030e0:	str	x0, [sp, #344]
  4030e4:	ldr	x0, [sp, #328]
  4030e8:	lsl	x1, x0, #63
  4030ec:	ldr	x0, [sp, #336]
  4030f0:	lsr	x0, x0, #1
  4030f4:	orr	x1, x1, x0
  4030f8:	ldr	x0, [sp, #336]
  4030fc:	and	x0, x0, #0x1
  403100:	orr	x0, x1, x0
  403104:	str	x0, [sp, #336]
  403108:	ldr	x0, [sp, #328]
  40310c:	lsr	x0, x0, #1
  403110:	str	x0, [sp, #328]
  403114:	ldr	x1, [sp, #344]
  403118:	mov	x0, #0x7fff                	// #32767
  40311c:	cmp	x1, x0
  403120:	b.ne	403f64 <ferror@plt+0x2dd4>  // b.any
  403124:	ldr	x0, [sp, #304]
  403128:	and	x0, x0, #0xc00000
  40312c:	cmp	x0, #0x0
  403130:	b.eq	40316c <ferror@plt+0x1fdc>  // b.none
  403134:	ldr	x0, [sp, #304]
  403138:	and	x0, x0, #0xc00000
  40313c:	cmp	x0, #0x400, lsl #12
  403140:	b.ne	403150 <ferror@plt+0x1fc0>  // b.any
  403144:	ldr	x0, [sp, #384]
  403148:	cmp	x0, #0x0
  40314c:	b.eq	40316c <ferror@plt+0x1fdc>  // b.none
  403150:	ldr	x0, [sp, #304]
  403154:	and	x0, x0, #0xc00000
  403158:	cmp	x0, #0x800, lsl #12
  40315c:	b.ne	403180 <ferror@plt+0x1ff0>  // b.any
  403160:	ldr	x0, [sp, #384]
  403164:	cmp	x0, #0x0
  403168:	b.eq	403180 <ferror@plt+0x1ff0>  // b.none
  40316c:	mov	x0, #0x7fff                	// #32767
  403170:	str	x0, [sp, #344]
  403174:	str	xzr, [sp, #336]
  403178:	str	xzr, [sp, #328]
  40317c:	b	403198 <ferror@plt+0x2008>
  403180:	mov	x0, #0x7ffe                	// #32766
  403184:	str	x0, [sp, #344]
  403188:	mov	x0, #0xffffffffffffffff    	// #-1
  40318c:	str	x0, [sp, #336]
  403190:	mov	x0, #0xffffffffffffffff    	// #-1
  403194:	str	x0, [sp, #328]
  403198:	ldr	w0, [sp, #356]
  40319c:	orr	w0, w0, #0x10
  4031a0:	str	w0, [sp, #356]
  4031a4:	ldr	w0, [sp, #356]
  4031a8:	orr	w0, w0, #0x4
  4031ac:	str	w0, [sp, #356]
  4031b0:	b	403f64 <ferror@plt+0x2dd4>
  4031b4:	ldr	x0, [sp, #328]
  4031b8:	and	x0, x0, #0x8000000000000
  4031bc:	cmp	x0, #0x0
  4031c0:	b.eq	403f6c <ferror@plt+0x2ddc>  // b.none
  4031c4:	ldr	x0, [sp, #328]
  4031c8:	and	x0, x0, #0xfff7ffffffffffff
  4031cc:	str	x0, [sp, #328]
  4031d0:	ldr	x0, [sp, #344]
  4031d4:	add	x0, x0, #0x1
  4031d8:	str	x0, [sp, #344]
  4031dc:	ldr	x0, [sp, #328]
  4031e0:	lsl	x1, x0, #63
  4031e4:	ldr	x0, [sp, #336]
  4031e8:	lsr	x0, x0, #1
  4031ec:	orr	x1, x1, x0
  4031f0:	ldr	x0, [sp, #336]
  4031f4:	and	x0, x0, #0x1
  4031f8:	orr	x0, x1, x0
  4031fc:	str	x0, [sp, #336]
  403200:	ldr	x0, [sp, #328]
  403204:	lsr	x0, x0, #1
  403208:	str	x0, [sp, #328]
  40320c:	ldr	x1, [sp, #344]
  403210:	mov	x0, #0x7fff                	// #32767
  403214:	cmp	x1, x0
  403218:	b.ne	403f6c <ferror@plt+0x2ddc>  // b.any
  40321c:	ldr	x0, [sp, #304]
  403220:	and	x0, x0, #0xc00000
  403224:	cmp	x0, #0x0
  403228:	b.eq	403264 <ferror@plt+0x20d4>  // b.none
  40322c:	ldr	x0, [sp, #304]
  403230:	and	x0, x0, #0xc00000
  403234:	cmp	x0, #0x400, lsl #12
  403238:	b.ne	403248 <ferror@plt+0x20b8>  // b.any
  40323c:	ldr	x0, [sp, #384]
  403240:	cmp	x0, #0x0
  403244:	b.eq	403264 <ferror@plt+0x20d4>  // b.none
  403248:	ldr	x0, [sp, #304]
  40324c:	and	x0, x0, #0xc00000
  403250:	cmp	x0, #0x800, lsl #12
  403254:	b.ne	403278 <ferror@plt+0x20e8>  // b.any
  403258:	ldr	x0, [sp, #384]
  40325c:	cmp	x0, #0x0
  403260:	b.eq	403278 <ferror@plt+0x20e8>  // b.none
  403264:	mov	x0, #0x7fff                	// #32767
  403268:	str	x0, [sp, #344]
  40326c:	str	xzr, [sp, #336]
  403270:	str	xzr, [sp, #328]
  403274:	b	403290 <ferror@plt+0x2100>
  403278:	mov	x0, #0x7ffe                	// #32766
  40327c:	str	x0, [sp, #344]
  403280:	mov	x0, #0xffffffffffffffff    	// #-1
  403284:	str	x0, [sp, #336]
  403288:	mov	x0, #0xffffffffffffffff    	// #-1
  40328c:	str	x0, [sp, #328]
  403290:	ldr	w0, [sp, #356]
  403294:	orr	w0, w0, #0x10
  403298:	str	w0, [sp, #356]
  40329c:	ldr	w0, [sp, #356]
  4032a0:	orr	w0, w0, #0x4
  4032a4:	str	w0, [sp, #356]
  4032a8:	b	403f80 <ferror@plt+0x2df0>
  4032ac:	ldr	x0, [sp, #296]
  4032b0:	mov	w1, w0
  4032b4:	ldr	x0, [sp, #280]
  4032b8:	sub	w0, w1, w0
  4032bc:	str	w0, [sp, #320]
  4032c0:	ldr	w0, [sp, #320]
  4032c4:	cmp	w0, #0x0
  4032c8:	b.le	4035d0 <ferror@plt+0x2440>
  4032cc:	ldr	x0, [sp, #296]
  4032d0:	str	x0, [sp, #344]
  4032d4:	ldr	x0, [sp, #288]
  4032d8:	str	x0, [sp, #384]
  4032dc:	ldr	x0, [sp, #280]
  4032e0:	cmp	x0, #0x0
  4032e4:	b.ne	403414 <ferror@plt+0x2284>  // b.any
  4032e8:	ldr	x1, [sp, #392]
  4032ec:	ldr	x0, [sp, #368]
  4032f0:	orr	x0, x1, x0
  4032f4:	cmp	x0, #0x0
  4032f8:	b.ne	403350 <ferror@plt+0x21c0>  // b.any
  4032fc:	ldr	x1, [sp, #296]
  403300:	mov	x0, #0x7fff                	// #32767
  403304:	cmp	x1, x0
  403308:	b.ne	40333c <ferror@plt+0x21ac>  // b.any
  40330c:	ldr	x1, [sp, #376]
  403310:	ldr	x0, [sp, #360]
  403314:	orr	x0, x1, x0
  403318:	cmp	x0, #0x0
  40331c:	b.eq	40333c <ferror@plt+0x21ac>  // b.none
  403320:	ldr	x0, [sp, #376]
  403324:	and	x0, x0, #0x4000000000000
  403328:	cmp	x0, #0x0
  40332c:	b.ne	40333c <ferror@plt+0x21ac>  // b.any
  403330:	ldr	w0, [sp, #356]
  403334:	orr	w0, w0, #0x1
  403338:	str	w0, [sp, #356]
  40333c:	ldr	x0, [sp, #360]
  403340:	str	x0, [sp, #336]
  403344:	ldr	x0, [sp, #376]
  403348:	str	x0, [sp, #328]
  40334c:	b	403f80 <ferror@plt+0x2df0>
  403350:	ldr	w0, [sp, #320]
  403354:	sub	w0, w0, #0x1
  403358:	str	w0, [sp, #320]
  40335c:	ldr	w0, [sp, #320]
  403360:	cmp	w0, #0x0
  403364:	b.ne	4033b0 <ferror@plt+0x2220>  // b.any
  403368:	ldr	x1, [sp, #360]
  40336c:	ldr	x0, [sp, #368]
  403370:	sub	x0, x1, x0
  403374:	str	x0, [sp, #208]
  403378:	ldr	x1, [sp, #376]
  40337c:	ldr	x0, [sp, #392]
  403380:	sub	x1, x1, x0
  403384:	ldr	x2, [sp, #208]
  403388:	ldr	x0, [sp, #360]
  40338c:	cmp	x2, x0
  403390:	cset	w0, hi  // hi = pmore
  403394:	and	w0, w0, #0xff
  403398:	and	x0, x0, #0xff
  40339c:	sub	x0, x1, x0
  4033a0:	str	x0, [sp, #328]
  4033a4:	ldr	x0, [sp, #208]
  4033a8:	str	x0, [sp, #336]
  4033ac:	b	403d80 <ferror@plt+0x2bf0>
  4033b0:	ldr	x1, [sp, #296]
  4033b4:	mov	x0, #0x7fff                	// #32767
  4033b8:	cmp	x1, x0
  4033bc:	b.ne	403488 <ferror@plt+0x22f8>  // b.any
  4033c0:	ldr	x1, [sp, #296]
  4033c4:	mov	x0, #0x7fff                	// #32767
  4033c8:	cmp	x1, x0
  4033cc:	b.ne	403400 <ferror@plt+0x2270>  // b.any
  4033d0:	ldr	x1, [sp, #376]
  4033d4:	ldr	x0, [sp, #360]
  4033d8:	orr	x0, x1, x0
  4033dc:	cmp	x0, #0x0
  4033e0:	b.eq	403400 <ferror@plt+0x2270>  // b.none
  4033e4:	ldr	x0, [sp, #376]
  4033e8:	and	x0, x0, #0x4000000000000
  4033ec:	cmp	x0, #0x0
  4033f0:	b.ne	403400 <ferror@plt+0x2270>  // b.any
  4033f4:	ldr	w0, [sp, #356]
  4033f8:	orr	w0, w0, #0x1
  4033fc:	str	w0, [sp, #356]
  403400:	ldr	x0, [sp, #360]
  403404:	str	x0, [sp, #336]
  403408:	ldr	x0, [sp, #376]
  40340c:	str	x0, [sp, #328]
  403410:	b	403f80 <ferror@plt+0x2df0>
  403414:	ldr	x1, [sp, #296]
  403418:	mov	x0, #0x7fff                	// #32767
  40341c:	cmp	x1, x0
  403420:	b.ne	403478 <ferror@plt+0x22e8>  // b.any
  403424:	ldr	x1, [sp, #296]
  403428:	mov	x0, #0x7fff                	// #32767
  40342c:	cmp	x1, x0
  403430:	b.ne	403464 <ferror@plt+0x22d4>  // b.any
  403434:	ldr	x1, [sp, #376]
  403438:	ldr	x0, [sp, #360]
  40343c:	orr	x0, x1, x0
  403440:	cmp	x0, #0x0
  403444:	b.eq	403464 <ferror@plt+0x22d4>  // b.none
  403448:	ldr	x0, [sp, #376]
  40344c:	and	x0, x0, #0x4000000000000
  403450:	cmp	x0, #0x0
  403454:	b.ne	403464 <ferror@plt+0x22d4>  // b.any
  403458:	ldr	w0, [sp, #356]
  40345c:	orr	w0, w0, #0x1
  403460:	str	w0, [sp, #356]
  403464:	ldr	x0, [sp, #360]
  403468:	str	x0, [sp, #336]
  40346c:	ldr	x0, [sp, #376]
  403470:	str	x0, [sp, #328]
  403474:	b	403f80 <ferror@plt+0x2df0>
  403478:	ldr	x0, [sp, #392]
  40347c:	orr	x0, x0, #0x8000000000000
  403480:	str	x0, [sp, #392]
  403484:	b	40348c <ferror@plt+0x22fc>
  403488:	nop
  40348c:	ldr	w0, [sp, #320]
  403490:	cmp	w0, #0x74
  403494:	b.gt	403568 <ferror@plt+0x23d8>
  403498:	ldr	w0, [sp, #320]
  40349c:	cmp	w0, #0x3f
  4034a0:	b.gt	403508 <ferror@plt+0x2378>
  4034a4:	mov	w1, #0x40                  	// #64
  4034a8:	ldr	w0, [sp, #320]
  4034ac:	sub	w0, w1, w0
  4034b0:	ldr	x1, [sp, #392]
  4034b4:	lsl	x1, x1, x0
  4034b8:	ldr	w0, [sp, #320]
  4034bc:	ldr	x2, [sp, #368]
  4034c0:	lsr	x0, x2, x0
  4034c4:	orr	x1, x1, x0
  4034c8:	mov	w2, #0x40                  	// #64
  4034cc:	ldr	w0, [sp, #320]
  4034d0:	sub	w0, w2, w0
  4034d4:	ldr	x2, [sp, #368]
  4034d8:	lsl	x0, x2, x0
  4034dc:	cmp	x0, #0x0
  4034e0:	cset	w0, ne  // ne = any
  4034e4:	and	w0, w0, #0xff
  4034e8:	sxtw	x0, w0
  4034ec:	orr	x0, x1, x0
  4034f0:	str	x0, [sp, #368]
  4034f4:	ldr	w0, [sp, #320]
  4034f8:	ldr	x1, [sp, #392]
  4034fc:	lsr	x0, x1, x0
  403500:	str	x0, [sp, #392]
  403504:	b	403588 <ferror@plt+0x23f8>
  403508:	ldr	w0, [sp, #320]
  40350c:	sub	w0, w0, #0x40
  403510:	ldr	x1, [sp, #392]
  403514:	lsr	x1, x1, x0
  403518:	ldr	w0, [sp, #320]
  40351c:	cmp	w0, #0x40
  403520:	b.eq	40353c <ferror@plt+0x23ac>  // b.none
  403524:	mov	w2, #0x80                  	// #128
  403528:	ldr	w0, [sp, #320]
  40352c:	sub	w0, w2, w0
  403530:	ldr	x2, [sp, #392]
  403534:	lsl	x0, x2, x0
  403538:	b	403540 <ferror@plt+0x23b0>
  40353c:	mov	x0, #0x0                   	// #0
  403540:	ldr	x2, [sp, #368]
  403544:	orr	x0, x0, x2
  403548:	cmp	x0, #0x0
  40354c:	cset	w0, ne  // ne = any
  403550:	and	w0, w0, #0xff
  403554:	and	x0, x0, #0xff
  403558:	orr	x0, x1, x0
  40355c:	str	x0, [sp, #368]
  403560:	str	xzr, [sp, #392]
  403564:	b	403588 <ferror@plt+0x23f8>
  403568:	ldr	x1, [sp, #392]
  40356c:	ldr	x0, [sp, #368]
  403570:	orr	x0, x1, x0
  403574:	cmp	x0, #0x0
  403578:	b.eq	403588 <ferror@plt+0x23f8>  // b.none
  40357c:	mov	x0, #0x1                   	// #1
  403580:	str	x0, [sp, #368]
  403584:	str	xzr, [sp, #392]
  403588:	ldr	x1, [sp, #360]
  40358c:	ldr	x0, [sp, #368]
  403590:	sub	x0, x1, x0
  403594:	str	x0, [sp, #200]
  403598:	ldr	x1, [sp, #376]
  40359c:	ldr	x0, [sp, #392]
  4035a0:	sub	x1, x1, x0
  4035a4:	ldr	x2, [sp, #200]
  4035a8:	ldr	x0, [sp, #360]
  4035ac:	cmp	x2, x0
  4035b0:	cset	w0, hi  // hi = pmore
  4035b4:	and	w0, w0, #0xff
  4035b8:	and	x0, x0, #0xff
  4035bc:	sub	x0, x1, x0
  4035c0:	str	x0, [sp, #328]
  4035c4:	ldr	x0, [sp, #200]
  4035c8:	str	x0, [sp, #336]
  4035cc:	b	403d80 <ferror@plt+0x2bf0>
  4035d0:	ldr	w0, [sp, #320]
  4035d4:	cmp	w0, #0x0
  4035d8:	b.ge	4038ec <ferror@plt+0x275c>  // b.tcont
  4035dc:	ldr	w0, [sp, #320]
  4035e0:	neg	w0, w0
  4035e4:	str	w0, [sp, #320]
  4035e8:	ldr	x0, [sp, #280]
  4035ec:	str	x0, [sp, #344]
  4035f0:	ldr	x0, [sp, #272]
  4035f4:	str	x0, [sp, #384]
  4035f8:	ldr	x0, [sp, #296]
  4035fc:	cmp	x0, #0x0
  403600:	b.ne	403730 <ferror@plt+0x25a0>  // b.any
  403604:	ldr	x1, [sp, #376]
  403608:	ldr	x0, [sp, #360]
  40360c:	orr	x0, x1, x0
  403610:	cmp	x0, #0x0
  403614:	b.ne	40366c <ferror@plt+0x24dc>  // b.any
  403618:	ldr	x1, [sp, #280]
  40361c:	mov	x0, #0x7fff                	// #32767
  403620:	cmp	x1, x0
  403624:	b.ne	403658 <ferror@plt+0x24c8>  // b.any
  403628:	ldr	x1, [sp, #392]
  40362c:	ldr	x0, [sp, #368]
  403630:	orr	x0, x1, x0
  403634:	cmp	x0, #0x0
  403638:	b.eq	403658 <ferror@plt+0x24c8>  // b.none
  40363c:	ldr	x0, [sp, #392]
  403640:	and	x0, x0, #0x4000000000000
  403644:	cmp	x0, #0x0
  403648:	b.ne	403658 <ferror@plt+0x24c8>  // b.any
  40364c:	ldr	w0, [sp, #356]
  403650:	orr	w0, w0, #0x1
  403654:	str	w0, [sp, #356]
  403658:	ldr	x0, [sp, #368]
  40365c:	str	x0, [sp, #336]
  403660:	ldr	x0, [sp, #392]
  403664:	str	x0, [sp, #328]
  403668:	b	403f80 <ferror@plt+0x2df0>
  40366c:	ldr	w0, [sp, #320]
  403670:	sub	w0, w0, #0x1
  403674:	str	w0, [sp, #320]
  403678:	ldr	w0, [sp, #320]
  40367c:	cmp	w0, #0x0
  403680:	b.ne	4036cc <ferror@plt+0x253c>  // b.any
  403684:	ldr	x1, [sp, #368]
  403688:	ldr	x0, [sp, #360]
  40368c:	sub	x0, x1, x0
  403690:	str	x0, [sp, #224]
  403694:	ldr	x1, [sp, #392]
  403698:	ldr	x0, [sp, #376]
  40369c:	sub	x1, x1, x0
  4036a0:	ldr	x2, [sp, #224]
  4036a4:	ldr	x0, [sp, #368]
  4036a8:	cmp	x2, x0
  4036ac:	cset	w0, hi  // hi = pmore
  4036b0:	and	w0, w0, #0xff
  4036b4:	and	x0, x0, #0xff
  4036b8:	sub	x0, x1, x0
  4036bc:	str	x0, [sp, #328]
  4036c0:	ldr	x0, [sp, #224]
  4036c4:	str	x0, [sp, #336]
  4036c8:	b	403d80 <ferror@plt+0x2bf0>
  4036cc:	ldr	x1, [sp, #280]
  4036d0:	mov	x0, #0x7fff                	// #32767
  4036d4:	cmp	x1, x0
  4036d8:	b.ne	4037a4 <ferror@plt+0x2614>  // b.any
  4036dc:	ldr	x1, [sp, #280]
  4036e0:	mov	x0, #0x7fff                	// #32767
  4036e4:	cmp	x1, x0
  4036e8:	b.ne	40371c <ferror@plt+0x258c>  // b.any
  4036ec:	ldr	x1, [sp, #392]
  4036f0:	ldr	x0, [sp, #368]
  4036f4:	orr	x0, x1, x0
  4036f8:	cmp	x0, #0x0
  4036fc:	b.eq	40371c <ferror@plt+0x258c>  // b.none
  403700:	ldr	x0, [sp, #392]
  403704:	and	x0, x0, #0x4000000000000
  403708:	cmp	x0, #0x0
  40370c:	b.ne	40371c <ferror@plt+0x258c>  // b.any
  403710:	ldr	w0, [sp, #356]
  403714:	orr	w0, w0, #0x1
  403718:	str	w0, [sp, #356]
  40371c:	ldr	x0, [sp, #368]
  403720:	str	x0, [sp, #336]
  403724:	ldr	x0, [sp, #392]
  403728:	str	x0, [sp, #328]
  40372c:	b	403f80 <ferror@plt+0x2df0>
  403730:	ldr	x1, [sp, #280]
  403734:	mov	x0, #0x7fff                	// #32767
  403738:	cmp	x1, x0
  40373c:	b.ne	403794 <ferror@plt+0x2604>  // b.any
  403740:	ldr	x1, [sp, #280]
  403744:	mov	x0, #0x7fff                	// #32767
  403748:	cmp	x1, x0
  40374c:	b.ne	403780 <ferror@plt+0x25f0>  // b.any
  403750:	ldr	x1, [sp, #392]
  403754:	ldr	x0, [sp, #368]
  403758:	orr	x0, x1, x0
  40375c:	cmp	x0, #0x0
  403760:	b.eq	403780 <ferror@plt+0x25f0>  // b.none
  403764:	ldr	x0, [sp, #392]
  403768:	and	x0, x0, #0x4000000000000
  40376c:	cmp	x0, #0x0
  403770:	b.ne	403780 <ferror@plt+0x25f0>  // b.any
  403774:	ldr	w0, [sp, #356]
  403778:	orr	w0, w0, #0x1
  40377c:	str	w0, [sp, #356]
  403780:	ldr	x0, [sp, #368]
  403784:	str	x0, [sp, #336]
  403788:	ldr	x0, [sp, #392]
  40378c:	str	x0, [sp, #328]
  403790:	b	403f80 <ferror@plt+0x2df0>
  403794:	ldr	x0, [sp, #376]
  403798:	orr	x0, x0, #0x8000000000000
  40379c:	str	x0, [sp, #376]
  4037a0:	b	4037a8 <ferror@plt+0x2618>
  4037a4:	nop
  4037a8:	ldr	w0, [sp, #320]
  4037ac:	cmp	w0, #0x74
  4037b0:	b.gt	403884 <ferror@plt+0x26f4>
  4037b4:	ldr	w0, [sp, #320]
  4037b8:	cmp	w0, #0x3f
  4037bc:	b.gt	403824 <ferror@plt+0x2694>
  4037c0:	mov	w1, #0x40                  	// #64
  4037c4:	ldr	w0, [sp, #320]
  4037c8:	sub	w0, w1, w0
  4037cc:	ldr	x1, [sp, #376]
  4037d0:	lsl	x1, x1, x0
  4037d4:	ldr	w0, [sp, #320]
  4037d8:	ldr	x2, [sp, #360]
  4037dc:	lsr	x0, x2, x0
  4037e0:	orr	x1, x1, x0
  4037e4:	mov	w2, #0x40                  	// #64
  4037e8:	ldr	w0, [sp, #320]
  4037ec:	sub	w0, w2, w0
  4037f0:	ldr	x2, [sp, #360]
  4037f4:	lsl	x0, x2, x0
  4037f8:	cmp	x0, #0x0
  4037fc:	cset	w0, ne  // ne = any
  403800:	and	w0, w0, #0xff
  403804:	sxtw	x0, w0
  403808:	orr	x0, x1, x0
  40380c:	str	x0, [sp, #360]
  403810:	ldr	w0, [sp, #320]
  403814:	ldr	x1, [sp, #376]
  403818:	lsr	x0, x1, x0
  40381c:	str	x0, [sp, #376]
  403820:	b	4038a4 <ferror@plt+0x2714>
  403824:	ldr	w0, [sp, #320]
  403828:	sub	w0, w0, #0x40
  40382c:	ldr	x1, [sp, #376]
  403830:	lsr	x1, x1, x0
  403834:	ldr	w0, [sp, #320]
  403838:	cmp	w0, #0x40
  40383c:	b.eq	403858 <ferror@plt+0x26c8>  // b.none
  403840:	mov	w2, #0x80                  	// #128
  403844:	ldr	w0, [sp, #320]
  403848:	sub	w0, w2, w0
  40384c:	ldr	x2, [sp, #376]
  403850:	lsl	x0, x2, x0
  403854:	b	40385c <ferror@plt+0x26cc>
  403858:	mov	x0, #0x0                   	// #0
  40385c:	ldr	x2, [sp, #360]
  403860:	orr	x0, x0, x2
  403864:	cmp	x0, #0x0
  403868:	cset	w0, ne  // ne = any
  40386c:	and	w0, w0, #0xff
  403870:	and	x0, x0, #0xff
  403874:	orr	x0, x1, x0
  403878:	str	x0, [sp, #360]
  40387c:	str	xzr, [sp, #376]
  403880:	b	4038a4 <ferror@plt+0x2714>
  403884:	ldr	x1, [sp, #376]
  403888:	ldr	x0, [sp, #360]
  40388c:	orr	x0, x1, x0
  403890:	cmp	x0, #0x0
  403894:	b.eq	4038a4 <ferror@plt+0x2714>  // b.none
  403898:	mov	x0, #0x1                   	// #1
  40389c:	str	x0, [sp, #360]
  4038a0:	str	xzr, [sp, #376]
  4038a4:	ldr	x1, [sp, #368]
  4038a8:	ldr	x0, [sp, #360]
  4038ac:	sub	x0, x1, x0
  4038b0:	str	x0, [sp, #216]
  4038b4:	ldr	x1, [sp, #392]
  4038b8:	ldr	x0, [sp, #376]
  4038bc:	sub	x1, x1, x0
  4038c0:	ldr	x2, [sp, #216]
  4038c4:	ldr	x0, [sp, #368]
  4038c8:	cmp	x2, x0
  4038cc:	cset	w0, hi  // hi = pmore
  4038d0:	and	w0, w0, #0xff
  4038d4:	and	x0, x0, #0xff
  4038d8:	sub	x0, x1, x0
  4038dc:	str	x0, [sp, #328]
  4038e0:	ldr	x0, [sp, #216]
  4038e4:	str	x0, [sp, #336]
  4038e8:	b	403d80 <ferror@plt+0x2bf0>
  4038ec:	ldr	x0, [sp, #296]
  4038f0:	add	x0, x0, #0x1
  4038f4:	and	x0, x0, #0x7ffe
  4038f8:	cmp	x0, #0x0
  4038fc:	b.ne	403c94 <ferror@plt+0x2b04>  // b.any
  403900:	ldr	x0, [sp, #296]
  403904:	cmp	x0, #0x0
  403908:	b.ne	403a84 <ferror@plt+0x28f4>  // b.any
  40390c:	str	xzr, [sp, #344]
  403910:	ldr	x1, [sp, #376]
  403914:	ldr	x0, [sp, #360]
  403918:	orr	x0, x1, x0
  40391c:	cmp	x0, #0x0
  403920:	b.ne	403974 <ferror@plt+0x27e4>  // b.any
  403924:	ldr	x0, [sp, #368]
  403928:	str	x0, [sp, #336]
  40392c:	ldr	x0, [sp, #392]
  403930:	str	x0, [sp, #328]
  403934:	ldr	x1, [sp, #392]
  403938:	ldr	x0, [sp, #368]
  40393c:	orr	x0, x1, x0
  403940:	cmp	x0, #0x0
  403944:	b.ne	403968 <ferror@plt+0x27d8>  // b.any
  403948:	ldr	x0, [sp, #304]
  40394c:	and	x0, x0, #0xc00000
  403950:	cmp	x0, #0x800, lsl #12
  403954:	cset	w0, eq  // eq = none
  403958:	and	w0, w0, #0xff
  40395c:	and	x0, x0, #0xff
  403960:	str	x0, [sp, #384]
  403964:	b	403f80 <ferror@plt+0x2df0>
  403968:	ldr	x0, [sp, #272]
  40396c:	str	x0, [sp, #384]
  403970:	b	403f80 <ferror@plt+0x2df0>
  403974:	ldr	x1, [sp, #392]
  403978:	ldr	x0, [sp, #368]
  40397c:	orr	x0, x1, x0
  403980:	cmp	x0, #0x0
  403984:	b.ne	4039a4 <ferror@plt+0x2814>  // b.any
  403988:	ldr	x0, [sp, #360]
  40398c:	str	x0, [sp, #336]
  403990:	ldr	x0, [sp, #376]
  403994:	str	x0, [sp, #328]
  403998:	ldr	x0, [sp, #288]
  40399c:	str	x0, [sp, #384]
  4039a0:	b	403f80 <ferror@plt+0x2df0>
  4039a4:	ldr	x1, [sp, #360]
  4039a8:	ldr	x0, [sp, #368]
  4039ac:	sub	x0, x1, x0
  4039b0:	str	x0, [sp, #240]
  4039b4:	ldr	x1, [sp, #376]
  4039b8:	ldr	x0, [sp, #392]
  4039bc:	sub	x1, x1, x0
  4039c0:	ldr	x2, [sp, #240]
  4039c4:	ldr	x0, [sp, #360]
  4039c8:	cmp	x2, x0
  4039cc:	cset	w0, hi  // hi = pmore
  4039d0:	and	w0, w0, #0xff
  4039d4:	and	x0, x0, #0xff
  4039d8:	sub	x0, x1, x0
  4039dc:	str	x0, [sp, #328]
  4039e0:	ldr	x0, [sp, #240]
  4039e4:	str	x0, [sp, #336]
  4039e8:	ldr	x0, [sp, #288]
  4039ec:	str	x0, [sp, #384]
  4039f0:	ldr	x0, [sp, #328]
  4039f4:	and	x0, x0, #0x8000000000000
  4039f8:	cmp	x0, #0x0
  4039fc:	b.eq	403a50 <ferror@plt+0x28c0>  // b.none
  403a00:	ldr	x1, [sp, #368]
  403a04:	ldr	x0, [sp, #360]
  403a08:	sub	x0, x1, x0
  403a0c:	str	x0, [sp, #232]
  403a10:	ldr	x1, [sp, #392]
  403a14:	ldr	x0, [sp, #376]
  403a18:	sub	x1, x1, x0
  403a1c:	ldr	x2, [sp, #232]
  403a20:	ldr	x0, [sp, #368]
  403a24:	cmp	x2, x0
  403a28:	cset	w0, hi  // hi = pmore
  403a2c:	and	w0, w0, #0xff
  403a30:	and	x0, x0, #0xff
  403a34:	sub	x0, x1, x0
  403a38:	str	x0, [sp, #328]
  403a3c:	ldr	x0, [sp, #232]
  403a40:	str	x0, [sp, #336]
  403a44:	ldr	x0, [sp, #272]
  403a48:	str	x0, [sp, #384]
  403a4c:	b	403f74 <ferror@plt+0x2de4>
  403a50:	ldr	x1, [sp, #328]
  403a54:	ldr	x0, [sp, #336]
  403a58:	orr	x0, x1, x0
  403a5c:	cmp	x0, #0x0
  403a60:	b.ne	403f74 <ferror@plt+0x2de4>  // b.any
  403a64:	ldr	x0, [sp, #304]
  403a68:	and	x0, x0, #0xc00000
  403a6c:	cmp	x0, #0x800, lsl #12
  403a70:	cset	w0, eq  // eq = none
  403a74:	and	w0, w0, #0xff
  403a78:	and	x0, x0, #0xff
  403a7c:	str	x0, [sp, #384]
  403a80:	b	403f74 <ferror@plt+0x2de4>
  403a84:	ldr	x1, [sp, #296]
  403a88:	mov	x0, #0x7fff                	// #32767
  403a8c:	cmp	x1, x0
  403a90:	b.ne	403ac4 <ferror@plt+0x2934>  // b.any
  403a94:	ldr	x1, [sp, #376]
  403a98:	ldr	x0, [sp, #360]
  403a9c:	orr	x0, x1, x0
  403aa0:	cmp	x0, #0x0
  403aa4:	b.eq	403ac4 <ferror@plt+0x2934>  // b.none
  403aa8:	ldr	x0, [sp, #376]
  403aac:	and	x0, x0, #0x4000000000000
  403ab0:	cmp	x0, #0x0
  403ab4:	b.ne	403ac4 <ferror@plt+0x2934>  // b.any
  403ab8:	ldr	w0, [sp, #356]
  403abc:	orr	w0, w0, #0x1
  403ac0:	str	w0, [sp, #356]
  403ac4:	ldr	x1, [sp, #280]
  403ac8:	mov	x0, #0x7fff                	// #32767
  403acc:	cmp	x1, x0
  403ad0:	b.ne	403b04 <ferror@plt+0x2974>  // b.any
  403ad4:	ldr	x1, [sp, #392]
  403ad8:	ldr	x0, [sp, #368]
  403adc:	orr	x0, x1, x0
  403ae0:	cmp	x0, #0x0
  403ae4:	b.eq	403b04 <ferror@plt+0x2974>  // b.none
  403ae8:	ldr	x0, [sp, #392]
  403aec:	and	x0, x0, #0x4000000000000
  403af0:	cmp	x0, #0x0
  403af4:	b.ne	403b04 <ferror@plt+0x2974>  // b.any
  403af8:	ldr	w0, [sp, #356]
  403afc:	orr	w0, w0, #0x1
  403b00:	str	w0, [sp, #356]
  403b04:	mov	x0, #0x7fff                	// #32767
  403b08:	str	x0, [sp, #344]
  403b0c:	ldr	x1, [sp, #376]
  403b10:	ldr	x0, [sp, #360]
  403b14:	orr	x0, x1, x0
  403b18:	cmp	x0, #0x0
  403b1c:	b.ne	403b98 <ferror@plt+0x2a08>  // b.any
  403b20:	ldr	x1, [sp, #392]
  403b24:	ldr	x0, [sp, #368]
  403b28:	orr	x0, x1, x0
  403b2c:	cmp	x0, #0x0
  403b30:	b.ne	403b7c <ferror@plt+0x29ec>  // b.any
  403b34:	str	xzr, [sp, #384]
  403b38:	mov	x0, #0xffffffffffffffff    	// #-1
  403b3c:	str	x0, [sp, #336]
  403b40:	mov	x0, #0xffffffffffff        	// #281474976710655
  403b44:	str	x0, [sp, #328]
  403b48:	ldr	x0, [sp, #328]
  403b4c:	lsl	x1, x0, #3
  403b50:	ldr	x0, [sp, #336]
  403b54:	lsr	x0, x0, #61
  403b58:	orr	x0, x1, x0
  403b5c:	str	x0, [sp, #328]
  403b60:	ldr	x0, [sp, #336]
  403b64:	lsl	x0, x0, #3
  403b68:	str	x0, [sp, #336]
  403b6c:	ldr	w0, [sp, #356]
  403b70:	orr	w0, w0, #0x1
  403b74:	str	w0, [sp, #356]
  403b78:	b	403f80 <ferror@plt+0x2df0>
  403b7c:	ldr	x0, [sp, #272]
  403b80:	str	x0, [sp, #384]
  403b84:	ldr	x0, [sp, #368]
  403b88:	str	x0, [sp, #336]
  403b8c:	ldr	x0, [sp, #392]
  403b90:	str	x0, [sp, #328]
  403b94:	b	403f80 <ferror@plt+0x2df0>
  403b98:	ldr	x1, [sp, #392]
  403b9c:	ldr	x0, [sp, #368]
  403ba0:	orr	x0, x1, x0
  403ba4:	cmp	x0, #0x0
  403ba8:	b.ne	403bc8 <ferror@plt+0x2a38>  // b.any
  403bac:	ldr	x0, [sp, #288]
  403bb0:	str	x0, [sp, #384]
  403bb4:	ldr	x0, [sp, #360]
  403bb8:	str	x0, [sp, #336]
  403bbc:	ldr	x0, [sp, #376]
  403bc0:	str	x0, [sp, #328]
  403bc4:	b	403f80 <ferror@plt+0x2df0>
  403bc8:	ldr	x0, [sp, #360]
  403bcc:	lsr	x1, x0, #3
  403bd0:	ldr	x0, [sp, #376]
  403bd4:	lsl	x0, x0, #61
  403bd8:	orr	x0, x1, x0
  403bdc:	str	x0, [sp, #360]
  403be0:	ldr	x0, [sp, #376]
  403be4:	lsr	x0, x0, #3
  403be8:	str	x0, [sp, #376]
  403bec:	ldr	x0, [sp, #368]
  403bf0:	lsr	x1, x0, #3
  403bf4:	ldr	x0, [sp, #392]
  403bf8:	lsl	x0, x0, #61
  403bfc:	orr	x0, x1, x0
  403c00:	str	x0, [sp, #368]
  403c04:	ldr	x0, [sp, #392]
  403c08:	lsr	x0, x0, #3
  403c0c:	str	x0, [sp, #392]
  403c10:	ldr	x0, [sp, #376]
  403c14:	and	x0, x0, #0x800000000000
  403c18:	cmp	x0, #0x0
  403c1c:	b.eq	403c4c <ferror@plt+0x2abc>  // b.none
  403c20:	ldr	x0, [sp, #392]
  403c24:	and	x0, x0, #0x800000000000
  403c28:	cmp	x0, #0x0
  403c2c:	b.ne	403c4c <ferror@plt+0x2abc>  // b.any
  403c30:	ldr	x0, [sp, #272]
  403c34:	str	x0, [sp, #384]
  403c38:	ldr	x0, [sp, #368]
  403c3c:	str	x0, [sp, #336]
  403c40:	ldr	x0, [sp, #392]
  403c44:	str	x0, [sp, #328]
  403c48:	b	403c64 <ferror@plt+0x2ad4>
  403c4c:	ldr	x0, [sp, #288]
  403c50:	str	x0, [sp, #384]
  403c54:	ldr	x0, [sp, #360]
  403c58:	str	x0, [sp, #336]
  403c5c:	ldr	x0, [sp, #376]
  403c60:	str	x0, [sp, #328]
  403c64:	mov	x0, #0x3                   	// #3
  403c68:	str	x0, [sp, #248]
  403c6c:	ldr	x0, [sp, #328]
  403c70:	lsl	x1, x0, #3
  403c74:	ldr	x0, [sp, #336]
  403c78:	lsr	x0, x0, #61
  403c7c:	orr	x0, x1, x0
  403c80:	str	x0, [sp, #328]
  403c84:	ldr	x0, [sp, #336]
  403c88:	lsl	x0, x0, #3
  403c8c:	str	x0, [sp, #336]
  403c90:	b	403f80 <ferror@plt+0x2df0>
  403c94:	ldr	x0, [sp, #296]
  403c98:	str	x0, [sp, #344]
  403c9c:	ldr	x1, [sp, #360]
  403ca0:	ldr	x0, [sp, #368]
  403ca4:	sub	x0, x1, x0
  403ca8:	str	x0, [sp, #264]
  403cac:	ldr	x1, [sp, #376]
  403cb0:	ldr	x0, [sp, #392]
  403cb4:	sub	x1, x1, x0
  403cb8:	ldr	x2, [sp, #264]
  403cbc:	ldr	x0, [sp, #360]
  403cc0:	cmp	x2, x0
  403cc4:	cset	w0, hi  // hi = pmore
  403cc8:	and	w0, w0, #0xff
  403ccc:	and	x0, x0, #0xff
  403cd0:	sub	x0, x1, x0
  403cd4:	str	x0, [sp, #328]
  403cd8:	ldr	x0, [sp, #264]
  403cdc:	str	x0, [sp, #336]
  403ce0:	ldr	x0, [sp, #288]
  403ce4:	str	x0, [sp, #384]
  403ce8:	ldr	x0, [sp, #328]
  403cec:	and	x0, x0, #0x8000000000000
  403cf0:	cmp	x0, #0x0
  403cf4:	b.eq	403d48 <ferror@plt+0x2bb8>  // b.none
  403cf8:	ldr	x1, [sp, #368]
  403cfc:	ldr	x0, [sp, #360]
  403d00:	sub	x0, x1, x0
  403d04:	str	x0, [sp, #256]
  403d08:	ldr	x1, [sp, #392]
  403d0c:	ldr	x0, [sp, #376]
  403d10:	sub	x1, x1, x0
  403d14:	ldr	x2, [sp, #256]
  403d18:	ldr	x0, [sp, #368]
  403d1c:	cmp	x2, x0
  403d20:	cset	w0, hi  // hi = pmore
  403d24:	and	w0, w0, #0xff
  403d28:	and	x0, x0, #0xff
  403d2c:	sub	x0, x1, x0
  403d30:	str	x0, [sp, #328]
  403d34:	ldr	x0, [sp, #256]
  403d38:	str	x0, [sp, #336]
  403d3c:	ldr	x0, [sp, #272]
  403d40:	str	x0, [sp, #384]
  403d44:	b	403da0 <ferror@plt+0x2c10>
  403d48:	ldr	x1, [sp, #328]
  403d4c:	ldr	x0, [sp, #336]
  403d50:	orr	x0, x1, x0
  403d54:	cmp	x0, #0x0
  403d58:	b.ne	403da0 <ferror@plt+0x2c10>  // b.any
  403d5c:	str	xzr, [sp, #344]
  403d60:	ldr	x0, [sp, #304]
  403d64:	and	x0, x0, #0xc00000
  403d68:	cmp	x0, #0x800, lsl #12
  403d6c:	cset	w0, eq  // eq = none
  403d70:	and	w0, w0, #0xff
  403d74:	and	x0, x0, #0xff
  403d78:	str	x0, [sp, #384]
  403d7c:	b	403f80 <ferror@plt+0x2df0>
  403d80:	ldr	x0, [sp, #328]
  403d84:	and	x0, x0, #0x8000000000000
  403d88:	cmp	x0, #0x0
  403d8c:	b.eq	403f7c <ferror@plt+0x2dec>  // b.none
  403d90:	ldr	x0, [sp, #328]
  403d94:	and	x0, x0, #0x7ffffffffffff
  403d98:	str	x0, [sp, #328]
  403d9c:	b	403da4 <ferror@plt+0x2c14>
  403da0:	nop
  403da4:	ldr	x0, [sp, #328]
  403da8:	cmp	x0, #0x0
  403dac:	b.eq	403dc0 <ferror@plt+0x2c30>  // b.none
  403db0:	ldr	x0, [sp, #328]
  403db4:	clz	x0, x0
  403db8:	str	w0, [sp, #316]
  403dbc:	b	403dd8 <ferror@plt+0x2c48>
  403dc0:	ldr	x0, [sp, #336]
  403dc4:	clz	x0, x0
  403dc8:	str	w0, [sp, #316]
  403dcc:	ldr	w0, [sp, #316]
  403dd0:	add	w0, w0, #0x40
  403dd4:	str	w0, [sp, #316]
  403dd8:	ldr	w0, [sp, #316]
  403ddc:	sub	w0, w0, #0xc
  403de0:	str	w0, [sp, #316]
  403de4:	ldr	w0, [sp, #316]
  403de8:	cmp	w0, #0x3f
  403dec:	b.gt	403e2c <ferror@plt+0x2c9c>
  403df0:	ldr	w0, [sp, #316]
  403df4:	ldr	x1, [sp, #328]
  403df8:	lsl	x1, x1, x0
  403dfc:	mov	w2, #0x40                  	// #64
  403e00:	ldr	w0, [sp, #316]
  403e04:	sub	w0, w2, w0
  403e08:	ldr	x2, [sp, #336]
  403e0c:	lsr	x0, x2, x0
  403e10:	orr	x0, x1, x0
  403e14:	str	x0, [sp, #328]
  403e18:	ldr	w0, [sp, #316]
  403e1c:	ldr	x1, [sp, #336]
  403e20:	lsl	x0, x1, x0
  403e24:	str	x0, [sp, #336]
  403e28:	b	403e44 <ferror@plt+0x2cb4>
  403e2c:	ldr	w0, [sp, #316]
  403e30:	sub	w0, w0, #0x40
  403e34:	ldr	x1, [sp, #336]
  403e38:	lsl	x0, x1, x0
  403e3c:	str	x0, [sp, #328]
  403e40:	str	xzr, [sp, #336]
  403e44:	ldrsw	x0, [sp, #316]
  403e48:	ldr	x1, [sp, #344]
  403e4c:	cmp	x1, x0
  403e50:	b.gt	403f3c <ferror@plt+0x2dac>
  403e54:	ldr	w0, [sp, #316]
  403e58:	ldr	x1, [sp, #344]
  403e5c:	sub	w0, w0, w1
  403e60:	add	w0, w0, #0x1
  403e64:	str	w0, [sp, #316]
  403e68:	ldr	w0, [sp, #316]
  403e6c:	cmp	w0, #0x3f
  403e70:	b.gt	403ed8 <ferror@plt+0x2d48>
  403e74:	mov	w1, #0x40                  	// #64
  403e78:	ldr	w0, [sp, #316]
  403e7c:	sub	w0, w1, w0
  403e80:	ldr	x1, [sp, #328]
  403e84:	lsl	x1, x1, x0
  403e88:	ldr	w0, [sp, #316]
  403e8c:	ldr	x2, [sp, #336]
  403e90:	lsr	x0, x2, x0
  403e94:	orr	x1, x1, x0
  403e98:	mov	w2, #0x40                  	// #64
  403e9c:	ldr	w0, [sp, #316]
  403ea0:	sub	w0, w2, w0
  403ea4:	ldr	x2, [sp, #336]
  403ea8:	lsl	x0, x2, x0
  403eac:	cmp	x0, #0x0
  403eb0:	cset	w0, ne  // ne = any
  403eb4:	and	w0, w0, #0xff
  403eb8:	sxtw	x0, w0
  403ebc:	orr	x0, x1, x0
  403ec0:	str	x0, [sp, #336]
  403ec4:	ldr	w0, [sp, #316]
  403ec8:	ldr	x1, [sp, #328]
  403ecc:	lsr	x0, x1, x0
  403ed0:	str	x0, [sp, #328]
  403ed4:	b	403f34 <ferror@plt+0x2da4>
  403ed8:	ldr	w0, [sp, #316]
  403edc:	sub	w0, w0, #0x40
  403ee0:	ldr	x1, [sp, #328]
  403ee4:	lsr	x1, x1, x0
  403ee8:	ldr	w0, [sp, #316]
  403eec:	cmp	w0, #0x40
  403ef0:	b.eq	403f0c <ferror@plt+0x2d7c>  // b.none
  403ef4:	mov	w2, #0x80                  	// #128
  403ef8:	ldr	w0, [sp, #316]
  403efc:	sub	w0, w2, w0
  403f00:	ldr	x2, [sp, #328]
  403f04:	lsl	x0, x2, x0
  403f08:	b	403f10 <ferror@plt+0x2d80>
  403f0c:	mov	x0, #0x0                   	// #0
  403f10:	ldr	x2, [sp, #336]
  403f14:	orr	x0, x0, x2
  403f18:	cmp	x0, #0x0
  403f1c:	cset	w0, ne  // ne = any
  403f20:	and	w0, w0, #0xff
  403f24:	and	x0, x0, #0xff
  403f28:	orr	x0, x1, x0
  403f2c:	str	x0, [sp, #336]
  403f30:	str	xzr, [sp, #328]
  403f34:	str	xzr, [sp, #344]
  403f38:	b	403f80 <ferror@plt+0x2df0>
  403f3c:	ldrsw	x0, [sp, #316]
  403f40:	ldr	x1, [sp, #344]
  403f44:	sub	x0, x1, x0
  403f48:	str	x0, [sp, #344]
  403f4c:	ldr	x0, [sp, #328]
  403f50:	and	x0, x0, #0xfff7ffffffffffff
  403f54:	str	x0, [sp, #328]
  403f58:	b	403f80 <ferror@plt+0x2df0>
  403f5c:	nop
  403f60:	b	403f80 <ferror@plt+0x2df0>
  403f64:	nop
  403f68:	b	403f80 <ferror@plt+0x2df0>
  403f6c:	nop
  403f70:	b	403f80 <ferror@plt+0x2df0>
  403f74:	nop
  403f78:	b	403f80 <ferror@plt+0x2df0>
  403f7c:	nop
  403f80:	ldr	x0, [sp, #344]
  403f84:	cmp	x0, #0x0
  403f88:	b.ne	403fa8 <ferror@plt+0x2e18>  // b.any
  403f8c:	ldr	x1, [sp, #328]
  403f90:	ldr	x0, [sp, #336]
  403f94:	orr	x0, x1, x0
  403f98:	cmp	x0, #0x0
  403f9c:	b.eq	403fa8 <ferror@plt+0x2e18>  // b.none
  403fa0:	mov	w0, #0x1                   	// #1
  403fa4:	b	403fac <ferror@plt+0x2e1c>
  403fa8:	mov	w0, #0x0                   	// #0
  403fac:	str	w0, [sp, #148]
  403fb0:	ldr	x0, [sp, #336]
  403fb4:	and	x0, x0, #0x7
  403fb8:	cmp	x0, #0x0
  403fbc:	b.eq	404104 <ferror@plt+0x2f74>  // b.none
  403fc0:	ldr	w0, [sp, #356]
  403fc4:	orr	w0, w0, #0x10
  403fc8:	str	w0, [sp, #356]
  403fcc:	ldr	x0, [sp, #304]
  403fd0:	and	x0, x0, #0xc00000
  403fd4:	cmp	x0, #0xc00, lsl #12
  403fd8:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  403fdc:	cmp	x0, #0xc00, lsl #12
  403fe0:	b.hi	404110 <ferror@plt+0x2f80>  // b.pmore
  403fe4:	cmp	x0, #0x800, lsl #12
  403fe8:	b.eq	4040ac <ferror@plt+0x2f1c>  // b.none
  403fec:	cmp	x0, #0x800, lsl #12
  403ff0:	b.hi	404110 <ferror@plt+0x2f80>  // b.pmore
  403ff4:	cmp	x0, #0x0
  403ff8:	b.eq	404008 <ferror@plt+0x2e78>  // b.none
  403ffc:	cmp	x0, #0x400, lsl #12
  404000:	b.eq	404054 <ferror@plt+0x2ec4>  // b.none
  404004:	b	404110 <ferror@plt+0x2f80>
  404008:	ldr	x0, [sp, #336]
  40400c:	and	x0, x0, #0xf
  404010:	cmp	x0, #0x4
  404014:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  404018:	ldr	x0, [sp, #336]
  40401c:	add	x0, x0, #0x4
  404020:	str	x0, [sp, #120]
  404024:	ldr	x1, [sp, #120]
  404028:	ldr	x0, [sp, #336]
  40402c:	cmp	x1, x0
  404030:	cset	w0, cc  // cc = lo, ul, last
  404034:	and	w0, w0, #0xff
  404038:	and	x0, x0, #0xff
  40403c:	ldr	x1, [sp, #328]
  404040:	add	x0, x1, x0
  404044:	str	x0, [sp, #328]
  404048:	ldr	x0, [sp, #120]
  40404c:	str	x0, [sp, #336]
  404050:	b	40410c <ferror@plt+0x2f7c>
  404054:	ldr	x0, [sp, #384]
  404058:	cmp	x0, #0x0
  40405c:	b.ne	40410c <ferror@plt+0x2f7c>  // b.any
  404060:	ldr	x0, [sp, #336]
  404064:	and	x0, x0, #0x7
  404068:	cmp	x0, #0x0
  40406c:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  404070:	ldr	x0, [sp, #336]
  404074:	add	x0, x0, #0x8
  404078:	str	x0, [sp, #128]
  40407c:	ldr	x1, [sp, #128]
  404080:	ldr	x0, [sp, #336]
  404084:	cmp	x1, x0
  404088:	cset	w0, cc  // cc = lo, ul, last
  40408c:	and	w0, w0, #0xff
  404090:	and	x0, x0, #0xff
  404094:	ldr	x1, [sp, #328]
  404098:	add	x0, x1, x0
  40409c:	str	x0, [sp, #328]
  4040a0:	ldr	x0, [sp, #128]
  4040a4:	str	x0, [sp, #336]
  4040a8:	b	40410c <ferror@plt+0x2f7c>
  4040ac:	ldr	x0, [sp, #384]
  4040b0:	cmp	x0, #0x0
  4040b4:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  4040b8:	ldr	x0, [sp, #336]
  4040bc:	and	x0, x0, #0x7
  4040c0:	cmp	x0, #0x0
  4040c4:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  4040c8:	ldr	x0, [sp, #336]
  4040cc:	add	x0, x0, #0x8
  4040d0:	str	x0, [sp, #136]
  4040d4:	ldr	x1, [sp, #136]
  4040d8:	ldr	x0, [sp, #336]
  4040dc:	cmp	x1, x0
  4040e0:	cset	w0, cc  // cc = lo, ul, last
  4040e4:	and	w0, w0, #0xff
  4040e8:	and	x0, x0, #0xff
  4040ec:	ldr	x1, [sp, #328]
  4040f0:	add	x0, x1, x0
  4040f4:	str	x0, [sp, #328]
  4040f8:	ldr	x0, [sp, #136]
  4040fc:	str	x0, [sp, #336]
  404100:	b	40410c <ferror@plt+0x2f7c>
  404104:	nop
  404108:	b	404110 <ferror@plt+0x2f80>
  40410c:	nop
  404110:	ldr	w0, [sp, #148]
  404114:	cmp	w0, #0x0
  404118:	b.eq	404148 <ferror@plt+0x2fb8>  // b.none
  40411c:	ldr	w0, [sp, #356]
  404120:	and	w0, w0, #0x10
  404124:	cmp	w0, #0x0
  404128:	b.ne	40413c <ferror@plt+0x2fac>  // b.any
  40412c:	ldr	x0, [sp, #304]
  404130:	and	x0, x0, #0x800
  404134:	cmp	x0, #0x0
  404138:	b.eq	404148 <ferror@plt+0x2fb8>  // b.none
  40413c:	ldr	w0, [sp, #356]
  404140:	orr	w0, w0, #0x8
  404144:	str	w0, [sp, #356]
  404148:	ldr	x0, [sp, #328]
  40414c:	and	x0, x0, #0x8000000000000
  404150:	cmp	x0, #0x0
  404154:	b.eq	40420c <ferror@plt+0x307c>  // b.none
  404158:	ldr	x0, [sp, #328]
  40415c:	and	x0, x0, #0xfff7ffffffffffff
  404160:	str	x0, [sp, #328]
  404164:	ldr	x0, [sp, #344]
  404168:	add	x0, x0, #0x1
  40416c:	str	x0, [sp, #344]
  404170:	ldr	x1, [sp, #344]
  404174:	mov	x0, #0x7fff                	// #32767
  404178:	cmp	x1, x0
  40417c:	b.ne	40420c <ferror@plt+0x307c>  // b.any
  404180:	ldr	x0, [sp, #304]
  404184:	and	x0, x0, #0xc00000
  404188:	cmp	x0, #0x0
  40418c:	b.eq	4041c8 <ferror@plt+0x3038>  // b.none
  404190:	ldr	x0, [sp, #304]
  404194:	and	x0, x0, #0xc00000
  404198:	cmp	x0, #0x400, lsl #12
  40419c:	b.ne	4041ac <ferror@plt+0x301c>  // b.any
  4041a0:	ldr	x0, [sp, #384]
  4041a4:	cmp	x0, #0x0
  4041a8:	b.eq	4041c8 <ferror@plt+0x3038>  // b.none
  4041ac:	ldr	x0, [sp, #304]
  4041b0:	and	x0, x0, #0xc00000
  4041b4:	cmp	x0, #0x800, lsl #12
  4041b8:	b.ne	4041dc <ferror@plt+0x304c>  // b.any
  4041bc:	ldr	x0, [sp, #384]
  4041c0:	cmp	x0, #0x0
  4041c4:	b.eq	4041dc <ferror@plt+0x304c>  // b.none
  4041c8:	mov	x0, #0x7fff                	// #32767
  4041cc:	str	x0, [sp, #344]
  4041d0:	str	xzr, [sp, #336]
  4041d4:	str	xzr, [sp, #328]
  4041d8:	b	4041f4 <ferror@plt+0x3064>
  4041dc:	mov	x0, #0x7ffe                	// #32766
  4041e0:	str	x0, [sp, #344]
  4041e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4041e8:	str	x0, [sp, #336]
  4041ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4041f0:	str	x0, [sp, #328]
  4041f4:	ldr	w0, [sp, #356]
  4041f8:	orr	w0, w0, #0x10
  4041fc:	str	w0, [sp, #356]
  404200:	ldr	w0, [sp, #356]
  404204:	orr	w0, w0, #0x4
  404208:	str	w0, [sp, #356]
  40420c:	ldr	x0, [sp, #336]
  404210:	lsr	x1, x0, #3
  404214:	ldr	x0, [sp, #328]
  404218:	lsl	x0, x0, #61
  40421c:	orr	x0, x1, x0
  404220:	str	x0, [sp, #336]
  404224:	ldr	x0, [sp, #328]
  404228:	lsr	x0, x0, #3
  40422c:	str	x0, [sp, #328]
  404230:	ldr	x1, [sp, #344]
  404234:	mov	x0, #0x7fff                	// #32767
  404238:	cmp	x1, x0
  40423c:	b.ne	404260 <ferror@plt+0x30d0>  // b.any
  404240:	ldr	x1, [sp, #328]
  404244:	ldr	x0, [sp, #336]
  404248:	orr	x0, x1, x0
  40424c:	cmp	x0, #0x0
  404250:	b.eq	404260 <ferror@plt+0x30d0>  // b.none
  404254:	ldr	x0, [sp, #328]
  404258:	orr	x0, x0, #0x800000000000
  40425c:	str	x0, [sp, #328]
  404260:	ldr	x0, [sp, #336]
  404264:	str	x0, [sp, #48]
  404268:	ldr	x0, [sp, #328]
  40426c:	and	x1, x0, #0xffffffffffff
  404270:	ldr	x0, [sp, #56]
  404274:	bfxil	x0, x1, #0, #48
  404278:	str	x0, [sp, #56]
  40427c:	ldr	x0, [sp, #344]
  404280:	and	w0, w0, #0x7fff
  404284:	and	w1, w0, #0xffff
  404288:	ldrh	w0, [sp, #62]
  40428c:	bfxil	w0, w1, #0, #15
  404290:	strh	w0, [sp, #62]
  404294:	ldr	x0, [sp, #384]
  404298:	and	w0, w0, #0x1
  40429c:	and	w1, w0, #0xff
  4042a0:	ldrb	w0, [sp, #63]
  4042a4:	bfi	w0, w1, #7, #1
  4042a8:	strb	w0, [sp, #63]
  4042ac:	ldr	q0, [sp, #48]
  4042b0:	str	q0, [sp, #96]
  4042b4:	ldrsw	x0, [sp, #356]
  4042b8:	cmp	x0, #0x0
  4042bc:	b.eq	4042c8 <ferror@plt+0x3138>  // b.none
  4042c0:	ldr	w0, [sp, #356]
  4042c4:	bl	4076c4 <ferror@plt+0x6534>
  4042c8:	ldr	q0, [sp, #96]
  4042cc:	ldp	x29, x30, [sp], #400
  4042d0:	ret
  4042d4:	sub	sp, sp, #0x290
  4042d8:	stp	x29, x30, [sp]
  4042dc:	mov	x29, sp
  4042e0:	str	q0, [sp, #32]
  4042e4:	str	q1, [sp, #16]
  4042e8:	str	wzr, [sp, #564]
  4042ec:	str	xzr, [sp, #400]
  4042f0:	mrs	x0, fpcr
  4042f4:	str	x0, [sp, #400]
  4042f8:	ldr	q0, [sp, #32]
  4042fc:	str	q0, [sp, #80]
  404300:	ldr	x0, [sp, #80]
  404304:	str	x0, [sp, #584]
  404308:	ldr	x0, [sp, #88]
  40430c:	ubfx	x0, x0, #0, #48
  404310:	str	x0, [sp, #592]
  404314:	ldrh	w0, [sp, #94]
  404318:	ubfx	x0, x0, #0, #15
  40431c:	and	w0, w0, #0xffff
  404320:	and	x0, x0, #0xffff
  404324:	str	x0, [sp, #568]
  404328:	ldrb	w0, [sp, #95]
  40432c:	ubfx	x0, x0, #7, #1
  404330:	and	w0, w0, #0xff
  404334:	and	x0, x0, #0xff
  404338:	str	x0, [sp, #392]
  40433c:	ldr	x0, [sp, #568]
  404340:	cmp	x0, #0x0
  404344:	b.eq	4043a0 <ferror@plt+0x3210>  // b.none
  404348:	ldr	x1, [sp, #568]
  40434c:	mov	x0, #0x7fff                	// #32767
  404350:	cmp	x1, x0
  404354:	b.eq	404494 <ferror@plt+0x3304>  // b.none
  404358:	ldr	x0, [sp, #592]
  40435c:	orr	x0, x0, #0x1000000000000
  404360:	str	x0, [sp, #592]
  404364:	ldr	x0, [sp, #592]
  404368:	lsl	x1, x0, #3
  40436c:	ldr	x0, [sp, #584]
  404370:	lsr	x0, x0, #61
  404374:	orr	x0, x1, x0
  404378:	str	x0, [sp, #592]
  40437c:	ldr	x0, [sp, #584]
  404380:	lsl	x0, x0, #3
  404384:	str	x0, [sp, #584]
  404388:	ldr	x1, [sp, #568]
  40438c:	mov	x0, #0xffffffffffffc001    	// #-16383
  404390:	add	x0, x1, x0
  404394:	str	x0, [sp, #568]
  404398:	str	xzr, [sp, #576]
  40439c:	b	4044d8 <ferror@plt+0x3348>
  4043a0:	ldr	x1, [sp, #592]
  4043a4:	ldr	x0, [sp, #584]
  4043a8:	orr	x0, x1, x0
  4043ac:	cmp	x0, #0x0
  4043b0:	b.ne	4043c0 <ferror@plt+0x3230>  // b.any
  4043b4:	mov	x0, #0x1                   	// #1
  4043b8:	str	x0, [sp, #576]
  4043bc:	b	4044d8 <ferror@plt+0x3348>
  4043c0:	ldr	x0, [sp, #592]
  4043c4:	cmp	x0, #0x0
  4043c8:	b.eq	4043e0 <ferror@plt+0x3250>  // b.none
  4043cc:	ldr	x0, [sp, #592]
  4043d0:	clz	x0, x0
  4043d4:	sxtw	x0, w0
  4043d8:	str	x0, [sp, #536]
  4043dc:	b	4043fc <ferror@plt+0x326c>
  4043e0:	ldr	x0, [sp, #584]
  4043e4:	clz	x0, x0
  4043e8:	sxtw	x0, w0
  4043ec:	str	x0, [sp, #536]
  4043f0:	ldr	x0, [sp, #536]
  4043f4:	add	x0, x0, #0x40
  4043f8:	str	x0, [sp, #536]
  4043fc:	ldr	x0, [sp, #536]
  404400:	sub	x0, x0, #0xf
  404404:	str	x0, [sp, #536]
  404408:	ldr	x0, [sp, #536]
  40440c:	cmp	x0, #0x3c
  404410:	b.gt	40445c <ferror@plt+0x32cc>
  404414:	ldr	x0, [sp, #536]
  404418:	add	w0, w0, #0x3
  40441c:	ldr	x1, [sp, #592]
  404420:	lsl	x1, x1, x0
  404424:	ldr	x0, [sp, #536]
  404428:	mov	w2, w0
  40442c:	mov	w0, #0x3d                  	// #61
  404430:	sub	w0, w0, w2
  404434:	ldr	x2, [sp, #584]
  404438:	lsr	x0, x2, x0
  40443c:	orr	x0, x1, x0
  404440:	str	x0, [sp, #592]
  404444:	ldr	x0, [sp, #536]
  404448:	add	w0, w0, #0x3
  40444c:	ldr	x1, [sp, #584]
  404450:	lsl	x0, x1, x0
  404454:	str	x0, [sp, #584]
  404458:	b	404474 <ferror@plt+0x32e4>
  40445c:	ldr	x0, [sp, #536]
  404460:	sub	w0, w0, #0x3d
  404464:	ldr	x1, [sp, #584]
  404468:	lsl	x0, x1, x0
  40446c:	str	x0, [sp, #592]
  404470:	str	xzr, [sp, #584]
  404474:	ldr	x1, [sp, #536]
  404478:	mov	x0, #0x3ffe                	// #16382
  40447c:	add	x0, x1, x0
  404480:	ldr	x1, [sp, #568]
  404484:	sub	x0, x1, x0
  404488:	str	x0, [sp, #568]
  40448c:	str	xzr, [sp, #576]
  404490:	b	4044d8 <ferror@plt+0x3348>
  404494:	ldr	x1, [sp, #592]
  404498:	ldr	x0, [sp, #584]
  40449c:	orr	x0, x1, x0
  4044a0:	cmp	x0, #0x0
  4044a4:	b.ne	4044b4 <ferror@plt+0x3324>  // b.any
  4044a8:	mov	x0, #0x2                   	// #2
  4044ac:	str	x0, [sp, #576]
  4044b0:	b	4044d8 <ferror@plt+0x3348>
  4044b4:	mov	x0, #0x3                   	// #3
  4044b8:	str	x0, [sp, #576]
  4044bc:	ldr	x0, [sp, #592]
  4044c0:	and	x0, x0, #0x800000000000
  4044c4:	cmp	x0, #0x0
  4044c8:	b.ne	4044d8 <ferror@plt+0x3348>  // b.any
  4044cc:	ldr	w0, [sp, #564]
  4044d0:	orr	w0, w0, #0x1
  4044d4:	str	w0, [sp, #564]
  4044d8:	nop
  4044dc:	ldr	q0, [sp, #16]
  4044e0:	str	q0, [sp, #64]
  4044e4:	ldr	x0, [sp, #64]
  4044e8:	str	x0, [sp, #616]
  4044ec:	ldr	x0, [sp, #72]
  4044f0:	ubfx	x0, x0, #0, #48
  4044f4:	str	x0, [sp, #624]
  4044f8:	ldrh	w0, [sp, #78]
  4044fc:	ubfx	x0, x0, #0, #15
  404500:	and	w0, w0, #0xffff
  404504:	and	x0, x0, #0xffff
  404508:	str	x0, [sp, #600]
  40450c:	ldrb	w0, [sp, #79]
  404510:	ubfx	x0, x0, #7, #1
  404514:	and	w0, w0, #0xff
  404518:	and	x0, x0, #0xff
  40451c:	str	x0, [sp, #384]
  404520:	ldr	x0, [sp, #600]
  404524:	cmp	x0, #0x0
  404528:	b.eq	404584 <ferror@plt+0x33f4>  // b.none
  40452c:	ldr	x1, [sp, #600]
  404530:	mov	x0, #0x7fff                	// #32767
  404534:	cmp	x1, x0
  404538:	b.eq	404678 <ferror@plt+0x34e8>  // b.none
  40453c:	ldr	x0, [sp, #624]
  404540:	orr	x0, x0, #0x1000000000000
  404544:	str	x0, [sp, #624]
  404548:	ldr	x0, [sp, #624]
  40454c:	lsl	x1, x0, #3
  404550:	ldr	x0, [sp, #616]
  404554:	lsr	x0, x0, #61
  404558:	orr	x0, x1, x0
  40455c:	str	x0, [sp, #624]
  404560:	ldr	x0, [sp, #616]
  404564:	lsl	x0, x0, #3
  404568:	str	x0, [sp, #616]
  40456c:	ldr	x1, [sp, #600]
  404570:	mov	x0, #0xffffffffffffc001    	// #-16383
  404574:	add	x0, x1, x0
  404578:	str	x0, [sp, #600]
  40457c:	str	xzr, [sp, #608]
  404580:	b	4046bc <ferror@plt+0x352c>
  404584:	ldr	x1, [sp, #624]
  404588:	ldr	x0, [sp, #616]
  40458c:	orr	x0, x1, x0
  404590:	cmp	x0, #0x0
  404594:	b.ne	4045a4 <ferror@plt+0x3414>  // b.any
  404598:	mov	x0, #0x1                   	// #1
  40459c:	str	x0, [sp, #608]
  4045a0:	b	4046bc <ferror@plt+0x352c>
  4045a4:	ldr	x0, [sp, #624]
  4045a8:	cmp	x0, #0x0
  4045ac:	b.eq	4045c4 <ferror@plt+0x3434>  // b.none
  4045b0:	ldr	x0, [sp, #624]
  4045b4:	clz	x0, x0
  4045b8:	sxtw	x0, w0
  4045bc:	str	x0, [sp, #528]
  4045c0:	b	4045e0 <ferror@plt+0x3450>
  4045c4:	ldr	x0, [sp, #616]
  4045c8:	clz	x0, x0
  4045cc:	sxtw	x0, w0
  4045d0:	str	x0, [sp, #528]
  4045d4:	ldr	x0, [sp, #528]
  4045d8:	add	x0, x0, #0x40
  4045dc:	str	x0, [sp, #528]
  4045e0:	ldr	x0, [sp, #528]
  4045e4:	sub	x0, x0, #0xf
  4045e8:	str	x0, [sp, #528]
  4045ec:	ldr	x0, [sp, #528]
  4045f0:	cmp	x0, #0x3c
  4045f4:	b.gt	404640 <ferror@plt+0x34b0>
  4045f8:	ldr	x0, [sp, #528]
  4045fc:	add	w0, w0, #0x3
  404600:	ldr	x1, [sp, #624]
  404604:	lsl	x1, x1, x0
  404608:	ldr	x0, [sp, #528]
  40460c:	mov	w2, w0
  404610:	mov	w0, #0x3d                  	// #61
  404614:	sub	w0, w0, w2
  404618:	ldr	x2, [sp, #616]
  40461c:	lsr	x0, x2, x0
  404620:	orr	x0, x1, x0
  404624:	str	x0, [sp, #624]
  404628:	ldr	x0, [sp, #528]
  40462c:	add	w0, w0, #0x3
  404630:	ldr	x1, [sp, #616]
  404634:	lsl	x0, x1, x0
  404638:	str	x0, [sp, #616]
  40463c:	b	404658 <ferror@plt+0x34c8>
  404640:	ldr	x0, [sp, #528]
  404644:	sub	w0, w0, #0x3d
  404648:	ldr	x1, [sp, #616]
  40464c:	lsl	x0, x1, x0
  404650:	str	x0, [sp, #624]
  404654:	str	xzr, [sp, #616]
  404658:	ldr	x1, [sp, #528]
  40465c:	mov	x0, #0x3ffe                	// #16382
  404660:	add	x0, x1, x0
  404664:	ldr	x1, [sp, #600]
  404668:	sub	x0, x1, x0
  40466c:	str	x0, [sp, #600]
  404670:	str	xzr, [sp, #608]
  404674:	b	4046bc <ferror@plt+0x352c>
  404678:	ldr	x1, [sp, #624]
  40467c:	ldr	x0, [sp, #616]
  404680:	orr	x0, x1, x0
  404684:	cmp	x0, #0x0
  404688:	b.ne	404698 <ferror@plt+0x3508>  // b.any
  40468c:	mov	x0, #0x2                   	// #2
  404690:	str	x0, [sp, #608]
  404694:	b	4046bc <ferror@plt+0x352c>
  404698:	mov	x0, #0x3                   	// #3
  40469c:	str	x0, [sp, #608]
  4046a0:	ldr	x0, [sp, #624]
  4046a4:	and	x0, x0, #0x800000000000
  4046a8:	cmp	x0, #0x0
  4046ac:	b.ne	4046bc <ferror@plt+0x352c>  // b.any
  4046b0:	ldr	w0, [sp, #564]
  4046b4:	orr	w0, w0, #0x1
  4046b8:	str	w0, [sp, #564]
  4046bc:	nop
  4046c0:	ldr	x1, [sp, #392]
  4046c4:	ldr	x0, [sp, #384]
  4046c8:	eor	x0, x1, x0
  4046cc:	str	x0, [sp, #648]
  4046d0:	ldr	x1, [sp, #568]
  4046d4:	ldr	x0, [sp, #600]
  4046d8:	sub	x0, x1, x0
  4046dc:	str	x0, [sp, #640]
  4046e0:	ldr	x0, [sp, #576]
  4046e4:	lsl	x1, x0, #2
  4046e8:	ldr	x0, [sp, #608]
  4046ec:	orr	x0, x1, x0
  4046f0:	cmp	x0, #0xf
  4046f4:	b.eq	4050ac <ferror@plt+0x3f1c>  // b.none
  4046f8:	cmp	x0, #0xf
  4046fc:	b.gt	4051a4 <ferror@plt+0x4014>
  404700:	cmp	x0, #0xe
  404704:	b.gt	4051a4 <ferror@plt+0x4014>
  404708:	cmp	x0, #0xc
  40470c:	b.ge	40510c <ferror@plt+0x3f7c>  // b.tcont
  404710:	cmp	x0, #0xb
  404714:	b.eq	405130 <ferror@plt+0x3fa0>  // b.none
  404718:	cmp	x0, #0xb
  40471c:	b.gt	4051a4 <ferror@plt+0x4014>
  404720:	cmp	x0, #0xa
  404724:	b.eq	405178 <ferror@plt+0x3fe8>  // b.none
  404728:	cmp	x0, #0xa
  40472c:	b.gt	4051a4 <ferror@plt+0x4014>
  404730:	cmp	x0, #0x9
  404734:	b.gt	4051a4 <ferror@plt+0x4014>
  404738:	cmp	x0, #0x8
  40473c:	b.ge	40516c <ferror@plt+0x3fdc>  // b.tcont
  404740:	cmp	x0, #0x7
  404744:	b.eq	405130 <ferror@plt+0x3fa0>  // b.none
  404748:	cmp	x0, #0x7
  40474c:	b.gt	4051a4 <ferror@plt+0x4014>
  404750:	cmp	x0, #0x6
  404754:	b.eq	405154 <ferror@plt+0x3fc4>  // b.none
  404758:	cmp	x0, #0x6
  40475c:	b.gt	4051a4 <ferror@plt+0x4014>
  404760:	cmp	x0, #0x5
  404764:	b.eq	405178 <ferror@plt+0x3fe8>  // b.none
  404768:	cmp	x0, #0x5
  40476c:	b.gt	4051a4 <ferror@plt+0x4014>
  404770:	cmp	x0, #0x4
  404774:	b.eq	405154 <ferror@plt+0x3fc4>  // b.none
  404778:	cmp	x0, #0x4
  40477c:	b.gt	4051a4 <ferror@plt+0x4014>
  404780:	cmp	x0, #0x3
  404784:	b.eq	405130 <ferror@plt+0x3fa0>  // b.none
  404788:	cmp	x0, #0x3
  40478c:	b.gt	4051a4 <ferror@plt+0x4014>
  404790:	cmp	x0, #0x2
  404794:	b.eq	405154 <ferror@plt+0x3fc4>  // b.none
  404798:	cmp	x0, #0x2
  40479c:	b.gt	4051a4 <ferror@plt+0x4014>
  4047a0:	cmp	x0, #0x0
  4047a4:	b.eq	4047b4 <ferror@plt+0x3624>  // b.none
  4047a8:	cmp	x0, #0x1
  4047ac:	b.eq	405160 <ferror@plt+0x3fd0>  // b.none
  4047b0:	b	4051a4 <ferror@plt+0x4014>
  4047b4:	str	xzr, [sp, #632]
  4047b8:	ldr	x1, [sp, #592]
  4047bc:	ldr	x0, [sp, #624]
  4047c0:	cmp	x1, x0
  4047c4:	b.hi	4047e8 <ferror@plt+0x3658>  // b.pmore
  4047c8:	ldr	x1, [sp, #592]
  4047cc:	ldr	x0, [sp, #624]
  4047d0:	cmp	x1, x0
  4047d4:	b.ne	40481c <ferror@plt+0x368c>  // b.any
  4047d8:	ldr	x1, [sp, #584]
  4047dc:	ldr	x0, [sp, #616]
  4047e0:	cmp	x1, x0
  4047e4:	b.cc	40481c <ferror@plt+0x368c>  // b.lo, b.ul, b.last
  4047e8:	ldr	x0, [sp, #592]
  4047ec:	lsr	x0, x0, #1
  4047f0:	str	x0, [sp, #520]
  4047f4:	ldr	x0, [sp, #592]
  4047f8:	lsl	x1, x0, #63
  4047fc:	ldr	x0, [sp, #584]
  404800:	lsr	x0, x0, #1
  404804:	orr	x0, x1, x0
  404808:	str	x0, [sp, #512]
  40480c:	ldr	x0, [sp, #584]
  404810:	lsl	x0, x0, #63
  404814:	str	x0, [sp, #504]
  404818:	b	40483c <ferror@plt+0x36ac>
  40481c:	ldr	x0, [sp, #640]
  404820:	sub	x0, x0, #0x1
  404824:	str	x0, [sp, #640]
  404828:	ldr	x0, [sp, #592]
  40482c:	str	x0, [sp, #520]
  404830:	ldr	x0, [sp, #584]
  404834:	str	x0, [sp, #512]
  404838:	str	xzr, [sp, #504]
  40483c:	ldr	x0, [sp, #624]
  404840:	lsl	x1, x0, #12
  404844:	ldr	x0, [sp, #616]
  404848:	lsr	x0, x0, #52
  40484c:	orr	x0, x1, x0
  404850:	str	x0, [sp, #624]
  404854:	ldr	x0, [sp, #616]
  404858:	lsl	x0, x0, #12
  40485c:	str	x0, [sp, #616]
  404860:	ldr	x0, [sp, #624]
  404864:	lsr	x0, x0, #32
  404868:	str	x0, [sp, #376]
  40486c:	ldr	x0, [sp, #624]
  404870:	and	x0, x0, #0xffffffff
  404874:	str	x0, [sp, #368]
  404878:	ldr	x0, [sp, #520]
  40487c:	ldr	x1, [sp, #376]
  404880:	udiv	x2, x0, x1
  404884:	ldr	x1, [sp, #376]
  404888:	mul	x1, x2, x1
  40488c:	sub	x0, x0, x1
  404890:	str	x0, [sp, #464]
  404894:	ldr	x1, [sp, #520]
  404898:	ldr	x0, [sp, #376]
  40489c:	udiv	x0, x1, x0
  4048a0:	str	x0, [sp, #480]
  4048a4:	ldr	x1, [sp, #480]
  4048a8:	ldr	x0, [sp, #368]
  4048ac:	mul	x0, x1, x0
  4048b0:	str	x0, [sp, #360]
  4048b4:	ldr	x0, [sp, #464]
  4048b8:	lsl	x1, x0, #32
  4048bc:	ldr	x0, [sp, #512]
  4048c0:	lsr	x0, x0, #32
  4048c4:	orr	x0, x1, x0
  4048c8:	str	x0, [sp, #464]
  4048cc:	ldr	x1, [sp, #464]
  4048d0:	ldr	x0, [sp, #360]
  4048d4:	cmp	x1, x0
  4048d8:	b.cs	404934 <ferror@plt+0x37a4>  // b.hs, b.nlast
  4048dc:	ldr	x0, [sp, #480]
  4048e0:	sub	x0, x0, #0x1
  4048e4:	str	x0, [sp, #480]
  4048e8:	ldr	x1, [sp, #464]
  4048ec:	ldr	x0, [sp, #624]
  4048f0:	add	x0, x1, x0
  4048f4:	str	x0, [sp, #464]
  4048f8:	ldr	x1, [sp, #464]
  4048fc:	ldr	x0, [sp, #624]
  404900:	cmp	x1, x0
  404904:	b.cc	404934 <ferror@plt+0x37a4>  // b.lo, b.ul, b.last
  404908:	ldr	x1, [sp, #464]
  40490c:	ldr	x0, [sp, #360]
  404910:	cmp	x1, x0
  404914:	b.cs	404934 <ferror@plt+0x37a4>  // b.hs, b.nlast
  404918:	ldr	x0, [sp, #480]
  40491c:	sub	x0, x0, #0x1
  404920:	str	x0, [sp, #480]
  404924:	ldr	x1, [sp, #464]
  404928:	ldr	x0, [sp, #624]
  40492c:	add	x0, x1, x0
  404930:	str	x0, [sp, #464]
  404934:	ldr	x1, [sp, #464]
  404938:	ldr	x0, [sp, #360]
  40493c:	sub	x0, x1, x0
  404940:	str	x0, [sp, #464]
  404944:	ldr	x0, [sp, #464]
  404948:	ldr	x1, [sp, #376]
  40494c:	udiv	x2, x0, x1
  404950:	ldr	x1, [sp, #376]
  404954:	mul	x1, x2, x1
  404958:	sub	x0, x0, x1
  40495c:	str	x0, [sp, #456]
  404960:	ldr	x1, [sp, #464]
  404964:	ldr	x0, [sp, #376]
  404968:	udiv	x0, x1, x0
  40496c:	str	x0, [sp, #472]
  404970:	ldr	x1, [sp, #472]
  404974:	ldr	x0, [sp, #368]
  404978:	mul	x0, x1, x0
  40497c:	str	x0, [sp, #360]
  404980:	ldr	x0, [sp, #456]
  404984:	lsl	x1, x0, #32
  404988:	ldr	x0, [sp, #512]
  40498c:	and	x0, x0, #0xffffffff
  404990:	orr	x0, x1, x0
  404994:	str	x0, [sp, #456]
  404998:	ldr	x1, [sp, #456]
  40499c:	ldr	x0, [sp, #360]
  4049a0:	cmp	x1, x0
  4049a4:	b.cs	404a00 <ferror@plt+0x3870>  // b.hs, b.nlast
  4049a8:	ldr	x0, [sp, #472]
  4049ac:	sub	x0, x0, #0x1
  4049b0:	str	x0, [sp, #472]
  4049b4:	ldr	x1, [sp, #456]
  4049b8:	ldr	x0, [sp, #624]
  4049bc:	add	x0, x1, x0
  4049c0:	str	x0, [sp, #456]
  4049c4:	ldr	x1, [sp, #456]
  4049c8:	ldr	x0, [sp, #624]
  4049cc:	cmp	x1, x0
  4049d0:	b.cc	404a00 <ferror@plt+0x3870>  // b.lo, b.ul, b.last
  4049d4:	ldr	x1, [sp, #456]
  4049d8:	ldr	x0, [sp, #360]
  4049dc:	cmp	x1, x0
  4049e0:	b.cs	404a00 <ferror@plt+0x3870>  // b.hs, b.nlast
  4049e4:	ldr	x0, [sp, #472]
  4049e8:	sub	x0, x0, #0x1
  4049ec:	str	x0, [sp, #472]
  4049f0:	ldr	x1, [sp, #456]
  4049f4:	ldr	x0, [sp, #624]
  4049f8:	add	x0, x1, x0
  4049fc:	str	x0, [sp, #456]
  404a00:	ldr	x1, [sp, #456]
  404a04:	ldr	x0, [sp, #360]
  404a08:	sub	x0, x1, x0
  404a0c:	str	x0, [sp, #456]
  404a10:	ldr	x0, [sp, #480]
  404a14:	lsl	x0, x0, #32
  404a18:	ldr	x1, [sp, #472]
  404a1c:	orr	x0, x1, x0
  404a20:	str	x0, [sp, #544]
  404a24:	ldr	x0, [sp, #456]
  404a28:	str	x0, [sp, #496]
  404a2c:	ldr	x0, [sp, #544]
  404a30:	str	w0, [sp, #356]
  404a34:	ldr	x0, [sp, #544]
  404a38:	lsr	x0, x0, #32
  404a3c:	str	w0, [sp, #352]
  404a40:	ldr	x0, [sp, #616]
  404a44:	str	w0, [sp, #348]
  404a48:	ldr	x0, [sp, #616]
  404a4c:	lsr	x0, x0, #32
  404a50:	str	w0, [sp, #344]
  404a54:	ldr	w1, [sp, #356]
  404a58:	ldr	w0, [sp, #348]
  404a5c:	mul	x0, x1, x0
  404a60:	str	x0, [sp, #336]
  404a64:	ldr	w1, [sp, #356]
  404a68:	ldr	w0, [sp, #344]
  404a6c:	mul	x0, x1, x0
  404a70:	str	x0, [sp, #328]
  404a74:	ldr	w1, [sp, #352]
  404a78:	ldr	w0, [sp, #348]
  404a7c:	mul	x0, x1, x0
  404a80:	str	x0, [sp, #320]
  404a84:	ldr	w1, [sp, #352]
  404a88:	ldr	w0, [sp, #344]
  404a8c:	mul	x0, x1, x0
  404a90:	str	x0, [sp, #448]
  404a94:	ldr	x0, [sp, #336]
  404a98:	lsr	x0, x0, #32
  404a9c:	ldr	x1, [sp, #328]
  404aa0:	add	x0, x1, x0
  404aa4:	str	x0, [sp, #328]
  404aa8:	ldr	x1, [sp, #328]
  404aac:	ldr	x0, [sp, #320]
  404ab0:	add	x0, x1, x0
  404ab4:	str	x0, [sp, #328]
  404ab8:	ldr	x1, [sp, #328]
  404abc:	ldr	x0, [sp, #320]
  404ac0:	cmp	x1, x0
  404ac4:	b.cs	404ad8 <ferror@plt+0x3948>  // b.hs, b.nlast
  404ac8:	ldr	x1, [sp, #448]
  404acc:	mov	x0, #0x100000000           	// #4294967296
  404ad0:	add	x0, x1, x0
  404ad4:	str	x0, [sp, #448]
  404ad8:	ldr	x0, [sp, #328]
  404adc:	lsr	x0, x0, #32
  404ae0:	ldr	x1, [sp, #448]
  404ae4:	add	x0, x1, x0
  404ae8:	str	x0, [sp, #312]
  404aec:	ldr	x0, [sp, #328]
  404af0:	and	x0, x0, #0xffffffff
  404af4:	lsl	x1, x0, #32
  404af8:	ldr	x0, [sp, #336]
  404afc:	and	x0, x0, #0xffffffff
  404b00:	add	x0, x1, x0
  404b04:	str	x0, [sp, #304]
  404b08:	ldr	x0, [sp, #504]
  404b0c:	str	x0, [sp, #488]
  404b10:	ldr	x1, [sp, #312]
  404b14:	ldr	x0, [sp, #496]
  404b18:	cmp	x1, x0
  404b1c:	b.hi	404b40 <ferror@plt+0x39b0>  // b.pmore
  404b20:	ldr	x1, [sp, #312]
  404b24:	ldr	x0, [sp, #496]
  404b28:	cmp	x1, x0
  404b2c:	b.ne	404c40 <ferror@plt+0x3ab0>  // b.any
  404b30:	ldr	x1, [sp, #304]
  404b34:	ldr	x0, [sp, #488]
  404b38:	cmp	x1, x0
  404b3c:	b.ls	404c40 <ferror@plt+0x3ab0>  // b.plast
  404b40:	ldr	x0, [sp, #544]
  404b44:	sub	x0, x0, #0x1
  404b48:	str	x0, [sp, #544]
  404b4c:	ldr	x1, [sp, #616]
  404b50:	ldr	x0, [sp, #488]
  404b54:	add	x0, x1, x0
  404b58:	str	x0, [sp, #296]
  404b5c:	ldr	x1, [sp, #624]
  404b60:	ldr	x0, [sp, #496]
  404b64:	add	x1, x1, x0
  404b68:	ldr	x2, [sp, #296]
  404b6c:	ldr	x0, [sp, #616]
  404b70:	cmp	x2, x0
  404b74:	cset	w0, cc  // cc = lo, ul, last
  404b78:	and	w0, w0, #0xff
  404b7c:	and	x0, x0, #0xff
  404b80:	add	x0, x1, x0
  404b84:	str	x0, [sp, #496]
  404b88:	ldr	x0, [sp, #296]
  404b8c:	str	x0, [sp, #488]
  404b90:	ldr	x1, [sp, #496]
  404b94:	ldr	x0, [sp, #624]
  404b98:	cmp	x1, x0
  404b9c:	b.hi	404bc0 <ferror@plt+0x3a30>  // b.pmore
  404ba0:	ldr	x1, [sp, #496]
  404ba4:	ldr	x0, [sp, #624]
  404ba8:	cmp	x1, x0
  404bac:	b.ne	404c40 <ferror@plt+0x3ab0>  // b.any
  404bb0:	ldr	x1, [sp, #488]
  404bb4:	ldr	x0, [sp, #616]
  404bb8:	cmp	x1, x0
  404bbc:	b.cc	404c40 <ferror@plt+0x3ab0>  // b.lo, b.ul, b.last
  404bc0:	ldr	x1, [sp, #312]
  404bc4:	ldr	x0, [sp, #496]
  404bc8:	cmp	x1, x0
  404bcc:	b.hi	404bf0 <ferror@plt+0x3a60>  // b.pmore
  404bd0:	ldr	x1, [sp, #312]
  404bd4:	ldr	x0, [sp, #496]
  404bd8:	cmp	x1, x0
  404bdc:	b.ne	404c40 <ferror@plt+0x3ab0>  // b.any
  404be0:	ldr	x1, [sp, #304]
  404be4:	ldr	x0, [sp, #488]
  404be8:	cmp	x1, x0
  404bec:	b.ls	404c40 <ferror@plt+0x3ab0>  // b.plast
  404bf0:	ldr	x0, [sp, #544]
  404bf4:	sub	x0, x0, #0x1
  404bf8:	str	x0, [sp, #544]
  404bfc:	ldr	x1, [sp, #616]
  404c00:	ldr	x0, [sp, #488]
  404c04:	add	x0, x1, x0
  404c08:	str	x0, [sp, #288]
  404c0c:	ldr	x1, [sp, #624]
  404c10:	ldr	x0, [sp, #496]
  404c14:	add	x1, x1, x0
  404c18:	ldr	x2, [sp, #288]
  404c1c:	ldr	x0, [sp, #616]
  404c20:	cmp	x2, x0
  404c24:	cset	w0, cc  // cc = lo, ul, last
  404c28:	and	w0, w0, #0xff
  404c2c:	and	x0, x0, #0xff
  404c30:	add	x0, x1, x0
  404c34:	str	x0, [sp, #496]
  404c38:	ldr	x0, [sp, #288]
  404c3c:	str	x0, [sp, #488]
  404c40:	ldr	x1, [sp, #488]
  404c44:	ldr	x0, [sp, #304]
  404c48:	sub	x0, x1, x0
  404c4c:	str	x0, [sp, #280]
  404c50:	ldr	x1, [sp, #496]
  404c54:	ldr	x0, [sp, #312]
  404c58:	sub	x1, x1, x0
  404c5c:	ldr	x2, [sp, #280]
  404c60:	ldr	x0, [sp, #488]
  404c64:	cmp	x2, x0
  404c68:	cset	w0, hi  // hi = pmore
  404c6c:	and	w0, w0, #0xff
  404c70:	and	x0, x0, #0xff
  404c74:	sub	x0, x1, x0
  404c78:	str	x0, [sp, #496]
  404c7c:	ldr	x0, [sp, #280]
  404c80:	str	x0, [sp, #488]
  404c84:	ldr	x1, [sp, #496]
  404c88:	ldr	x0, [sp, #624]
  404c8c:	cmp	x1, x0
  404c90:	b.ne	404ca0 <ferror@plt+0x3b10>  // b.any
  404c94:	mov	x0, #0xffffffffffffffff    	// #-1
  404c98:	str	x0, [sp, #552]
  404c9c:	b	4051a4 <ferror@plt+0x4014>
  404ca0:	ldr	x0, [sp, #624]
  404ca4:	lsr	x0, x0, #32
  404ca8:	str	x0, [sp, #272]
  404cac:	ldr	x0, [sp, #624]
  404cb0:	and	x0, x0, #0xffffffff
  404cb4:	str	x0, [sp, #264]
  404cb8:	ldr	x0, [sp, #496]
  404cbc:	ldr	x1, [sp, #272]
  404cc0:	udiv	x2, x0, x1
  404cc4:	ldr	x1, [sp, #272]
  404cc8:	mul	x1, x2, x1
  404ccc:	sub	x0, x0, x1
  404cd0:	str	x0, [sp, #424]
  404cd4:	ldr	x1, [sp, #496]
  404cd8:	ldr	x0, [sp, #272]
  404cdc:	udiv	x0, x1, x0
  404ce0:	str	x0, [sp, #440]
  404ce4:	ldr	x1, [sp, #440]
  404ce8:	ldr	x0, [sp, #264]
  404cec:	mul	x0, x1, x0
  404cf0:	str	x0, [sp, #256]
  404cf4:	ldr	x0, [sp, #424]
  404cf8:	lsl	x1, x0, #32
  404cfc:	ldr	x0, [sp, #488]
  404d00:	lsr	x0, x0, #32
  404d04:	orr	x0, x1, x0
  404d08:	str	x0, [sp, #424]
  404d0c:	ldr	x1, [sp, #424]
  404d10:	ldr	x0, [sp, #256]
  404d14:	cmp	x1, x0
  404d18:	b.cs	404d74 <ferror@plt+0x3be4>  // b.hs, b.nlast
  404d1c:	ldr	x0, [sp, #440]
  404d20:	sub	x0, x0, #0x1
  404d24:	str	x0, [sp, #440]
  404d28:	ldr	x1, [sp, #424]
  404d2c:	ldr	x0, [sp, #624]
  404d30:	add	x0, x1, x0
  404d34:	str	x0, [sp, #424]
  404d38:	ldr	x1, [sp, #424]
  404d3c:	ldr	x0, [sp, #624]
  404d40:	cmp	x1, x0
  404d44:	b.cc	404d74 <ferror@plt+0x3be4>  // b.lo, b.ul, b.last
  404d48:	ldr	x1, [sp, #424]
  404d4c:	ldr	x0, [sp, #256]
  404d50:	cmp	x1, x0
  404d54:	b.cs	404d74 <ferror@plt+0x3be4>  // b.hs, b.nlast
  404d58:	ldr	x0, [sp, #440]
  404d5c:	sub	x0, x0, #0x1
  404d60:	str	x0, [sp, #440]
  404d64:	ldr	x1, [sp, #424]
  404d68:	ldr	x0, [sp, #624]
  404d6c:	add	x0, x1, x0
  404d70:	str	x0, [sp, #424]
  404d74:	ldr	x1, [sp, #424]
  404d78:	ldr	x0, [sp, #256]
  404d7c:	sub	x0, x1, x0
  404d80:	str	x0, [sp, #424]
  404d84:	ldr	x0, [sp, #424]
  404d88:	ldr	x1, [sp, #272]
  404d8c:	udiv	x2, x0, x1
  404d90:	ldr	x1, [sp, #272]
  404d94:	mul	x1, x2, x1
  404d98:	sub	x0, x0, x1
  404d9c:	str	x0, [sp, #416]
  404da0:	ldr	x1, [sp, #424]
  404da4:	ldr	x0, [sp, #272]
  404da8:	udiv	x0, x1, x0
  404dac:	str	x0, [sp, #432]
  404db0:	ldr	x1, [sp, #432]
  404db4:	ldr	x0, [sp, #264]
  404db8:	mul	x0, x1, x0
  404dbc:	str	x0, [sp, #256]
  404dc0:	ldr	x0, [sp, #416]
  404dc4:	lsl	x1, x0, #32
  404dc8:	ldr	x0, [sp, #488]
  404dcc:	and	x0, x0, #0xffffffff
  404dd0:	orr	x0, x1, x0
  404dd4:	str	x0, [sp, #416]
  404dd8:	ldr	x1, [sp, #416]
  404ddc:	ldr	x0, [sp, #256]
  404de0:	cmp	x1, x0
  404de4:	b.cs	404e40 <ferror@plt+0x3cb0>  // b.hs, b.nlast
  404de8:	ldr	x0, [sp, #432]
  404dec:	sub	x0, x0, #0x1
  404df0:	str	x0, [sp, #432]
  404df4:	ldr	x1, [sp, #416]
  404df8:	ldr	x0, [sp, #624]
  404dfc:	add	x0, x1, x0
  404e00:	str	x0, [sp, #416]
  404e04:	ldr	x1, [sp, #416]
  404e08:	ldr	x0, [sp, #624]
  404e0c:	cmp	x1, x0
  404e10:	b.cc	404e40 <ferror@plt+0x3cb0>  // b.lo, b.ul, b.last
  404e14:	ldr	x1, [sp, #416]
  404e18:	ldr	x0, [sp, #256]
  404e1c:	cmp	x1, x0
  404e20:	b.cs	404e40 <ferror@plt+0x3cb0>  // b.hs, b.nlast
  404e24:	ldr	x0, [sp, #432]
  404e28:	sub	x0, x0, #0x1
  404e2c:	str	x0, [sp, #432]
  404e30:	ldr	x1, [sp, #416]
  404e34:	ldr	x0, [sp, #624]
  404e38:	add	x0, x1, x0
  404e3c:	str	x0, [sp, #416]
  404e40:	ldr	x1, [sp, #416]
  404e44:	ldr	x0, [sp, #256]
  404e48:	sub	x0, x1, x0
  404e4c:	str	x0, [sp, #416]
  404e50:	ldr	x0, [sp, #440]
  404e54:	lsl	x0, x0, #32
  404e58:	ldr	x1, [sp, #432]
  404e5c:	orr	x0, x1, x0
  404e60:	str	x0, [sp, #552]
  404e64:	ldr	x0, [sp, #416]
  404e68:	str	x0, [sp, #496]
  404e6c:	ldr	x0, [sp, #552]
  404e70:	str	w0, [sp, #252]
  404e74:	ldr	x0, [sp, #552]
  404e78:	lsr	x0, x0, #32
  404e7c:	str	w0, [sp, #248]
  404e80:	ldr	x0, [sp, #616]
  404e84:	str	w0, [sp, #244]
  404e88:	ldr	x0, [sp, #616]
  404e8c:	lsr	x0, x0, #32
  404e90:	str	w0, [sp, #240]
  404e94:	ldr	w1, [sp, #252]
  404e98:	ldr	w0, [sp, #244]
  404e9c:	mul	x0, x1, x0
  404ea0:	str	x0, [sp, #232]
  404ea4:	ldr	w1, [sp, #252]
  404ea8:	ldr	w0, [sp, #240]
  404eac:	mul	x0, x1, x0
  404eb0:	str	x0, [sp, #224]
  404eb4:	ldr	w1, [sp, #248]
  404eb8:	ldr	w0, [sp, #244]
  404ebc:	mul	x0, x1, x0
  404ec0:	str	x0, [sp, #216]
  404ec4:	ldr	w1, [sp, #248]
  404ec8:	ldr	w0, [sp, #240]
  404ecc:	mul	x0, x1, x0
  404ed0:	str	x0, [sp, #408]
  404ed4:	ldr	x0, [sp, #232]
  404ed8:	lsr	x0, x0, #32
  404edc:	ldr	x1, [sp, #224]
  404ee0:	add	x0, x1, x0
  404ee4:	str	x0, [sp, #224]
  404ee8:	ldr	x1, [sp, #224]
  404eec:	ldr	x0, [sp, #216]
  404ef0:	add	x0, x1, x0
  404ef4:	str	x0, [sp, #224]
  404ef8:	ldr	x1, [sp, #224]
  404efc:	ldr	x0, [sp, #216]
  404f00:	cmp	x1, x0
  404f04:	b.cs	404f18 <ferror@plt+0x3d88>  // b.hs, b.nlast
  404f08:	ldr	x1, [sp, #408]
  404f0c:	mov	x0, #0x100000000           	// #4294967296
  404f10:	add	x0, x1, x0
  404f14:	str	x0, [sp, #408]
  404f18:	ldr	x0, [sp, #224]
  404f1c:	lsr	x0, x0, #32
  404f20:	ldr	x1, [sp, #408]
  404f24:	add	x0, x1, x0
  404f28:	str	x0, [sp, #312]
  404f2c:	ldr	x0, [sp, #224]
  404f30:	and	x0, x0, #0xffffffff
  404f34:	lsl	x1, x0, #32
  404f38:	ldr	x0, [sp, #232]
  404f3c:	and	x0, x0, #0xffffffff
  404f40:	add	x0, x1, x0
  404f44:	str	x0, [sp, #304]
  404f48:	str	xzr, [sp, #488]
  404f4c:	ldr	x1, [sp, #312]
  404f50:	ldr	x0, [sp, #496]
  404f54:	cmp	x1, x0
  404f58:	b.hi	404f7c <ferror@plt+0x3dec>  // b.pmore
  404f5c:	ldr	x1, [sp, #312]
  404f60:	ldr	x0, [sp, #496]
  404f64:	cmp	x1, x0
  404f68:	b.ne	40507c <ferror@plt+0x3eec>  // b.any
  404f6c:	ldr	x1, [sp, #304]
  404f70:	ldr	x0, [sp, #488]
  404f74:	cmp	x1, x0
  404f78:	b.ls	40507c <ferror@plt+0x3eec>  // b.plast
  404f7c:	ldr	x0, [sp, #552]
  404f80:	sub	x0, x0, #0x1
  404f84:	str	x0, [sp, #552]
  404f88:	ldr	x1, [sp, #616]
  404f8c:	ldr	x0, [sp, #488]
  404f90:	add	x0, x1, x0
  404f94:	str	x0, [sp, #208]
  404f98:	ldr	x1, [sp, #624]
  404f9c:	ldr	x0, [sp, #496]
  404fa0:	add	x1, x1, x0
  404fa4:	ldr	x2, [sp, #208]
  404fa8:	ldr	x0, [sp, #616]
  404fac:	cmp	x2, x0
  404fb0:	cset	w0, cc  // cc = lo, ul, last
  404fb4:	and	w0, w0, #0xff
  404fb8:	and	x0, x0, #0xff
  404fbc:	add	x0, x1, x0
  404fc0:	str	x0, [sp, #496]
  404fc4:	ldr	x0, [sp, #208]
  404fc8:	str	x0, [sp, #488]
  404fcc:	ldr	x1, [sp, #496]
  404fd0:	ldr	x0, [sp, #624]
  404fd4:	cmp	x1, x0
  404fd8:	b.hi	404ffc <ferror@plt+0x3e6c>  // b.pmore
  404fdc:	ldr	x1, [sp, #496]
  404fe0:	ldr	x0, [sp, #624]
  404fe4:	cmp	x1, x0
  404fe8:	b.ne	40507c <ferror@plt+0x3eec>  // b.any
  404fec:	ldr	x1, [sp, #488]
  404ff0:	ldr	x0, [sp, #616]
  404ff4:	cmp	x1, x0
  404ff8:	b.cc	40507c <ferror@plt+0x3eec>  // b.lo, b.ul, b.last
  404ffc:	ldr	x1, [sp, #312]
  405000:	ldr	x0, [sp, #496]
  405004:	cmp	x1, x0
  405008:	b.hi	40502c <ferror@plt+0x3e9c>  // b.pmore
  40500c:	ldr	x1, [sp, #312]
  405010:	ldr	x0, [sp, #496]
  405014:	cmp	x1, x0
  405018:	b.ne	40507c <ferror@plt+0x3eec>  // b.any
  40501c:	ldr	x1, [sp, #304]
  405020:	ldr	x0, [sp, #488]
  405024:	cmp	x1, x0
  405028:	b.ls	40507c <ferror@plt+0x3eec>  // b.plast
  40502c:	ldr	x0, [sp, #552]
  405030:	sub	x0, x0, #0x1
  405034:	str	x0, [sp, #552]
  405038:	ldr	x1, [sp, #616]
  40503c:	ldr	x0, [sp, #488]
  405040:	add	x0, x1, x0
  405044:	str	x0, [sp, #200]
  405048:	ldr	x1, [sp, #624]
  40504c:	ldr	x0, [sp, #496]
  405050:	add	x1, x1, x0
  405054:	ldr	x2, [sp, #200]
  405058:	ldr	x0, [sp, #616]
  40505c:	cmp	x2, x0
  405060:	cset	w0, cc  // cc = lo, ul, last
  405064:	and	w0, w0, #0xff
  405068:	and	x0, x0, #0xff
  40506c:	add	x0, x1, x0
  405070:	str	x0, [sp, #496]
  405074:	ldr	x0, [sp, #200]
  405078:	str	x0, [sp, #488]
  40507c:	ldr	x1, [sp, #496]
  405080:	ldr	x0, [sp, #312]
  405084:	cmp	x1, x0
  405088:	b.ne	40509c <ferror@plt+0x3f0c>  // b.any
  40508c:	ldr	x1, [sp, #488]
  405090:	ldr	x0, [sp, #304]
  405094:	cmp	x1, x0
  405098:	b.eq	4051a4 <ferror@plt+0x4014>  // b.none
  40509c:	ldr	x0, [sp, #552]
  4050a0:	orr	x0, x0, #0x1
  4050a4:	str	x0, [sp, #552]
  4050a8:	b	4051a4 <ferror@plt+0x4014>
  4050ac:	ldr	x0, [sp, #592]
  4050b0:	and	x0, x0, #0x800000000000
  4050b4:	cmp	x0, #0x0
  4050b8:	b.eq	4050e8 <ferror@plt+0x3f58>  // b.none
  4050bc:	ldr	x0, [sp, #624]
  4050c0:	and	x0, x0, #0x800000000000
  4050c4:	cmp	x0, #0x0
  4050c8:	b.ne	4050e8 <ferror@plt+0x3f58>  // b.any
  4050cc:	ldr	x0, [sp, #384]
  4050d0:	str	x0, [sp, #648]
  4050d4:	ldr	x0, [sp, #616]
  4050d8:	str	x0, [sp, #552]
  4050dc:	ldr	x0, [sp, #624]
  4050e0:	str	x0, [sp, #544]
  4050e4:	b	405100 <ferror@plt+0x3f70>
  4050e8:	ldr	x0, [sp, #392]
  4050ec:	str	x0, [sp, #648]
  4050f0:	ldr	x0, [sp, #584]
  4050f4:	str	x0, [sp, #552]
  4050f8:	ldr	x0, [sp, #592]
  4050fc:	str	x0, [sp, #544]
  405100:	mov	x0, #0x3                   	// #3
  405104:	str	x0, [sp, #632]
  405108:	b	4051a4 <ferror@plt+0x4014>
  40510c:	ldr	x0, [sp, #392]
  405110:	str	x0, [sp, #648]
  405114:	ldr	x0, [sp, #584]
  405118:	str	x0, [sp, #552]
  40511c:	ldr	x0, [sp, #592]
  405120:	str	x0, [sp, #544]
  405124:	ldr	x0, [sp, #576]
  405128:	str	x0, [sp, #632]
  40512c:	b	4051a4 <ferror@plt+0x4014>
  405130:	ldr	x0, [sp, #384]
  405134:	str	x0, [sp, #648]
  405138:	ldr	x0, [sp, #616]
  40513c:	str	x0, [sp, #552]
  405140:	ldr	x0, [sp, #624]
  405144:	str	x0, [sp, #544]
  405148:	ldr	x0, [sp, #608]
  40514c:	str	x0, [sp, #632]
  405150:	b	4051a4 <ferror@plt+0x4014>
  405154:	mov	x0, #0x1                   	// #1
  405158:	str	x0, [sp, #632]
  40515c:	b	4051a4 <ferror@plt+0x4014>
  405160:	ldr	w0, [sp, #564]
  405164:	orr	w0, w0, #0x2
  405168:	str	w0, [sp, #564]
  40516c:	mov	x0, #0x2                   	// #2
  405170:	str	x0, [sp, #632]
  405174:	b	4051a4 <ferror@plt+0x4014>
  405178:	str	xzr, [sp, #648]
  40517c:	mov	x0, #0x3                   	// #3
  405180:	str	x0, [sp, #632]
  405184:	mov	x0, #0xffffffffffffffff    	// #-1
  405188:	str	x0, [sp, #552]
  40518c:	mov	x0, #0xffffffffffff        	// #281474976710655
  405190:	str	x0, [sp, #544]
  405194:	ldr	w0, [sp, #564]
  405198:	orr	w0, w0, #0x1
  40519c:	str	w0, [sp, #564]
  4051a0:	b	4051a4 <ferror@plt+0x4014>
  4051a4:	nop
  4051a8:	ldr	x0, [sp, #632]
  4051ac:	cmp	x0, #0x3
  4051b0:	b.eq	405944 <ferror@plt+0x47b4>  // b.none
  4051b4:	ldr	x0, [sp, #632]
  4051b8:	cmp	x0, #0x3
  4051bc:	b.gt	40595c <ferror@plt+0x47cc>
  4051c0:	ldr	x0, [sp, #632]
  4051c4:	cmp	x0, #0x2
  4051c8:	b.eq	405930 <ferror@plt+0x47a0>  // b.none
  4051cc:	ldr	x0, [sp, #632]
  4051d0:	cmp	x0, #0x2
  4051d4:	b.gt	40595c <ferror@plt+0x47cc>
  4051d8:	ldr	x0, [sp, #632]
  4051dc:	cmp	x0, #0x0
  4051e0:	b.eq	4051f4 <ferror@plt+0x4064>  // b.none
  4051e4:	ldr	x0, [sp, #632]
  4051e8:	cmp	x0, #0x1
  4051ec:	b.eq	405920 <ferror@plt+0x4790>  // b.none
  4051f0:	b	40595c <ferror@plt+0x47cc>
  4051f4:	ldr	x1, [sp, #640]
  4051f8:	mov	x0, #0x3fff                	// #16383
  4051fc:	add	x0, x1, x0
  405200:	str	x0, [sp, #640]
  405204:	ldr	x0, [sp, #640]
  405208:	cmp	x0, #0x0
  40520c:	b.le	405488 <ferror@plt+0x42f8>
  405210:	ldr	x0, [sp, #552]
  405214:	and	x0, x0, #0x7
  405218:	cmp	x0, #0x0
  40521c:	b.eq	405364 <ferror@plt+0x41d4>  // b.none
  405220:	ldr	w0, [sp, #564]
  405224:	orr	w0, w0, #0x10
  405228:	str	w0, [sp, #564]
  40522c:	ldr	x0, [sp, #400]
  405230:	and	x0, x0, #0xc00000
  405234:	cmp	x0, #0xc00, lsl #12
  405238:	b.eq	40536c <ferror@plt+0x41dc>  // b.none
  40523c:	cmp	x0, #0xc00, lsl #12
  405240:	b.hi	405370 <ferror@plt+0x41e0>  // b.pmore
  405244:	cmp	x0, #0x800, lsl #12
  405248:	b.eq	40530c <ferror@plt+0x417c>  // b.none
  40524c:	cmp	x0, #0x800, lsl #12
  405250:	b.hi	405370 <ferror@plt+0x41e0>  // b.pmore
  405254:	cmp	x0, #0x0
  405258:	b.eq	405268 <ferror@plt+0x40d8>  // b.none
  40525c:	cmp	x0, #0x400, lsl #12
  405260:	b.eq	4052b4 <ferror@plt+0x4124>  // b.none
  405264:	b	405370 <ferror@plt+0x41e0>
  405268:	ldr	x0, [sp, #552]
  40526c:	and	x0, x0, #0xf
  405270:	cmp	x0, #0x4
  405274:	b.eq	40536c <ferror@plt+0x41dc>  // b.none
  405278:	ldr	x0, [sp, #552]
  40527c:	add	x0, x0, #0x4
  405280:	str	x0, [sp, #120]
  405284:	ldr	x1, [sp, #120]
  405288:	ldr	x0, [sp, #552]
  40528c:	cmp	x1, x0
  405290:	cset	w0, cc  // cc = lo, ul, last
  405294:	and	w0, w0, #0xff
  405298:	and	x0, x0, #0xff
  40529c:	ldr	x1, [sp, #544]
  4052a0:	add	x0, x1, x0
  4052a4:	str	x0, [sp, #544]
  4052a8:	ldr	x0, [sp, #120]
  4052ac:	str	x0, [sp, #552]
  4052b0:	b	40536c <ferror@plt+0x41dc>
  4052b4:	ldr	x0, [sp, #648]
  4052b8:	cmp	x0, #0x0
  4052bc:	b.ne	40536c <ferror@plt+0x41dc>  // b.any
  4052c0:	ldr	x0, [sp, #552]
  4052c4:	and	x0, x0, #0x7
  4052c8:	cmp	x0, #0x0
  4052cc:	b.eq	40536c <ferror@plt+0x41dc>  // b.none
  4052d0:	ldr	x0, [sp, #552]
  4052d4:	add	x0, x0, #0x8
  4052d8:	str	x0, [sp, #128]
  4052dc:	ldr	x1, [sp, #128]
  4052e0:	ldr	x0, [sp, #552]
  4052e4:	cmp	x1, x0
  4052e8:	cset	w0, cc  // cc = lo, ul, last
  4052ec:	and	w0, w0, #0xff
  4052f0:	and	x0, x0, #0xff
  4052f4:	ldr	x1, [sp, #544]
  4052f8:	add	x0, x1, x0
  4052fc:	str	x0, [sp, #544]
  405300:	ldr	x0, [sp, #128]
  405304:	str	x0, [sp, #552]
  405308:	b	40536c <ferror@plt+0x41dc>
  40530c:	ldr	x0, [sp, #648]
  405310:	cmp	x0, #0x0
  405314:	b.eq	40536c <ferror@plt+0x41dc>  // b.none
  405318:	ldr	x0, [sp, #552]
  40531c:	and	x0, x0, #0x7
  405320:	cmp	x0, #0x0
  405324:	b.eq	40536c <ferror@plt+0x41dc>  // b.none
  405328:	ldr	x0, [sp, #552]
  40532c:	add	x0, x0, #0x8
  405330:	str	x0, [sp, #136]
  405334:	ldr	x1, [sp, #136]
  405338:	ldr	x0, [sp, #552]
  40533c:	cmp	x1, x0
  405340:	cset	w0, cc  // cc = lo, ul, last
  405344:	and	w0, w0, #0xff
  405348:	and	x0, x0, #0xff
  40534c:	ldr	x1, [sp, #544]
  405350:	add	x0, x1, x0
  405354:	str	x0, [sp, #544]
  405358:	ldr	x0, [sp, #136]
  40535c:	str	x0, [sp, #552]
  405360:	b	40536c <ferror@plt+0x41dc>
  405364:	nop
  405368:	b	405370 <ferror@plt+0x41e0>
  40536c:	nop
  405370:	ldr	x0, [sp, #544]
  405374:	and	x0, x0, #0x10000000000000
  405378:	cmp	x0, #0x0
  40537c:	b.eq	405398 <ferror@plt+0x4208>  // b.none
  405380:	ldr	x0, [sp, #544]
  405384:	and	x0, x0, #0xffefffffffffffff
  405388:	str	x0, [sp, #544]
  40538c:	ldr	x0, [sp, #640]
  405390:	add	x0, x0, #0x1
  405394:	str	x0, [sp, #640]
  405398:	ldr	x0, [sp, #552]
  40539c:	lsr	x1, x0, #3
  4053a0:	ldr	x0, [sp, #544]
  4053a4:	lsl	x0, x0, #61
  4053a8:	orr	x0, x1, x0
  4053ac:	str	x0, [sp, #552]
  4053b0:	ldr	x0, [sp, #544]
  4053b4:	lsr	x0, x0, #3
  4053b8:	str	x0, [sp, #544]
  4053bc:	ldr	x1, [sp, #640]
  4053c0:	mov	x0, #0x7ffe                	// #32766
  4053c4:	cmp	x1, x0
  4053c8:	b.le	405958 <ferror@plt+0x47c8>
  4053cc:	ldr	x0, [sp, #400]
  4053d0:	and	x0, x0, #0xc00000
  4053d4:	cmp	x0, #0x800, lsl #12
  4053d8:	b.eq	40541c <ferror@plt+0x428c>  // b.none
  4053dc:	cmp	x0, #0x800, lsl #12
  4053e0:	b.hi	405434 <ferror@plt+0x42a4>  // b.pmore
  4053e4:	cmp	x0, #0x0
  4053e8:	b.eq	4053f8 <ferror@plt+0x4268>  // b.none
  4053ec:	cmp	x0, #0x400, lsl #12
  4053f0:	b.eq	405404 <ferror@plt+0x4274>  // b.none
  4053f4:	b	405434 <ferror@plt+0x42a4>
  4053f8:	mov	x0, #0x2                   	// #2
  4053fc:	str	x0, [sp, #632]
  405400:	b	405430 <ferror@plt+0x42a0>
  405404:	ldr	x0, [sp, #648]
  405408:	cmp	x0, #0x0
  40540c:	b.ne	405430 <ferror@plt+0x42a0>  // b.any
  405410:	mov	x0, #0x2                   	// #2
  405414:	str	x0, [sp, #632]
  405418:	b	405430 <ferror@plt+0x42a0>
  40541c:	ldr	x0, [sp, #648]
  405420:	cmp	x0, #0x0
  405424:	b.eq	405430 <ferror@plt+0x42a0>  // b.none
  405428:	mov	x0, #0x2                   	// #2
  40542c:	str	x0, [sp, #632]
  405430:	nop
  405434:	ldr	x0, [sp, #632]
  405438:	cmp	x0, #0x2
  40543c:	b.ne	405454 <ferror@plt+0x42c4>  // b.any
  405440:	mov	x0, #0x7fff                	// #32767
  405444:	str	x0, [sp, #640]
  405448:	str	xzr, [sp, #552]
  40544c:	str	xzr, [sp, #544]
  405450:	b	40546c <ferror@plt+0x42dc>
  405454:	mov	x0, #0x7ffe                	// #32766
  405458:	str	x0, [sp, #640]
  40545c:	mov	x0, #0xffffffffffffffff    	// #-1
  405460:	str	x0, [sp, #552]
  405464:	mov	x0, #0xffffffffffffffff    	// #-1
  405468:	str	x0, [sp, #544]
  40546c:	ldr	w0, [sp, #564]
  405470:	orr	w0, w0, #0x4
  405474:	str	w0, [sp, #564]
  405478:	ldr	w0, [sp, #564]
  40547c:	orr	w0, w0, #0x10
  405480:	str	w0, [sp, #564]
  405484:	b	405958 <ferror@plt+0x47c8>
  405488:	mov	w0, #0x1                   	// #1
  40548c:	str	w0, [sp, #196]
  405490:	mov	x1, #0x1                   	// #1
  405494:	ldr	x0, [sp, #640]
  405498:	sub	x0, x1, x0
  40549c:	str	x0, [sp, #640]
  4054a0:	ldr	x0, [sp, #640]
  4054a4:	cmp	x0, #0x74
  4054a8:	b.gt	405780 <ferror@plt+0x45f0>
  4054ac:	ldr	x0, [sp, #640]
  4054b0:	cmp	x0, #0x3f
  4054b4:	b.gt	40552c <ferror@plt+0x439c>
  4054b8:	ldr	x0, [sp, #640]
  4054bc:	mov	w1, w0
  4054c0:	mov	w0, #0x40                  	// #64
  4054c4:	sub	w0, w0, w1
  4054c8:	ldr	x1, [sp, #544]
  4054cc:	lsl	x1, x1, x0
  4054d0:	ldr	x0, [sp, #640]
  4054d4:	mov	w2, w0
  4054d8:	ldr	x0, [sp, #552]
  4054dc:	lsr	x0, x0, x2
  4054e0:	orr	x1, x1, x0
  4054e4:	ldr	x0, [sp, #640]
  4054e8:	mov	w2, w0
  4054ec:	mov	w0, #0x40                  	// #64
  4054f0:	sub	w0, w0, w2
  4054f4:	ldr	x2, [sp, #552]
  4054f8:	lsl	x0, x2, x0
  4054fc:	cmp	x0, #0x0
  405500:	cset	w0, ne  // ne = any
  405504:	and	w0, w0, #0xff
  405508:	sxtw	x0, w0
  40550c:	orr	x0, x1, x0
  405510:	str	x0, [sp, #552]
  405514:	ldr	x0, [sp, #640]
  405518:	mov	w1, w0
  40551c:	ldr	x0, [sp, #544]
  405520:	lsr	x0, x0, x1
  405524:	str	x0, [sp, #544]
  405528:	b	40558c <ferror@plt+0x43fc>
  40552c:	ldr	x0, [sp, #640]
  405530:	sub	w0, w0, #0x40
  405534:	ldr	x1, [sp, #544]
  405538:	lsr	x1, x1, x0
  40553c:	ldr	x0, [sp, #640]
  405540:	cmp	x0, #0x40
  405544:	b.eq	405564 <ferror@plt+0x43d4>  // b.none
  405548:	ldr	x0, [sp, #640]
  40554c:	mov	w2, w0
  405550:	mov	w0, #0x80                  	// #128
  405554:	sub	w0, w0, w2
  405558:	ldr	x2, [sp, #544]
  40555c:	lsl	x0, x2, x0
  405560:	b	405568 <ferror@plt+0x43d8>
  405564:	mov	x0, #0x0                   	// #0
  405568:	ldr	x2, [sp, #552]
  40556c:	orr	x0, x0, x2
  405570:	cmp	x0, #0x0
  405574:	cset	w0, ne  // ne = any
  405578:	and	w0, w0, #0xff
  40557c:	and	x0, x0, #0xff
  405580:	orr	x0, x1, x0
  405584:	str	x0, [sp, #552]
  405588:	str	xzr, [sp, #544]
  40558c:	ldr	x0, [sp, #552]
  405590:	and	x0, x0, #0x7
  405594:	cmp	x0, #0x0
  405598:	b.eq	4056e0 <ferror@plt+0x4550>  // b.none
  40559c:	ldr	w0, [sp, #564]
  4055a0:	orr	w0, w0, #0x10
  4055a4:	str	w0, [sp, #564]
  4055a8:	ldr	x0, [sp, #400]
  4055ac:	and	x0, x0, #0xc00000
  4055b0:	cmp	x0, #0xc00, lsl #12
  4055b4:	b.eq	4056e8 <ferror@plt+0x4558>  // b.none
  4055b8:	cmp	x0, #0xc00, lsl #12
  4055bc:	b.hi	4056ec <ferror@plt+0x455c>  // b.pmore
  4055c0:	cmp	x0, #0x800, lsl #12
  4055c4:	b.eq	405688 <ferror@plt+0x44f8>  // b.none
  4055c8:	cmp	x0, #0x800, lsl #12
  4055cc:	b.hi	4056ec <ferror@plt+0x455c>  // b.pmore
  4055d0:	cmp	x0, #0x0
  4055d4:	b.eq	4055e4 <ferror@plt+0x4454>  // b.none
  4055d8:	cmp	x0, #0x400, lsl #12
  4055dc:	b.eq	405630 <ferror@plt+0x44a0>  // b.none
  4055e0:	b	4056ec <ferror@plt+0x455c>
  4055e4:	ldr	x0, [sp, #552]
  4055e8:	and	x0, x0, #0xf
  4055ec:	cmp	x0, #0x4
  4055f0:	b.eq	4056e8 <ferror@plt+0x4558>  // b.none
  4055f4:	ldr	x0, [sp, #552]
  4055f8:	add	x0, x0, #0x4
  4055fc:	str	x0, [sp, #144]
  405600:	ldr	x1, [sp, #144]
  405604:	ldr	x0, [sp, #552]
  405608:	cmp	x1, x0
  40560c:	cset	w0, cc  // cc = lo, ul, last
  405610:	and	w0, w0, #0xff
  405614:	and	x0, x0, #0xff
  405618:	ldr	x1, [sp, #544]
  40561c:	add	x0, x1, x0
  405620:	str	x0, [sp, #544]
  405624:	ldr	x0, [sp, #144]
  405628:	str	x0, [sp, #552]
  40562c:	b	4056e8 <ferror@plt+0x4558>
  405630:	ldr	x0, [sp, #648]
  405634:	cmp	x0, #0x0
  405638:	b.ne	4056e8 <ferror@plt+0x4558>  // b.any
  40563c:	ldr	x0, [sp, #552]
  405640:	and	x0, x0, #0x7
  405644:	cmp	x0, #0x0
  405648:	b.eq	4056e8 <ferror@plt+0x4558>  // b.none
  40564c:	ldr	x0, [sp, #552]
  405650:	add	x0, x0, #0x8
  405654:	str	x0, [sp, #152]
  405658:	ldr	x1, [sp, #152]
  40565c:	ldr	x0, [sp, #552]
  405660:	cmp	x1, x0
  405664:	cset	w0, cc  // cc = lo, ul, last
  405668:	and	w0, w0, #0xff
  40566c:	and	x0, x0, #0xff
  405670:	ldr	x1, [sp, #544]
  405674:	add	x0, x1, x0
  405678:	str	x0, [sp, #544]
  40567c:	ldr	x0, [sp, #152]
  405680:	str	x0, [sp, #552]
  405684:	b	4056e8 <ferror@plt+0x4558>
  405688:	ldr	x0, [sp, #648]
  40568c:	cmp	x0, #0x0
  405690:	b.eq	4056e8 <ferror@plt+0x4558>  // b.none
  405694:	ldr	x0, [sp, #552]
  405698:	and	x0, x0, #0x7
  40569c:	cmp	x0, #0x0
  4056a0:	b.eq	4056e8 <ferror@plt+0x4558>  // b.none
  4056a4:	ldr	x0, [sp, #552]
  4056a8:	add	x0, x0, #0x8
  4056ac:	str	x0, [sp, #160]
  4056b0:	ldr	x1, [sp, #160]
  4056b4:	ldr	x0, [sp, #552]
  4056b8:	cmp	x1, x0
  4056bc:	cset	w0, cc  // cc = lo, ul, last
  4056c0:	and	w0, w0, #0xff
  4056c4:	and	x0, x0, #0xff
  4056c8:	ldr	x1, [sp, #544]
  4056cc:	add	x0, x1, x0
  4056d0:	str	x0, [sp, #544]
  4056d4:	ldr	x0, [sp, #160]
  4056d8:	str	x0, [sp, #552]
  4056dc:	b	4056e8 <ferror@plt+0x4558>
  4056e0:	nop
  4056e4:	b	4056ec <ferror@plt+0x455c>
  4056e8:	nop
  4056ec:	ldr	x0, [sp, #544]
  4056f0:	and	x0, x0, #0x8000000000000
  4056f4:	cmp	x0, #0x0
  4056f8:	b.eq	40571c <ferror@plt+0x458c>  // b.none
  4056fc:	mov	x0, #0x1                   	// #1
  405700:	str	x0, [sp, #640]
  405704:	str	xzr, [sp, #552]
  405708:	str	xzr, [sp, #544]
  40570c:	ldr	w0, [sp, #564]
  405710:	orr	w0, w0, #0x10
  405714:	str	w0, [sp, #564]
  405718:	b	405744 <ferror@plt+0x45b4>
  40571c:	str	xzr, [sp, #640]
  405720:	ldr	x0, [sp, #552]
  405724:	lsr	x1, x0, #3
  405728:	ldr	x0, [sp, #544]
  40572c:	lsl	x0, x0, #61
  405730:	orr	x0, x1, x0
  405734:	str	x0, [sp, #552]
  405738:	ldr	x0, [sp, #544]
  40573c:	lsr	x0, x0, #3
  405740:	str	x0, [sp, #544]
  405744:	ldr	w0, [sp, #196]
  405748:	cmp	w0, #0x0
  40574c:	b.eq	405958 <ferror@plt+0x47c8>  // b.none
  405750:	ldr	w0, [sp, #564]
  405754:	and	w0, w0, #0x10
  405758:	cmp	w0, #0x0
  40575c:	b.ne	405770 <ferror@plt+0x45e0>  // b.any
  405760:	ldr	x0, [sp, #400]
  405764:	and	x0, x0, #0x800
  405768:	cmp	x0, #0x0
  40576c:	b.eq	405958 <ferror@plt+0x47c8>  // b.none
  405770:	ldr	w0, [sp, #564]
  405774:	orr	w0, w0, #0x8
  405778:	str	w0, [sp, #564]
  40577c:	b	405958 <ferror@plt+0x47c8>
  405780:	str	xzr, [sp, #640]
  405784:	ldr	x1, [sp, #544]
  405788:	ldr	x0, [sp, #552]
  40578c:	orr	x0, x1, x0
  405790:	cmp	x0, #0x0
  405794:	b.eq	405910 <ferror@plt+0x4780>  // b.none
  405798:	mov	x0, #0x1                   	// #1
  40579c:	str	x0, [sp, #552]
  4057a0:	str	xzr, [sp, #544]
  4057a4:	ldr	x0, [sp, #552]
  4057a8:	and	x0, x0, #0x7
  4057ac:	cmp	x0, #0x0
  4057b0:	b.eq	4058f8 <ferror@plt+0x4768>  // b.none
  4057b4:	ldr	w0, [sp, #564]
  4057b8:	orr	w0, w0, #0x10
  4057bc:	str	w0, [sp, #564]
  4057c0:	ldr	x0, [sp, #400]
  4057c4:	and	x0, x0, #0xc00000
  4057c8:	cmp	x0, #0xc00, lsl #12
  4057cc:	b.eq	405900 <ferror@plt+0x4770>  // b.none
  4057d0:	cmp	x0, #0xc00, lsl #12
  4057d4:	b.hi	405904 <ferror@plt+0x4774>  // b.pmore
  4057d8:	cmp	x0, #0x800, lsl #12
  4057dc:	b.eq	4058a0 <ferror@plt+0x4710>  // b.none
  4057e0:	cmp	x0, #0x800, lsl #12
  4057e4:	b.hi	405904 <ferror@plt+0x4774>  // b.pmore
  4057e8:	cmp	x0, #0x0
  4057ec:	b.eq	4057fc <ferror@plt+0x466c>  // b.none
  4057f0:	cmp	x0, #0x400, lsl #12
  4057f4:	b.eq	405848 <ferror@plt+0x46b8>  // b.none
  4057f8:	b	405904 <ferror@plt+0x4774>
  4057fc:	ldr	x0, [sp, #552]
  405800:	and	x0, x0, #0xf
  405804:	cmp	x0, #0x4
  405808:	b.eq	405900 <ferror@plt+0x4770>  // b.none
  40580c:	ldr	x0, [sp, #552]
  405810:	add	x0, x0, #0x4
  405814:	str	x0, [sp, #168]
  405818:	ldr	x1, [sp, #168]
  40581c:	ldr	x0, [sp, #552]
  405820:	cmp	x1, x0
  405824:	cset	w0, cc  // cc = lo, ul, last
  405828:	and	w0, w0, #0xff
  40582c:	and	x0, x0, #0xff
  405830:	ldr	x1, [sp, #544]
  405834:	add	x0, x1, x0
  405838:	str	x0, [sp, #544]
  40583c:	ldr	x0, [sp, #168]
  405840:	str	x0, [sp, #552]
  405844:	b	405900 <ferror@plt+0x4770>
  405848:	ldr	x0, [sp, #648]
  40584c:	cmp	x0, #0x0
  405850:	b.ne	405900 <ferror@plt+0x4770>  // b.any
  405854:	ldr	x0, [sp, #552]
  405858:	and	x0, x0, #0x7
  40585c:	cmp	x0, #0x0
  405860:	b.eq	405900 <ferror@plt+0x4770>  // b.none
  405864:	ldr	x0, [sp, #552]
  405868:	add	x0, x0, #0x8
  40586c:	str	x0, [sp, #176]
  405870:	ldr	x1, [sp, #176]
  405874:	ldr	x0, [sp, #552]
  405878:	cmp	x1, x0
  40587c:	cset	w0, cc  // cc = lo, ul, last
  405880:	and	w0, w0, #0xff
  405884:	and	x0, x0, #0xff
  405888:	ldr	x1, [sp, #544]
  40588c:	add	x0, x1, x0
  405890:	str	x0, [sp, #544]
  405894:	ldr	x0, [sp, #176]
  405898:	str	x0, [sp, #552]
  40589c:	b	405900 <ferror@plt+0x4770>
  4058a0:	ldr	x0, [sp, #648]
  4058a4:	cmp	x0, #0x0
  4058a8:	b.eq	405900 <ferror@plt+0x4770>  // b.none
  4058ac:	ldr	x0, [sp, #552]
  4058b0:	and	x0, x0, #0x7
  4058b4:	cmp	x0, #0x0
  4058b8:	b.eq	405900 <ferror@plt+0x4770>  // b.none
  4058bc:	ldr	x0, [sp, #552]
  4058c0:	add	x0, x0, #0x8
  4058c4:	str	x0, [sp, #184]
  4058c8:	ldr	x1, [sp, #184]
  4058cc:	ldr	x0, [sp, #552]
  4058d0:	cmp	x1, x0
  4058d4:	cset	w0, cc  // cc = lo, ul, last
  4058d8:	and	w0, w0, #0xff
  4058dc:	and	x0, x0, #0xff
  4058e0:	ldr	x1, [sp, #544]
  4058e4:	add	x0, x1, x0
  4058e8:	str	x0, [sp, #544]
  4058ec:	ldr	x0, [sp, #184]
  4058f0:	str	x0, [sp, #552]
  4058f4:	b	405900 <ferror@plt+0x4770>
  4058f8:	nop
  4058fc:	b	405904 <ferror@plt+0x4774>
  405900:	nop
  405904:	ldr	x0, [sp, #552]
  405908:	lsr	x0, x0, #3
  40590c:	str	x0, [sp, #552]
  405910:	ldr	w0, [sp, #564]
  405914:	orr	w0, w0, #0x8
  405918:	str	w0, [sp, #564]
  40591c:	b	405958 <ferror@plt+0x47c8>
  405920:	str	xzr, [sp, #640]
  405924:	str	xzr, [sp, #552]
  405928:	str	xzr, [sp, #544]
  40592c:	b	405958 <ferror@plt+0x47c8>
  405930:	mov	x0, #0x7fff                	// #32767
  405934:	str	x0, [sp, #640]
  405938:	str	xzr, [sp, #552]
  40593c:	str	xzr, [sp, #544]
  405940:	b	405958 <ferror@plt+0x47c8>
  405944:	mov	x0, #0x7fff                	// #32767
  405948:	str	x0, [sp, #640]
  40594c:	ldr	x0, [sp, #544]
  405950:	orr	x0, x0, #0x800000000000
  405954:	str	x0, [sp, #544]
  405958:	nop
  40595c:	ldr	x0, [sp, #552]
  405960:	str	x0, [sp, #48]
  405964:	ldr	x0, [sp, #544]
  405968:	and	x1, x0, #0xffffffffffff
  40596c:	ldr	x0, [sp, #56]
  405970:	bfxil	x0, x1, #0, #48
  405974:	str	x0, [sp, #56]
  405978:	ldr	x0, [sp, #640]
  40597c:	and	w0, w0, #0x7fff
  405980:	and	w1, w0, #0xffff
  405984:	ldrh	w0, [sp, #62]
  405988:	bfxil	w0, w1, #0, #15
  40598c:	strh	w0, [sp, #62]
  405990:	ldr	x0, [sp, #648]
  405994:	and	w0, w0, #0x1
  405998:	and	w1, w0, #0xff
  40599c:	ldrb	w0, [sp, #63]
  4059a0:	bfi	w0, w1, #7, #1
  4059a4:	strb	w0, [sp, #63]
  4059a8:	ldr	q0, [sp, #48]
  4059ac:	str	q0, [sp, #96]
  4059b0:	ldrsw	x0, [sp, #564]
  4059b4:	cmp	x0, #0x0
  4059b8:	b.eq	4059c4 <ferror@plt+0x4834>  // b.none
  4059bc:	ldr	w0, [sp, #564]
  4059c0:	bl	4076c4 <ferror@plt+0x6534>
  4059c4:	ldr	q0, [sp, #96]
  4059c8:	ldp	x29, x30, [sp]
  4059cc:	add	sp, sp, #0x290
  4059d0:	ret
  4059d4:	sub	sp, sp, #0x2a0
  4059d8:	stp	x29, x30, [sp]
  4059dc:	mov	x29, sp
  4059e0:	str	q0, [sp, #32]
  4059e4:	str	q1, [sp, #16]
  4059e8:	str	wzr, [sp, #596]
  4059ec:	str	xzr, [sp, #488]
  4059f0:	mrs	x0, fpcr
  4059f4:	str	x0, [sp, #488]
  4059f8:	ldr	q0, [sp, #32]
  4059fc:	str	q0, [sp, #112]
  405a00:	ldr	x0, [sp, #112]
  405a04:	str	x0, [sp, #608]
  405a08:	ldr	x0, [sp, #120]
  405a0c:	ubfx	x0, x0, #0, #48
  405a10:	str	x0, [sp, #616]
  405a14:	ldrh	w0, [sp, #126]
  405a18:	ubfx	x0, x0, #0, #15
  405a1c:	and	w0, w0, #0xffff
  405a20:	and	x0, x0, #0xffff
  405a24:	str	x0, [sp, #600]
  405a28:	ldrb	w0, [sp, #127]
  405a2c:	ubfx	x0, x0, #7, #1
  405a30:	and	w0, w0, #0xff
  405a34:	and	x0, x0, #0xff
  405a38:	str	x0, [sp, #480]
  405a3c:	ldr	x0, [sp, #600]
  405a40:	cmp	x0, #0x0
  405a44:	b.eq	405aa0 <ferror@plt+0x4910>  // b.none
  405a48:	ldr	x1, [sp, #600]
  405a4c:	mov	x0, #0x7fff                	// #32767
  405a50:	cmp	x1, x0
  405a54:	b.eq	405b94 <ferror@plt+0x4a04>  // b.none
  405a58:	ldr	x0, [sp, #616]
  405a5c:	orr	x0, x0, #0x1000000000000
  405a60:	str	x0, [sp, #616]
  405a64:	ldr	x0, [sp, #616]
  405a68:	lsl	x1, x0, #3
  405a6c:	ldr	x0, [sp, #608]
  405a70:	lsr	x0, x0, #61
  405a74:	orr	x0, x1, x0
  405a78:	str	x0, [sp, #616]
  405a7c:	ldr	x0, [sp, #608]
  405a80:	lsl	x0, x0, #3
  405a84:	str	x0, [sp, #608]
  405a88:	ldr	x1, [sp, #600]
  405a8c:	mov	x0, #0xffffffffffffc001    	// #-16383
  405a90:	add	x0, x1, x0
  405a94:	str	x0, [sp, #600]
  405a98:	str	xzr, [sp, #584]
  405a9c:	b	405bd8 <ferror@plt+0x4a48>
  405aa0:	ldr	x1, [sp, #616]
  405aa4:	ldr	x0, [sp, #608]
  405aa8:	orr	x0, x1, x0
  405aac:	cmp	x0, #0x0
  405ab0:	b.ne	405ac0 <ferror@plt+0x4930>  // b.any
  405ab4:	mov	x0, #0x1                   	// #1
  405ab8:	str	x0, [sp, #584]
  405abc:	b	405bd8 <ferror@plt+0x4a48>
  405ac0:	ldr	x0, [sp, #616]
  405ac4:	cmp	x0, #0x0
  405ac8:	b.eq	405ae0 <ferror@plt+0x4950>  // b.none
  405acc:	ldr	x0, [sp, #616]
  405ad0:	clz	x0, x0
  405ad4:	sxtw	x0, w0
  405ad8:	str	x0, [sp, #552]
  405adc:	b	405afc <ferror@plt+0x496c>
  405ae0:	ldr	x0, [sp, #608]
  405ae4:	clz	x0, x0
  405ae8:	sxtw	x0, w0
  405aec:	str	x0, [sp, #552]
  405af0:	ldr	x0, [sp, #552]
  405af4:	add	x0, x0, #0x40
  405af8:	str	x0, [sp, #552]
  405afc:	ldr	x0, [sp, #552]
  405b00:	sub	x0, x0, #0xf
  405b04:	str	x0, [sp, #552]
  405b08:	ldr	x0, [sp, #552]
  405b0c:	cmp	x0, #0x3c
  405b10:	b.gt	405b5c <ferror@plt+0x49cc>
  405b14:	ldr	x0, [sp, #552]
  405b18:	add	w0, w0, #0x3
  405b1c:	ldr	x1, [sp, #616]
  405b20:	lsl	x1, x1, x0
  405b24:	ldr	x0, [sp, #552]
  405b28:	mov	w2, w0
  405b2c:	mov	w0, #0x3d                  	// #61
  405b30:	sub	w0, w0, w2
  405b34:	ldr	x2, [sp, #608]
  405b38:	lsr	x0, x2, x0
  405b3c:	orr	x0, x1, x0
  405b40:	str	x0, [sp, #616]
  405b44:	ldr	x0, [sp, #552]
  405b48:	add	w0, w0, #0x3
  405b4c:	ldr	x1, [sp, #608]
  405b50:	lsl	x0, x1, x0
  405b54:	str	x0, [sp, #608]
  405b58:	b	405b74 <ferror@plt+0x49e4>
  405b5c:	ldr	x0, [sp, #552]
  405b60:	sub	w0, w0, #0x3d
  405b64:	ldr	x1, [sp, #608]
  405b68:	lsl	x0, x1, x0
  405b6c:	str	x0, [sp, #616]
  405b70:	str	xzr, [sp, #608]
  405b74:	ldr	x1, [sp, #552]
  405b78:	mov	x0, #0x3ffe                	// #16382
  405b7c:	add	x0, x1, x0
  405b80:	ldr	x1, [sp, #600]
  405b84:	sub	x0, x1, x0
  405b88:	str	x0, [sp, #600]
  405b8c:	str	xzr, [sp, #584]
  405b90:	b	405bd8 <ferror@plt+0x4a48>
  405b94:	ldr	x1, [sp, #616]
  405b98:	ldr	x0, [sp, #608]
  405b9c:	orr	x0, x1, x0
  405ba0:	cmp	x0, #0x0
  405ba4:	b.ne	405bb4 <ferror@plt+0x4a24>  // b.any
  405ba8:	mov	x0, #0x2                   	// #2
  405bac:	str	x0, [sp, #584]
  405bb0:	b	405bd8 <ferror@plt+0x4a48>
  405bb4:	mov	x0, #0x3                   	// #3
  405bb8:	str	x0, [sp, #584]
  405bbc:	ldr	x0, [sp, #616]
  405bc0:	and	x0, x0, #0x800000000000
  405bc4:	cmp	x0, #0x0
  405bc8:	b.ne	405bd8 <ferror@plt+0x4a48>  // b.any
  405bcc:	ldr	w0, [sp, #596]
  405bd0:	orr	w0, w0, #0x1
  405bd4:	str	w0, [sp, #596]
  405bd8:	nop
  405bdc:	ldr	q0, [sp, #16]
  405be0:	str	q0, [sp, #96]
  405be4:	ldr	x0, [sp, #96]
  405be8:	str	x0, [sp, #640]
  405bec:	ldr	x0, [sp, #104]
  405bf0:	ubfx	x0, x0, #0, #48
  405bf4:	str	x0, [sp, #648]
  405bf8:	ldrh	w0, [sp, #110]
  405bfc:	ubfx	x0, x0, #0, #15
  405c00:	and	w0, w0, #0xffff
  405c04:	and	x0, x0, #0xffff
  405c08:	str	x0, [sp, #624]
  405c0c:	ldrb	w0, [sp, #111]
  405c10:	ubfx	x0, x0, #7, #1
  405c14:	and	w0, w0, #0xff
  405c18:	and	x0, x0, #0xff
  405c1c:	str	x0, [sp, #472]
  405c20:	ldr	x0, [sp, #624]
  405c24:	cmp	x0, #0x0
  405c28:	b.eq	405c84 <ferror@plt+0x4af4>  // b.none
  405c2c:	ldr	x1, [sp, #624]
  405c30:	mov	x0, #0x7fff                	// #32767
  405c34:	cmp	x1, x0
  405c38:	b.eq	405d78 <ferror@plt+0x4be8>  // b.none
  405c3c:	ldr	x0, [sp, #648]
  405c40:	orr	x0, x0, #0x1000000000000
  405c44:	str	x0, [sp, #648]
  405c48:	ldr	x0, [sp, #648]
  405c4c:	lsl	x1, x0, #3
  405c50:	ldr	x0, [sp, #640]
  405c54:	lsr	x0, x0, #61
  405c58:	orr	x0, x1, x0
  405c5c:	str	x0, [sp, #648]
  405c60:	ldr	x0, [sp, #640]
  405c64:	lsl	x0, x0, #3
  405c68:	str	x0, [sp, #640]
  405c6c:	ldr	x1, [sp, #624]
  405c70:	mov	x0, #0xffffffffffffc001    	// #-16383
  405c74:	add	x0, x1, x0
  405c78:	str	x0, [sp, #624]
  405c7c:	str	xzr, [sp, #632]
  405c80:	b	405dbc <ferror@plt+0x4c2c>
  405c84:	ldr	x1, [sp, #648]
  405c88:	ldr	x0, [sp, #640]
  405c8c:	orr	x0, x1, x0
  405c90:	cmp	x0, #0x0
  405c94:	b.ne	405ca4 <ferror@plt+0x4b14>  // b.any
  405c98:	mov	x0, #0x1                   	// #1
  405c9c:	str	x0, [sp, #632]
  405ca0:	b	405dbc <ferror@plt+0x4c2c>
  405ca4:	ldr	x0, [sp, #648]
  405ca8:	cmp	x0, #0x0
  405cac:	b.eq	405cc4 <ferror@plt+0x4b34>  // b.none
  405cb0:	ldr	x0, [sp, #648]
  405cb4:	clz	x0, x0
  405cb8:	sxtw	x0, w0
  405cbc:	str	x0, [sp, #544]
  405cc0:	b	405ce0 <ferror@plt+0x4b50>
  405cc4:	ldr	x0, [sp, #640]
  405cc8:	clz	x0, x0
  405ccc:	sxtw	x0, w0
  405cd0:	str	x0, [sp, #544]
  405cd4:	ldr	x0, [sp, #544]
  405cd8:	add	x0, x0, #0x40
  405cdc:	str	x0, [sp, #544]
  405ce0:	ldr	x0, [sp, #544]
  405ce4:	sub	x0, x0, #0xf
  405ce8:	str	x0, [sp, #544]
  405cec:	ldr	x0, [sp, #544]
  405cf0:	cmp	x0, #0x3c
  405cf4:	b.gt	405d40 <ferror@plt+0x4bb0>
  405cf8:	ldr	x0, [sp, #544]
  405cfc:	add	w0, w0, #0x3
  405d00:	ldr	x1, [sp, #648]
  405d04:	lsl	x1, x1, x0
  405d08:	ldr	x0, [sp, #544]
  405d0c:	mov	w2, w0
  405d10:	mov	w0, #0x3d                  	// #61
  405d14:	sub	w0, w0, w2
  405d18:	ldr	x2, [sp, #640]
  405d1c:	lsr	x0, x2, x0
  405d20:	orr	x0, x1, x0
  405d24:	str	x0, [sp, #648]
  405d28:	ldr	x0, [sp, #544]
  405d2c:	add	w0, w0, #0x3
  405d30:	ldr	x1, [sp, #640]
  405d34:	lsl	x0, x1, x0
  405d38:	str	x0, [sp, #640]
  405d3c:	b	405d58 <ferror@plt+0x4bc8>
  405d40:	ldr	x0, [sp, #544]
  405d44:	sub	w0, w0, #0x3d
  405d48:	ldr	x1, [sp, #640]
  405d4c:	lsl	x0, x1, x0
  405d50:	str	x0, [sp, #648]
  405d54:	str	xzr, [sp, #640]
  405d58:	ldr	x1, [sp, #544]
  405d5c:	mov	x0, #0x3ffe                	// #16382
  405d60:	add	x0, x1, x0
  405d64:	ldr	x1, [sp, #624]
  405d68:	sub	x0, x1, x0
  405d6c:	str	x0, [sp, #624]
  405d70:	str	xzr, [sp, #632]
  405d74:	b	405dbc <ferror@plt+0x4c2c>
  405d78:	ldr	x1, [sp, #648]
  405d7c:	ldr	x0, [sp, #640]
  405d80:	orr	x0, x1, x0
  405d84:	cmp	x0, #0x0
  405d88:	b.ne	405d98 <ferror@plt+0x4c08>  // b.any
  405d8c:	mov	x0, #0x2                   	// #2
  405d90:	str	x0, [sp, #632]
  405d94:	b	405dbc <ferror@plt+0x4c2c>
  405d98:	mov	x0, #0x3                   	// #3
  405d9c:	str	x0, [sp, #632]
  405da0:	ldr	x0, [sp, #648]
  405da4:	and	x0, x0, #0x800000000000
  405da8:	cmp	x0, #0x0
  405dac:	b.ne	405dbc <ferror@plt+0x4c2c>  // b.any
  405db0:	ldr	w0, [sp, #596]
  405db4:	orr	w0, w0, #0x1
  405db8:	str	w0, [sp, #596]
  405dbc:	nop
  405dc0:	ldr	x1, [sp, #480]
  405dc4:	ldr	x0, [sp, #472]
  405dc8:	eor	x0, x1, x0
  405dcc:	str	x0, [sp, #656]
  405dd0:	ldr	x1, [sp, #600]
  405dd4:	ldr	x0, [sp, #624]
  405dd8:	add	x0, x1, x0
  405ddc:	add	x0, x0, #0x1
  405de0:	str	x0, [sp, #576]
  405de4:	ldr	x0, [sp, #584]
  405de8:	lsl	x1, x0, #2
  405dec:	ldr	x0, [sp, #632]
  405df0:	orr	x0, x1, x0
  405df4:	cmp	x0, #0xf
  405df8:	b.eq	406608 <ferror@plt+0x5478>  // b.none
  405dfc:	cmp	x0, #0xf
  405e00:	b.gt	4066dc <ferror@plt+0x554c>
  405e04:	cmp	x0, #0xe
  405e08:	b.gt	4066dc <ferror@plt+0x554c>
  405e0c:	cmp	x0, #0xc
  405e10:	b.ge	406668 <ferror@plt+0x54d8>  // b.tcont
  405e14:	cmp	x0, #0xb
  405e18:	b.eq	40668c <ferror@plt+0x54fc>  // b.none
  405e1c:	cmp	x0, #0xb
  405e20:	b.gt	4066dc <ferror@plt+0x554c>
  405e24:	cmp	x0, #0xa
  405e28:	b.gt	4066dc <ferror@plt+0x554c>
  405e2c:	cmp	x0, #0x3
  405e30:	b.ge	405e54 <ferror@plt+0x4cc4>  // b.tcont
  405e34:	cmp	x0, #0x0
  405e38:	b.eq	405eb8 <ferror@plt+0x4d28>  // b.none
  405e3c:	cmp	x0, #0x0
  405e40:	b.lt	4066dc <ferror@plt+0x554c>  // b.tstop
  405e44:	sub	x0, x0, #0x1
  405e48:	cmp	x0, #0x1
  405e4c:	b.hi	4066dc <ferror@plt+0x554c>  // b.pmore
  405e50:	b	406694 <ferror@plt+0x5504>
  405e54:	mov	w1, w0
  405e58:	mov	x0, #0x1                   	// #1
  405e5c:	lsl	x0, x0, x1
  405e60:	mov	x1, #0x530                 	// #1328
  405e64:	and	x1, x0, x1
  405e68:	cmp	x1, #0x0
  405e6c:	cset	w1, ne  // ne = any
  405e70:	and	w1, w1, #0xff
  405e74:	cmp	w1, #0x0
  405e78:	b.ne	406670 <ferror@plt+0x54e0>  // b.any
  405e7c:	mov	x1, #0x240                 	// #576
  405e80:	and	x1, x0, x1
  405e84:	cmp	x1, #0x0
  405e88:	cset	w1, ne  // ne = any
  405e8c:	and	w1, w1, #0xff
  405e90:	cmp	w1, #0x0
  405e94:	b.ne	4066b0 <ferror@plt+0x5520>  // b.any
  405e98:	mov	x1, #0x88                  	// #136
  405e9c:	and	x0, x0, x1
  405ea0:	cmp	x0, #0x0
  405ea4:	cset	w0, ne  // ne = any
  405ea8:	and	w0, w0, #0xff
  405eac:	cmp	w0, #0x0
  405eb0:	b.ne	40668c <ferror@plt+0x54fc>  // b.any
  405eb4:	b	4066dc <ferror@plt+0x554c>
  405eb8:	str	xzr, [sp, #664]
  405ebc:	ldr	x0, [sp, #608]
  405ec0:	str	w0, [sp, #468]
  405ec4:	ldr	x0, [sp, #608]
  405ec8:	lsr	x0, x0, #32
  405ecc:	str	w0, [sp, #464]
  405ed0:	ldr	x0, [sp, #640]
  405ed4:	str	w0, [sp, #460]
  405ed8:	ldr	x0, [sp, #640]
  405edc:	lsr	x0, x0, #32
  405ee0:	str	w0, [sp, #456]
  405ee4:	ldr	w1, [sp, #468]
  405ee8:	ldr	w0, [sp, #460]
  405eec:	mul	x0, x1, x0
  405ef0:	str	x0, [sp, #448]
  405ef4:	ldr	w1, [sp, #468]
  405ef8:	ldr	w0, [sp, #456]
  405efc:	mul	x0, x1, x0
  405f00:	str	x0, [sp, #440]
  405f04:	ldr	w1, [sp, #464]
  405f08:	ldr	w0, [sp, #460]
  405f0c:	mul	x0, x1, x0
  405f10:	str	x0, [sp, #432]
  405f14:	ldr	w1, [sp, #464]
  405f18:	ldr	w0, [sp, #456]
  405f1c:	mul	x0, x1, x0
  405f20:	str	x0, [sp, #536]
  405f24:	ldr	x0, [sp, #448]
  405f28:	lsr	x0, x0, #32
  405f2c:	ldr	x1, [sp, #440]
  405f30:	add	x0, x1, x0
  405f34:	str	x0, [sp, #440]
  405f38:	ldr	x1, [sp, #440]
  405f3c:	ldr	x0, [sp, #432]
  405f40:	add	x0, x1, x0
  405f44:	str	x0, [sp, #440]
  405f48:	ldr	x1, [sp, #440]
  405f4c:	ldr	x0, [sp, #432]
  405f50:	cmp	x1, x0
  405f54:	b.cs	405f68 <ferror@plt+0x4dd8>  // b.hs, b.nlast
  405f58:	ldr	x1, [sp, #536]
  405f5c:	mov	x0, #0x100000000           	// #4294967296
  405f60:	add	x0, x1, x0
  405f64:	str	x0, [sp, #536]
  405f68:	ldr	x0, [sp, #440]
  405f6c:	lsr	x1, x0, #32
  405f70:	ldr	x0, [sp, #536]
  405f74:	add	x1, x1, x0
  405f78:	add	x0, sp, #0x30
  405f7c:	str	x1, [x0, #8]
  405f80:	ldr	x0, [sp, #440]
  405f84:	and	x0, x0, #0xffffffff
  405f88:	lsl	x1, x0, #32
  405f8c:	ldr	x0, [sp, #448]
  405f90:	and	x0, x0, #0xffffffff
  405f94:	add	x1, x1, x0
  405f98:	add	x0, sp, #0x30
  405f9c:	str	x1, [x0]
  405fa0:	ldr	x0, [sp, #608]
  405fa4:	str	w0, [sp, #428]
  405fa8:	ldr	x0, [sp, #608]
  405fac:	lsr	x0, x0, #32
  405fb0:	str	w0, [sp, #424]
  405fb4:	ldr	x0, [sp, #648]
  405fb8:	str	w0, [sp, #420]
  405fbc:	ldr	x0, [sp, #648]
  405fc0:	lsr	x0, x0, #32
  405fc4:	str	w0, [sp, #416]
  405fc8:	ldr	w1, [sp, #428]
  405fcc:	ldr	w0, [sp, #420]
  405fd0:	mul	x0, x1, x0
  405fd4:	str	x0, [sp, #408]
  405fd8:	ldr	w1, [sp, #428]
  405fdc:	ldr	w0, [sp, #416]
  405fe0:	mul	x0, x1, x0
  405fe4:	str	x0, [sp, #400]
  405fe8:	ldr	w1, [sp, #424]
  405fec:	ldr	w0, [sp, #420]
  405ff0:	mul	x0, x1, x0
  405ff4:	str	x0, [sp, #392]
  405ff8:	ldr	w1, [sp, #424]
  405ffc:	ldr	w0, [sp, #416]
  406000:	mul	x0, x1, x0
  406004:	str	x0, [sp, #528]
  406008:	ldr	x0, [sp, #408]
  40600c:	lsr	x0, x0, #32
  406010:	ldr	x1, [sp, #400]
  406014:	add	x0, x1, x0
  406018:	str	x0, [sp, #400]
  40601c:	ldr	x1, [sp, #400]
  406020:	ldr	x0, [sp, #392]
  406024:	add	x0, x1, x0
  406028:	str	x0, [sp, #400]
  40602c:	ldr	x1, [sp, #400]
  406030:	ldr	x0, [sp, #392]
  406034:	cmp	x1, x0
  406038:	b.cs	40604c <ferror@plt+0x4ebc>  // b.hs, b.nlast
  40603c:	ldr	x1, [sp, #528]
  406040:	mov	x0, #0x100000000           	// #4294967296
  406044:	add	x0, x1, x0
  406048:	str	x0, [sp, #528]
  40604c:	ldr	x0, [sp, #400]
  406050:	lsr	x0, x0, #32
  406054:	ldr	x1, [sp, #528]
  406058:	add	x0, x1, x0
  40605c:	str	x0, [sp, #384]
  406060:	ldr	x0, [sp, #400]
  406064:	and	x0, x0, #0xffffffff
  406068:	lsl	x1, x0, #32
  40606c:	ldr	x0, [sp, #408]
  406070:	and	x0, x0, #0xffffffff
  406074:	add	x0, x1, x0
  406078:	str	x0, [sp, #376]
  40607c:	ldr	x0, [sp, #616]
  406080:	str	w0, [sp, #372]
  406084:	ldr	x0, [sp, #616]
  406088:	lsr	x0, x0, #32
  40608c:	str	w0, [sp, #368]
  406090:	ldr	x0, [sp, #640]
  406094:	str	w0, [sp, #364]
  406098:	ldr	x0, [sp, #640]
  40609c:	lsr	x0, x0, #32
  4060a0:	str	w0, [sp, #360]
  4060a4:	ldr	w1, [sp, #372]
  4060a8:	ldr	w0, [sp, #364]
  4060ac:	mul	x0, x1, x0
  4060b0:	str	x0, [sp, #352]
  4060b4:	ldr	w1, [sp, #372]
  4060b8:	ldr	w0, [sp, #360]
  4060bc:	mul	x0, x1, x0
  4060c0:	str	x0, [sp, #344]
  4060c4:	ldr	w1, [sp, #368]
  4060c8:	ldr	w0, [sp, #364]
  4060cc:	mul	x0, x1, x0
  4060d0:	str	x0, [sp, #336]
  4060d4:	ldr	w1, [sp, #368]
  4060d8:	ldr	w0, [sp, #360]
  4060dc:	mul	x0, x1, x0
  4060e0:	str	x0, [sp, #520]
  4060e4:	ldr	x0, [sp, #352]
  4060e8:	lsr	x0, x0, #32
  4060ec:	ldr	x1, [sp, #344]
  4060f0:	add	x0, x1, x0
  4060f4:	str	x0, [sp, #344]
  4060f8:	ldr	x1, [sp, #344]
  4060fc:	ldr	x0, [sp, #336]
  406100:	add	x0, x1, x0
  406104:	str	x0, [sp, #344]
  406108:	ldr	x1, [sp, #344]
  40610c:	ldr	x0, [sp, #336]
  406110:	cmp	x1, x0
  406114:	b.cs	406128 <ferror@plt+0x4f98>  // b.hs, b.nlast
  406118:	ldr	x1, [sp, #520]
  40611c:	mov	x0, #0x100000000           	// #4294967296
  406120:	add	x0, x1, x0
  406124:	str	x0, [sp, #520]
  406128:	ldr	x0, [sp, #344]
  40612c:	lsr	x0, x0, #32
  406130:	ldr	x1, [sp, #520]
  406134:	add	x0, x1, x0
  406138:	str	x0, [sp, #328]
  40613c:	ldr	x0, [sp, #344]
  406140:	and	x0, x0, #0xffffffff
  406144:	lsl	x1, x0, #32
  406148:	ldr	x0, [sp, #352]
  40614c:	and	x0, x0, #0xffffffff
  406150:	add	x0, x1, x0
  406154:	str	x0, [sp, #320]
  406158:	ldr	x0, [sp, #616]
  40615c:	str	w0, [sp, #316]
  406160:	ldr	x0, [sp, #616]
  406164:	lsr	x0, x0, #32
  406168:	str	w0, [sp, #312]
  40616c:	ldr	x0, [sp, #648]
  406170:	str	w0, [sp, #308]
  406174:	ldr	x0, [sp, #648]
  406178:	lsr	x0, x0, #32
  40617c:	str	w0, [sp, #304]
  406180:	ldr	w1, [sp, #316]
  406184:	ldr	w0, [sp, #308]
  406188:	mul	x0, x1, x0
  40618c:	str	x0, [sp, #296]
  406190:	ldr	w1, [sp, #316]
  406194:	ldr	w0, [sp, #304]
  406198:	mul	x0, x1, x0
  40619c:	str	x0, [sp, #288]
  4061a0:	ldr	w1, [sp, #312]
  4061a4:	ldr	w0, [sp, #308]
  4061a8:	mul	x0, x1, x0
  4061ac:	str	x0, [sp, #280]
  4061b0:	ldr	w1, [sp, #312]
  4061b4:	ldr	w0, [sp, #304]
  4061b8:	mul	x0, x1, x0
  4061bc:	str	x0, [sp, #512]
  4061c0:	ldr	x0, [sp, #296]
  4061c4:	lsr	x0, x0, #32
  4061c8:	ldr	x1, [sp, #288]
  4061cc:	add	x0, x1, x0
  4061d0:	str	x0, [sp, #288]
  4061d4:	ldr	x1, [sp, #288]
  4061d8:	ldr	x0, [sp, #280]
  4061dc:	add	x0, x1, x0
  4061e0:	str	x0, [sp, #288]
  4061e4:	ldr	x1, [sp, #288]
  4061e8:	ldr	x0, [sp, #280]
  4061ec:	cmp	x1, x0
  4061f0:	b.cs	406204 <ferror@plt+0x5074>  // b.hs, b.nlast
  4061f4:	ldr	x1, [sp, #512]
  4061f8:	mov	x0, #0x100000000           	// #4294967296
  4061fc:	add	x0, x1, x0
  406200:	str	x0, [sp, #512]
  406204:	ldr	x0, [sp, #288]
  406208:	lsr	x1, x0, #32
  40620c:	ldr	x0, [sp, #512]
  406210:	add	x1, x1, x0
  406214:	add	x0, sp, #0x30
  406218:	str	x1, [x0, #24]
  40621c:	ldr	x0, [sp, #288]
  406220:	and	x0, x0, #0xffffffff
  406224:	lsl	x1, x0, #32
  406228:	ldr	x0, [sp, #296]
  40622c:	and	x0, x0, #0xffffffff
  406230:	add	x1, x1, x0
  406234:	add	x0, sp, #0x30
  406238:	str	x1, [x0, #16]
  40623c:	add	x0, sp, #0x30
  406240:	ldr	x1, [x0, #8]
  406244:	ldr	x0, [sp, #376]
  406248:	add	x1, x1, x0
  40624c:	add	x0, sp, #0x30
  406250:	str	x1, [x0, #8]
  406254:	add	x0, sp, #0x30
  406258:	ldr	x0, [x0, #8]
  40625c:	ldr	x1, [sp, #376]
  406260:	cmp	x1, x0
  406264:	cset	w0, hi  // hi = pmore
  406268:	and	w0, w0, #0xff
  40626c:	and	x0, x0, #0xff
  406270:	str	x0, [sp, #272]
  406274:	add	x0, sp, #0x30
  406278:	ldr	x1, [x0, #16]
  40627c:	ldr	x0, [sp, #384]
  406280:	add	x1, x1, x0
  406284:	add	x0, sp, #0x30
  406288:	str	x1, [x0, #16]
  40628c:	add	x0, sp, #0x30
  406290:	ldr	x0, [x0, #16]
  406294:	ldr	x1, [sp, #384]
  406298:	cmp	x1, x0
  40629c:	cset	w0, hi  // hi = pmore
  4062a0:	and	w0, w0, #0xff
  4062a4:	and	x0, x0, #0xff
  4062a8:	str	x0, [sp, #264]
  4062ac:	add	x0, sp, #0x30
  4062b0:	ldr	x1, [x0, #16]
  4062b4:	ldr	x0, [sp, #272]
  4062b8:	add	x1, x1, x0
  4062bc:	add	x0, sp, #0x30
  4062c0:	str	x1, [x0, #16]
  4062c4:	add	x0, sp, #0x30
  4062c8:	ldr	x0, [x0, #16]
  4062cc:	ldr	x1, [sp, #272]
  4062d0:	cmp	x1, x0
  4062d4:	cset	w0, hi  // hi = pmore
  4062d8:	and	w0, w0, #0xff
  4062dc:	and	x0, x0, #0xff
  4062e0:	ldr	x1, [sp, #264]
  4062e4:	orr	x0, x1, x0
  4062e8:	str	x0, [sp, #264]
  4062ec:	add	x0, sp, #0x30
  4062f0:	ldr	x1, [x0, #24]
  4062f4:	ldr	x0, [sp, #264]
  4062f8:	add	x1, x1, x0
  4062fc:	add	x0, sp, #0x30
  406300:	str	x1, [x0, #24]
  406304:	add	x0, sp, #0x30
  406308:	ldr	x1, [x0, #8]
  40630c:	ldr	x0, [sp, #320]
  406310:	add	x1, x1, x0
  406314:	add	x0, sp, #0x30
  406318:	str	x1, [x0, #8]
  40631c:	add	x0, sp, #0x30
  406320:	ldr	x0, [x0, #8]
  406324:	ldr	x1, [sp, #320]
  406328:	cmp	x1, x0
  40632c:	cset	w0, hi  // hi = pmore
  406330:	and	w0, w0, #0xff
  406334:	and	x0, x0, #0xff
  406338:	str	x0, [sp, #256]
  40633c:	add	x0, sp, #0x30
  406340:	ldr	x1, [x0, #16]
  406344:	ldr	x0, [sp, #328]
  406348:	add	x1, x1, x0
  40634c:	add	x0, sp, #0x30
  406350:	str	x1, [x0, #16]
  406354:	add	x0, sp, #0x30
  406358:	ldr	x0, [x0, #16]
  40635c:	ldr	x1, [sp, #328]
  406360:	cmp	x1, x0
  406364:	cset	w0, hi  // hi = pmore
  406368:	and	w0, w0, #0xff
  40636c:	and	x0, x0, #0xff
  406370:	str	x0, [sp, #248]
  406374:	add	x0, sp, #0x30
  406378:	ldr	x1, [x0, #16]
  40637c:	ldr	x0, [sp, #256]
  406380:	add	x1, x1, x0
  406384:	add	x0, sp, #0x30
  406388:	str	x1, [x0, #16]
  40638c:	add	x0, sp, #0x30
  406390:	ldr	x0, [x0, #16]
  406394:	ldr	x1, [sp, #256]
  406398:	cmp	x1, x0
  40639c:	cset	w0, hi  // hi = pmore
  4063a0:	and	w0, w0, #0xff
  4063a4:	and	x0, x0, #0xff
  4063a8:	ldr	x1, [sp, #248]
  4063ac:	orr	x0, x1, x0
  4063b0:	str	x0, [sp, #248]
  4063b4:	add	x0, sp, #0x30
  4063b8:	ldr	x1, [x0, #24]
  4063bc:	ldr	x0, [sp, #248]
  4063c0:	add	x1, x1, x0
  4063c4:	add	x0, sp, #0x30
  4063c8:	str	x1, [x0, #24]
  4063cc:	mov	x0, #0x1                   	// #1
  4063d0:	str	x0, [sp, #240]
  4063d4:	mov	x0, #0x33                  	// #51
  4063d8:	str	x0, [sp, #232]
  4063dc:	mov	x1, #0x40                  	// #64
  4063e0:	ldr	x0, [sp, #232]
  4063e4:	sub	x0, x1, x0
  4063e8:	str	x0, [sp, #224]
  4063ec:	str	xzr, [sp, #504]
  4063f0:	str	xzr, [sp, #496]
  4063f4:	b	40641c <ferror@plt+0x528c>
  4063f8:	add	x0, sp, #0x30
  4063fc:	ldr	x1, [sp, #504]
  406400:	ldr	x0, [x0, x1, lsl #3]
  406404:	ldr	x1, [sp, #496]
  406408:	orr	x0, x1, x0
  40640c:	str	x0, [sp, #496]
  406410:	ldr	x0, [sp, #504]
  406414:	add	x0, x0, #0x1
  406418:	str	x0, [sp, #504]
  40641c:	ldr	x1, [sp, #504]
  406420:	ldr	x0, [sp, #240]
  406424:	cmp	x1, x0
  406428:	b.lt	4063f8 <ferror@plt+0x5268>  // b.tstop
  40642c:	ldr	x0, [sp, #232]
  406430:	cmp	x0, #0x0
  406434:	b.ne	406488 <ferror@plt+0x52f8>  // b.any
  406438:	str	xzr, [sp, #504]
  40643c:	b	40646c <ferror@plt+0x52dc>
  406440:	ldr	x1, [sp, #504]
  406444:	ldr	x0, [sp, #240]
  406448:	add	x1, x1, x0
  40644c:	add	x0, sp, #0x30
  406450:	ldr	x2, [x0, x1, lsl #3]
  406454:	add	x0, sp, #0x30
  406458:	ldr	x1, [sp, #504]
  40645c:	str	x2, [x0, x1, lsl #3]
  406460:	ldr	x0, [sp, #504]
  406464:	add	x0, x0, #0x1
  406468:	str	x0, [sp, #504]
  40646c:	mov	x1, #0x3                   	// #3
  406470:	ldr	x0, [sp, #240]
  406474:	sub	x0, x1, x0
  406478:	ldr	x1, [sp, #504]
  40647c:	cmp	x1, x0
  406480:	b.le	406440 <ferror@plt+0x52b0>
  406484:	b	406564 <ferror@plt+0x53d4>
  406488:	add	x0, sp, #0x30
  40648c:	ldr	x1, [sp, #504]
  406490:	ldr	x0, [x0, x1, lsl #3]
  406494:	ldr	x1, [sp, #224]
  406498:	lsl	x0, x0, x1
  40649c:	ldr	x1, [sp, #496]
  4064a0:	orr	x0, x1, x0
  4064a4:	str	x0, [sp, #496]
  4064a8:	str	xzr, [sp, #504]
  4064ac:	b	406508 <ferror@plt+0x5378>
  4064b0:	ldr	x1, [sp, #504]
  4064b4:	ldr	x0, [sp, #240]
  4064b8:	add	x1, x1, x0
  4064bc:	add	x0, sp, #0x30
  4064c0:	ldr	x0, [x0, x1, lsl #3]
  4064c4:	ldr	x1, [sp, #232]
  4064c8:	lsr	x1, x0, x1
  4064cc:	ldr	x2, [sp, #504]
  4064d0:	ldr	x0, [sp, #240]
  4064d4:	add	x0, x2, x0
  4064d8:	add	x2, x0, #0x1
  4064dc:	add	x0, sp, #0x30
  4064e0:	ldr	x0, [x0, x2, lsl #3]
  4064e4:	ldr	x2, [sp, #224]
  4064e8:	lsl	x0, x0, x2
  4064ec:	orr	x2, x1, x0
  4064f0:	add	x0, sp, #0x30
  4064f4:	ldr	x1, [sp, #504]
  4064f8:	str	x2, [x0, x1, lsl #3]
  4064fc:	ldr	x0, [sp, #504]
  406500:	add	x0, x0, #0x1
  406504:	str	x0, [sp, #504]
  406508:	mov	x1, #0x3                   	// #3
  40650c:	ldr	x0, [sp, #240]
  406510:	sub	x0, x1, x0
  406514:	ldr	x1, [sp, #504]
  406518:	cmp	x1, x0
  40651c:	b.lt	4064b0 <ferror@plt+0x5320>  // b.tstop
  406520:	add	x0, sp, #0x30
  406524:	ldr	x1, [x0, #24]
  406528:	ldr	x0, [sp, #232]
  40652c:	mov	w3, w0
  406530:	ldr	x0, [sp, #504]
  406534:	add	x2, x0, #0x1
  406538:	str	x2, [sp, #504]
  40653c:	lsr	x2, x1, x3
  406540:	add	x1, sp, #0x30
  406544:	str	x2, [x1, x0, lsl #3]
  406548:	b	406564 <ferror@plt+0x53d4>
  40654c:	add	x0, sp, #0x30
  406550:	ldr	x1, [sp, #504]
  406554:	str	xzr, [x0, x1, lsl #3]
  406558:	ldr	x0, [sp, #504]
  40655c:	add	x0, x0, #0x1
  406560:	str	x0, [sp, #504]
  406564:	ldr	x0, [sp, #504]
  406568:	cmp	x0, #0x3
  40656c:	b.le	40654c <ferror@plt+0x53bc>
  406570:	ldr	x0, [sp, #496]
  406574:	cmp	x0, #0x0
  406578:	cset	w0, ne  // ne = any
  40657c:	and	w0, w0, #0xff
  406580:	str	w0, [sp, #220]
  406584:	add	x0, sp, #0x30
  406588:	ldr	x1, [x0]
  40658c:	ldrsw	x0, [sp, #220]
  406590:	orr	x1, x1, x0
  406594:	add	x0, sp, #0x30
  406598:	str	x1, [x0]
  40659c:	add	x0, sp, #0x30
  4065a0:	ldr	x0, [x0]
  4065a4:	str	x0, [sp, #568]
  4065a8:	add	x0, sp, #0x30
  4065ac:	ldr	x0, [x0, #8]
  4065b0:	str	x0, [sp, #560]
  4065b4:	ldr	x0, [sp, #560]
  4065b8:	and	x0, x0, #0x10000000000000
  4065bc:	cmp	x0, #0x0
  4065c0:	b.eq	4065f8 <ferror@plt+0x5468>  // b.none
  4065c4:	ldr	x0, [sp, #560]
  4065c8:	lsl	x1, x0, #63
  4065cc:	ldr	x0, [sp, #568]
  4065d0:	lsr	x0, x0, #1
  4065d4:	orr	x1, x1, x0
  4065d8:	ldr	x0, [sp, #568]
  4065dc:	and	x0, x0, #0x1
  4065e0:	orr	x0, x1, x0
  4065e4:	str	x0, [sp, #568]
  4065e8:	ldr	x0, [sp, #560]
  4065ec:	lsr	x0, x0, #1
  4065f0:	str	x0, [sp, #560]
  4065f4:	b	4066dc <ferror@plt+0x554c>
  4065f8:	ldr	x0, [sp, #576]
  4065fc:	sub	x0, x0, #0x1
  406600:	str	x0, [sp, #576]
  406604:	b	4066dc <ferror@plt+0x554c>
  406608:	ldr	x0, [sp, #616]
  40660c:	and	x0, x0, #0x800000000000
  406610:	cmp	x0, #0x0
  406614:	b.eq	406644 <ferror@plt+0x54b4>  // b.none
  406618:	ldr	x0, [sp, #648]
  40661c:	and	x0, x0, #0x800000000000
  406620:	cmp	x0, #0x0
  406624:	b.ne	406644 <ferror@plt+0x54b4>  // b.any
  406628:	ldr	x0, [sp, #472]
  40662c:	str	x0, [sp, #656]
  406630:	ldr	x0, [sp, #640]
  406634:	str	x0, [sp, #568]
  406638:	ldr	x0, [sp, #648]
  40663c:	str	x0, [sp, #560]
  406640:	b	40665c <ferror@plt+0x54cc>
  406644:	ldr	x0, [sp, #480]
  406648:	str	x0, [sp, #656]
  40664c:	ldr	x0, [sp, #608]
  406650:	str	x0, [sp, #568]
  406654:	ldr	x0, [sp, #616]
  406658:	str	x0, [sp, #560]
  40665c:	mov	x0, #0x3                   	// #3
  406660:	str	x0, [sp, #664]
  406664:	b	4066dc <ferror@plt+0x554c>
  406668:	ldr	x0, [sp, #480]
  40666c:	str	x0, [sp, #656]
  406670:	ldr	x0, [sp, #608]
  406674:	str	x0, [sp, #568]
  406678:	ldr	x0, [sp, #616]
  40667c:	str	x0, [sp, #560]
  406680:	ldr	x0, [sp, #584]
  406684:	str	x0, [sp, #664]
  406688:	b	4066dc <ferror@plt+0x554c>
  40668c:	ldr	x0, [sp, #472]
  406690:	str	x0, [sp, #656]
  406694:	ldr	x0, [sp, #640]
  406698:	str	x0, [sp, #568]
  40669c:	ldr	x0, [sp, #648]
  4066a0:	str	x0, [sp, #560]
  4066a4:	ldr	x0, [sp, #632]
  4066a8:	str	x0, [sp, #664]
  4066ac:	b	4066dc <ferror@plt+0x554c>
  4066b0:	str	xzr, [sp, #656]
  4066b4:	mov	x0, #0x3                   	// #3
  4066b8:	str	x0, [sp, #664]
  4066bc:	mov	x0, #0xffffffffffffffff    	// #-1
  4066c0:	str	x0, [sp, #568]
  4066c4:	mov	x0, #0xffffffffffff        	// #281474976710655
  4066c8:	str	x0, [sp, #560]
  4066cc:	ldr	w0, [sp, #596]
  4066d0:	orr	w0, w0, #0x1
  4066d4:	str	w0, [sp, #596]
  4066d8:	b	4066dc <ferror@plt+0x554c>
  4066dc:	ldr	x0, [sp, #664]
  4066e0:	cmp	x0, #0x3
  4066e4:	b.eq	406e78 <ferror@plt+0x5ce8>  // b.none
  4066e8:	ldr	x0, [sp, #664]
  4066ec:	cmp	x0, #0x3
  4066f0:	b.gt	406e90 <ferror@plt+0x5d00>
  4066f4:	ldr	x0, [sp, #664]
  4066f8:	cmp	x0, #0x2
  4066fc:	b.eq	406e64 <ferror@plt+0x5cd4>  // b.none
  406700:	ldr	x0, [sp, #664]
  406704:	cmp	x0, #0x2
  406708:	b.gt	406e90 <ferror@plt+0x5d00>
  40670c:	ldr	x0, [sp, #664]
  406710:	cmp	x0, #0x0
  406714:	b.eq	406728 <ferror@plt+0x5598>  // b.none
  406718:	ldr	x0, [sp, #664]
  40671c:	cmp	x0, #0x1
  406720:	b.eq	406e54 <ferror@plt+0x5cc4>  // b.none
  406724:	b	406e90 <ferror@plt+0x5d00>
  406728:	ldr	x1, [sp, #576]
  40672c:	mov	x0, #0x3fff                	// #16383
  406730:	add	x0, x1, x0
  406734:	str	x0, [sp, #576]
  406738:	ldr	x0, [sp, #576]
  40673c:	cmp	x0, #0x0
  406740:	b.le	4069bc <ferror@plt+0x582c>
  406744:	ldr	x0, [sp, #568]
  406748:	and	x0, x0, #0x7
  40674c:	cmp	x0, #0x0
  406750:	b.eq	406898 <ferror@plt+0x5708>  // b.none
  406754:	ldr	w0, [sp, #596]
  406758:	orr	w0, w0, #0x10
  40675c:	str	w0, [sp, #596]
  406760:	ldr	x0, [sp, #488]
  406764:	and	x0, x0, #0xc00000
  406768:	cmp	x0, #0xc00, lsl #12
  40676c:	b.eq	4068a0 <ferror@plt+0x5710>  // b.none
  406770:	cmp	x0, #0xc00, lsl #12
  406774:	b.hi	4068a4 <ferror@plt+0x5714>  // b.pmore
  406778:	cmp	x0, #0x800, lsl #12
  40677c:	b.eq	406840 <ferror@plt+0x56b0>  // b.none
  406780:	cmp	x0, #0x800, lsl #12
  406784:	b.hi	4068a4 <ferror@plt+0x5714>  // b.pmore
  406788:	cmp	x0, #0x0
  40678c:	b.eq	40679c <ferror@plt+0x560c>  // b.none
  406790:	cmp	x0, #0x400, lsl #12
  406794:	b.eq	4067e8 <ferror@plt+0x5658>  // b.none
  406798:	b	4068a4 <ferror@plt+0x5714>
  40679c:	ldr	x0, [sp, #568]
  4067a0:	and	x0, x0, #0xf
  4067a4:	cmp	x0, #0x4
  4067a8:	b.eq	4068a0 <ferror@plt+0x5710>  // b.none
  4067ac:	ldr	x0, [sp, #568]
  4067b0:	add	x0, x0, #0x4
  4067b4:	str	x0, [sp, #144]
  4067b8:	ldr	x1, [sp, #144]
  4067bc:	ldr	x0, [sp, #568]
  4067c0:	cmp	x1, x0
  4067c4:	cset	w0, cc  // cc = lo, ul, last
  4067c8:	and	w0, w0, #0xff
  4067cc:	and	x0, x0, #0xff
  4067d0:	ldr	x1, [sp, #560]
  4067d4:	add	x0, x1, x0
  4067d8:	str	x0, [sp, #560]
  4067dc:	ldr	x0, [sp, #144]
  4067e0:	str	x0, [sp, #568]
  4067e4:	b	4068a0 <ferror@plt+0x5710>
  4067e8:	ldr	x0, [sp, #656]
  4067ec:	cmp	x0, #0x0
  4067f0:	b.ne	4068a0 <ferror@plt+0x5710>  // b.any
  4067f4:	ldr	x0, [sp, #568]
  4067f8:	and	x0, x0, #0x7
  4067fc:	cmp	x0, #0x0
  406800:	b.eq	4068a0 <ferror@plt+0x5710>  // b.none
  406804:	ldr	x0, [sp, #568]
  406808:	add	x0, x0, #0x8
  40680c:	str	x0, [sp, #152]
  406810:	ldr	x1, [sp, #152]
  406814:	ldr	x0, [sp, #568]
  406818:	cmp	x1, x0
  40681c:	cset	w0, cc  // cc = lo, ul, last
  406820:	and	w0, w0, #0xff
  406824:	and	x0, x0, #0xff
  406828:	ldr	x1, [sp, #560]
  40682c:	add	x0, x1, x0
  406830:	str	x0, [sp, #560]
  406834:	ldr	x0, [sp, #152]
  406838:	str	x0, [sp, #568]
  40683c:	b	4068a0 <ferror@plt+0x5710>
  406840:	ldr	x0, [sp, #656]
  406844:	cmp	x0, #0x0
  406848:	b.eq	4068a0 <ferror@plt+0x5710>  // b.none
  40684c:	ldr	x0, [sp, #568]
  406850:	and	x0, x0, #0x7
  406854:	cmp	x0, #0x0
  406858:	b.eq	4068a0 <ferror@plt+0x5710>  // b.none
  40685c:	ldr	x0, [sp, #568]
  406860:	add	x0, x0, #0x8
  406864:	str	x0, [sp, #160]
  406868:	ldr	x1, [sp, #160]
  40686c:	ldr	x0, [sp, #568]
  406870:	cmp	x1, x0
  406874:	cset	w0, cc  // cc = lo, ul, last
  406878:	and	w0, w0, #0xff
  40687c:	and	x0, x0, #0xff
  406880:	ldr	x1, [sp, #560]
  406884:	add	x0, x1, x0
  406888:	str	x0, [sp, #560]
  40688c:	ldr	x0, [sp, #160]
  406890:	str	x0, [sp, #568]
  406894:	b	4068a0 <ferror@plt+0x5710>
  406898:	nop
  40689c:	b	4068a4 <ferror@plt+0x5714>
  4068a0:	nop
  4068a4:	ldr	x0, [sp, #560]
  4068a8:	and	x0, x0, #0x10000000000000
  4068ac:	cmp	x0, #0x0
  4068b0:	b.eq	4068cc <ferror@plt+0x573c>  // b.none
  4068b4:	ldr	x0, [sp, #560]
  4068b8:	and	x0, x0, #0xffefffffffffffff
  4068bc:	str	x0, [sp, #560]
  4068c0:	ldr	x0, [sp, #576]
  4068c4:	add	x0, x0, #0x1
  4068c8:	str	x0, [sp, #576]
  4068cc:	ldr	x0, [sp, #568]
  4068d0:	lsr	x1, x0, #3
  4068d4:	ldr	x0, [sp, #560]
  4068d8:	lsl	x0, x0, #61
  4068dc:	orr	x0, x1, x0
  4068e0:	str	x0, [sp, #568]
  4068e4:	ldr	x0, [sp, #560]
  4068e8:	lsr	x0, x0, #3
  4068ec:	str	x0, [sp, #560]
  4068f0:	ldr	x1, [sp, #576]
  4068f4:	mov	x0, #0x7ffe                	// #32766
  4068f8:	cmp	x1, x0
  4068fc:	b.le	406e8c <ferror@plt+0x5cfc>
  406900:	ldr	x0, [sp, #488]
  406904:	and	x0, x0, #0xc00000
  406908:	cmp	x0, #0x800, lsl #12
  40690c:	b.eq	406950 <ferror@plt+0x57c0>  // b.none
  406910:	cmp	x0, #0x800, lsl #12
  406914:	b.hi	406968 <ferror@plt+0x57d8>  // b.pmore
  406918:	cmp	x0, #0x0
  40691c:	b.eq	40692c <ferror@plt+0x579c>  // b.none
  406920:	cmp	x0, #0x400, lsl #12
  406924:	b.eq	406938 <ferror@plt+0x57a8>  // b.none
  406928:	b	406968 <ferror@plt+0x57d8>
  40692c:	mov	x0, #0x2                   	// #2
  406930:	str	x0, [sp, #664]
  406934:	b	406964 <ferror@plt+0x57d4>
  406938:	ldr	x0, [sp, #656]
  40693c:	cmp	x0, #0x0
  406940:	b.ne	406964 <ferror@plt+0x57d4>  // b.any
  406944:	mov	x0, #0x2                   	// #2
  406948:	str	x0, [sp, #664]
  40694c:	b	406964 <ferror@plt+0x57d4>
  406950:	ldr	x0, [sp, #656]
  406954:	cmp	x0, #0x0
  406958:	b.eq	406964 <ferror@plt+0x57d4>  // b.none
  40695c:	mov	x0, #0x2                   	// #2
  406960:	str	x0, [sp, #664]
  406964:	nop
  406968:	ldr	x0, [sp, #664]
  40696c:	cmp	x0, #0x2
  406970:	b.ne	406988 <ferror@plt+0x57f8>  // b.any
  406974:	mov	x0, #0x7fff                	// #32767
  406978:	str	x0, [sp, #576]
  40697c:	str	xzr, [sp, #568]
  406980:	str	xzr, [sp, #560]
  406984:	b	4069a0 <ferror@plt+0x5810>
  406988:	mov	x0, #0x7ffe                	// #32766
  40698c:	str	x0, [sp, #576]
  406990:	mov	x0, #0xffffffffffffffff    	// #-1
  406994:	str	x0, [sp, #568]
  406998:	mov	x0, #0xffffffffffffffff    	// #-1
  40699c:	str	x0, [sp, #560]
  4069a0:	ldr	w0, [sp, #596]
  4069a4:	orr	w0, w0, #0x4
  4069a8:	str	w0, [sp, #596]
  4069ac:	ldr	w0, [sp, #596]
  4069b0:	orr	w0, w0, #0x10
  4069b4:	str	w0, [sp, #596]
  4069b8:	b	406e8c <ferror@plt+0x5cfc>
  4069bc:	mov	w0, #0x1                   	// #1
  4069c0:	str	w0, [sp, #216]
  4069c4:	mov	x1, #0x1                   	// #1
  4069c8:	ldr	x0, [sp, #576]
  4069cc:	sub	x0, x1, x0
  4069d0:	str	x0, [sp, #576]
  4069d4:	ldr	x0, [sp, #576]
  4069d8:	cmp	x0, #0x74
  4069dc:	b.gt	406cb4 <ferror@plt+0x5b24>
  4069e0:	ldr	x0, [sp, #576]
  4069e4:	cmp	x0, #0x3f
  4069e8:	b.gt	406a60 <ferror@plt+0x58d0>
  4069ec:	ldr	x0, [sp, #576]
  4069f0:	mov	w1, w0
  4069f4:	mov	w0, #0x40                  	// #64
  4069f8:	sub	w0, w0, w1
  4069fc:	ldr	x1, [sp, #560]
  406a00:	lsl	x1, x1, x0
  406a04:	ldr	x0, [sp, #576]
  406a08:	mov	w2, w0
  406a0c:	ldr	x0, [sp, #568]
  406a10:	lsr	x0, x0, x2
  406a14:	orr	x1, x1, x0
  406a18:	ldr	x0, [sp, #576]
  406a1c:	mov	w2, w0
  406a20:	mov	w0, #0x40                  	// #64
  406a24:	sub	w0, w0, w2
  406a28:	ldr	x2, [sp, #568]
  406a2c:	lsl	x0, x2, x0
  406a30:	cmp	x0, #0x0
  406a34:	cset	w0, ne  // ne = any
  406a38:	and	w0, w0, #0xff
  406a3c:	sxtw	x0, w0
  406a40:	orr	x0, x1, x0
  406a44:	str	x0, [sp, #568]
  406a48:	ldr	x0, [sp, #576]
  406a4c:	mov	w1, w0
  406a50:	ldr	x0, [sp, #560]
  406a54:	lsr	x0, x0, x1
  406a58:	str	x0, [sp, #560]
  406a5c:	b	406ac0 <ferror@plt+0x5930>
  406a60:	ldr	x0, [sp, #576]
  406a64:	sub	w0, w0, #0x40
  406a68:	ldr	x1, [sp, #560]
  406a6c:	lsr	x1, x1, x0
  406a70:	ldr	x0, [sp, #576]
  406a74:	cmp	x0, #0x40
  406a78:	b.eq	406a98 <ferror@plt+0x5908>  // b.none
  406a7c:	ldr	x0, [sp, #576]
  406a80:	mov	w2, w0
  406a84:	mov	w0, #0x80                  	// #128
  406a88:	sub	w0, w0, w2
  406a8c:	ldr	x2, [sp, #560]
  406a90:	lsl	x0, x2, x0
  406a94:	b	406a9c <ferror@plt+0x590c>
  406a98:	mov	x0, #0x0                   	// #0
  406a9c:	ldr	x2, [sp, #568]
  406aa0:	orr	x0, x0, x2
  406aa4:	cmp	x0, #0x0
  406aa8:	cset	w0, ne  // ne = any
  406aac:	and	w0, w0, #0xff
  406ab0:	and	x0, x0, #0xff
  406ab4:	orr	x0, x1, x0
  406ab8:	str	x0, [sp, #568]
  406abc:	str	xzr, [sp, #560]
  406ac0:	ldr	x0, [sp, #568]
  406ac4:	and	x0, x0, #0x7
  406ac8:	cmp	x0, #0x0
  406acc:	b.eq	406c14 <ferror@plt+0x5a84>  // b.none
  406ad0:	ldr	w0, [sp, #596]
  406ad4:	orr	w0, w0, #0x10
  406ad8:	str	w0, [sp, #596]
  406adc:	ldr	x0, [sp, #488]
  406ae0:	and	x0, x0, #0xc00000
  406ae4:	cmp	x0, #0xc00, lsl #12
  406ae8:	b.eq	406c1c <ferror@plt+0x5a8c>  // b.none
  406aec:	cmp	x0, #0xc00, lsl #12
  406af0:	b.hi	406c20 <ferror@plt+0x5a90>  // b.pmore
  406af4:	cmp	x0, #0x800, lsl #12
  406af8:	b.eq	406bbc <ferror@plt+0x5a2c>  // b.none
  406afc:	cmp	x0, #0x800, lsl #12
  406b00:	b.hi	406c20 <ferror@plt+0x5a90>  // b.pmore
  406b04:	cmp	x0, #0x0
  406b08:	b.eq	406b18 <ferror@plt+0x5988>  // b.none
  406b0c:	cmp	x0, #0x400, lsl #12
  406b10:	b.eq	406b64 <ferror@plt+0x59d4>  // b.none
  406b14:	b	406c20 <ferror@plt+0x5a90>
  406b18:	ldr	x0, [sp, #568]
  406b1c:	and	x0, x0, #0xf
  406b20:	cmp	x0, #0x4
  406b24:	b.eq	406c1c <ferror@plt+0x5a8c>  // b.none
  406b28:	ldr	x0, [sp, #568]
  406b2c:	add	x0, x0, #0x4
  406b30:	str	x0, [sp, #168]
  406b34:	ldr	x1, [sp, #168]
  406b38:	ldr	x0, [sp, #568]
  406b3c:	cmp	x1, x0
  406b40:	cset	w0, cc  // cc = lo, ul, last
  406b44:	and	w0, w0, #0xff
  406b48:	and	x0, x0, #0xff
  406b4c:	ldr	x1, [sp, #560]
  406b50:	add	x0, x1, x0
  406b54:	str	x0, [sp, #560]
  406b58:	ldr	x0, [sp, #168]
  406b5c:	str	x0, [sp, #568]
  406b60:	b	406c1c <ferror@plt+0x5a8c>
  406b64:	ldr	x0, [sp, #656]
  406b68:	cmp	x0, #0x0
  406b6c:	b.ne	406c1c <ferror@plt+0x5a8c>  // b.any
  406b70:	ldr	x0, [sp, #568]
  406b74:	and	x0, x0, #0x7
  406b78:	cmp	x0, #0x0
  406b7c:	b.eq	406c1c <ferror@plt+0x5a8c>  // b.none
  406b80:	ldr	x0, [sp, #568]
  406b84:	add	x0, x0, #0x8
  406b88:	str	x0, [sp, #176]
  406b8c:	ldr	x1, [sp, #176]
  406b90:	ldr	x0, [sp, #568]
  406b94:	cmp	x1, x0
  406b98:	cset	w0, cc  // cc = lo, ul, last
  406b9c:	and	w0, w0, #0xff
  406ba0:	and	x0, x0, #0xff
  406ba4:	ldr	x1, [sp, #560]
  406ba8:	add	x0, x1, x0
  406bac:	str	x0, [sp, #560]
  406bb0:	ldr	x0, [sp, #176]
  406bb4:	str	x0, [sp, #568]
  406bb8:	b	406c1c <ferror@plt+0x5a8c>
  406bbc:	ldr	x0, [sp, #656]
  406bc0:	cmp	x0, #0x0
  406bc4:	b.eq	406c1c <ferror@plt+0x5a8c>  // b.none
  406bc8:	ldr	x0, [sp, #568]
  406bcc:	and	x0, x0, #0x7
  406bd0:	cmp	x0, #0x0
  406bd4:	b.eq	406c1c <ferror@plt+0x5a8c>  // b.none
  406bd8:	ldr	x0, [sp, #568]
  406bdc:	add	x0, x0, #0x8
  406be0:	str	x0, [sp, #184]
  406be4:	ldr	x1, [sp, #184]
  406be8:	ldr	x0, [sp, #568]
  406bec:	cmp	x1, x0
  406bf0:	cset	w0, cc  // cc = lo, ul, last
  406bf4:	and	w0, w0, #0xff
  406bf8:	and	x0, x0, #0xff
  406bfc:	ldr	x1, [sp, #560]
  406c00:	add	x0, x1, x0
  406c04:	str	x0, [sp, #560]
  406c08:	ldr	x0, [sp, #184]
  406c0c:	str	x0, [sp, #568]
  406c10:	b	406c1c <ferror@plt+0x5a8c>
  406c14:	nop
  406c18:	b	406c20 <ferror@plt+0x5a90>
  406c1c:	nop
  406c20:	ldr	x0, [sp, #560]
  406c24:	and	x0, x0, #0x8000000000000
  406c28:	cmp	x0, #0x0
  406c2c:	b.eq	406c50 <ferror@plt+0x5ac0>  // b.none
  406c30:	mov	x0, #0x1                   	// #1
  406c34:	str	x0, [sp, #576]
  406c38:	str	xzr, [sp, #568]
  406c3c:	str	xzr, [sp, #560]
  406c40:	ldr	w0, [sp, #596]
  406c44:	orr	w0, w0, #0x10
  406c48:	str	w0, [sp, #596]
  406c4c:	b	406c78 <ferror@plt+0x5ae8>
  406c50:	str	xzr, [sp, #576]
  406c54:	ldr	x0, [sp, #568]
  406c58:	lsr	x1, x0, #3
  406c5c:	ldr	x0, [sp, #560]
  406c60:	lsl	x0, x0, #61
  406c64:	orr	x0, x1, x0
  406c68:	str	x0, [sp, #568]
  406c6c:	ldr	x0, [sp, #560]
  406c70:	lsr	x0, x0, #3
  406c74:	str	x0, [sp, #560]
  406c78:	ldr	w0, [sp, #216]
  406c7c:	cmp	w0, #0x0
  406c80:	b.eq	406e8c <ferror@plt+0x5cfc>  // b.none
  406c84:	ldr	w0, [sp, #596]
  406c88:	and	w0, w0, #0x10
  406c8c:	cmp	w0, #0x0
  406c90:	b.ne	406ca4 <ferror@plt+0x5b14>  // b.any
  406c94:	ldr	x0, [sp, #488]
  406c98:	and	x0, x0, #0x800
  406c9c:	cmp	x0, #0x0
  406ca0:	b.eq	406e8c <ferror@plt+0x5cfc>  // b.none
  406ca4:	ldr	w0, [sp, #596]
  406ca8:	orr	w0, w0, #0x8
  406cac:	str	w0, [sp, #596]
  406cb0:	b	406e8c <ferror@plt+0x5cfc>
  406cb4:	str	xzr, [sp, #576]
  406cb8:	ldr	x1, [sp, #560]
  406cbc:	ldr	x0, [sp, #568]
  406cc0:	orr	x0, x1, x0
  406cc4:	cmp	x0, #0x0
  406cc8:	b.eq	406e44 <ferror@plt+0x5cb4>  // b.none
  406ccc:	mov	x0, #0x1                   	// #1
  406cd0:	str	x0, [sp, #568]
  406cd4:	str	xzr, [sp, #560]
  406cd8:	ldr	x0, [sp, #568]
  406cdc:	and	x0, x0, #0x7
  406ce0:	cmp	x0, #0x0
  406ce4:	b.eq	406e2c <ferror@plt+0x5c9c>  // b.none
  406ce8:	ldr	w0, [sp, #596]
  406cec:	orr	w0, w0, #0x10
  406cf0:	str	w0, [sp, #596]
  406cf4:	ldr	x0, [sp, #488]
  406cf8:	and	x0, x0, #0xc00000
  406cfc:	cmp	x0, #0xc00, lsl #12
  406d00:	b.eq	406e34 <ferror@plt+0x5ca4>  // b.none
  406d04:	cmp	x0, #0xc00, lsl #12
  406d08:	b.hi	406e38 <ferror@plt+0x5ca8>  // b.pmore
  406d0c:	cmp	x0, #0x800, lsl #12
  406d10:	b.eq	406dd4 <ferror@plt+0x5c44>  // b.none
  406d14:	cmp	x0, #0x800, lsl #12
  406d18:	b.hi	406e38 <ferror@plt+0x5ca8>  // b.pmore
  406d1c:	cmp	x0, #0x0
  406d20:	b.eq	406d30 <ferror@plt+0x5ba0>  // b.none
  406d24:	cmp	x0, #0x400, lsl #12
  406d28:	b.eq	406d7c <ferror@plt+0x5bec>  // b.none
  406d2c:	b	406e38 <ferror@plt+0x5ca8>
  406d30:	ldr	x0, [sp, #568]
  406d34:	and	x0, x0, #0xf
  406d38:	cmp	x0, #0x4
  406d3c:	b.eq	406e34 <ferror@plt+0x5ca4>  // b.none
  406d40:	ldr	x0, [sp, #568]
  406d44:	add	x0, x0, #0x4
  406d48:	str	x0, [sp, #192]
  406d4c:	ldr	x1, [sp, #192]
  406d50:	ldr	x0, [sp, #568]
  406d54:	cmp	x1, x0
  406d58:	cset	w0, cc  // cc = lo, ul, last
  406d5c:	and	w0, w0, #0xff
  406d60:	and	x0, x0, #0xff
  406d64:	ldr	x1, [sp, #560]
  406d68:	add	x0, x1, x0
  406d6c:	str	x0, [sp, #560]
  406d70:	ldr	x0, [sp, #192]
  406d74:	str	x0, [sp, #568]
  406d78:	b	406e34 <ferror@plt+0x5ca4>
  406d7c:	ldr	x0, [sp, #656]
  406d80:	cmp	x0, #0x0
  406d84:	b.ne	406e34 <ferror@plt+0x5ca4>  // b.any
  406d88:	ldr	x0, [sp, #568]
  406d8c:	and	x0, x0, #0x7
  406d90:	cmp	x0, #0x0
  406d94:	b.eq	406e34 <ferror@plt+0x5ca4>  // b.none
  406d98:	ldr	x0, [sp, #568]
  406d9c:	add	x0, x0, #0x8
  406da0:	str	x0, [sp, #200]
  406da4:	ldr	x1, [sp, #200]
  406da8:	ldr	x0, [sp, #568]
  406dac:	cmp	x1, x0
  406db0:	cset	w0, cc  // cc = lo, ul, last
  406db4:	and	w0, w0, #0xff
  406db8:	and	x0, x0, #0xff
  406dbc:	ldr	x1, [sp, #560]
  406dc0:	add	x0, x1, x0
  406dc4:	str	x0, [sp, #560]
  406dc8:	ldr	x0, [sp, #200]
  406dcc:	str	x0, [sp, #568]
  406dd0:	b	406e34 <ferror@plt+0x5ca4>
  406dd4:	ldr	x0, [sp, #656]
  406dd8:	cmp	x0, #0x0
  406ddc:	b.eq	406e34 <ferror@plt+0x5ca4>  // b.none
  406de0:	ldr	x0, [sp, #568]
  406de4:	and	x0, x0, #0x7
  406de8:	cmp	x0, #0x0
  406dec:	b.eq	406e34 <ferror@plt+0x5ca4>  // b.none
  406df0:	ldr	x0, [sp, #568]
  406df4:	add	x0, x0, #0x8
  406df8:	str	x0, [sp, #208]
  406dfc:	ldr	x1, [sp, #208]
  406e00:	ldr	x0, [sp, #568]
  406e04:	cmp	x1, x0
  406e08:	cset	w0, cc  // cc = lo, ul, last
  406e0c:	and	w0, w0, #0xff
  406e10:	and	x0, x0, #0xff
  406e14:	ldr	x1, [sp, #560]
  406e18:	add	x0, x1, x0
  406e1c:	str	x0, [sp, #560]
  406e20:	ldr	x0, [sp, #208]
  406e24:	str	x0, [sp, #568]
  406e28:	b	406e34 <ferror@plt+0x5ca4>
  406e2c:	nop
  406e30:	b	406e38 <ferror@plt+0x5ca8>
  406e34:	nop
  406e38:	ldr	x0, [sp, #568]
  406e3c:	lsr	x0, x0, #3
  406e40:	str	x0, [sp, #568]
  406e44:	ldr	w0, [sp, #596]
  406e48:	orr	w0, w0, #0x8
  406e4c:	str	w0, [sp, #596]
  406e50:	b	406e8c <ferror@plt+0x5cfc>
  406e54:	str	xzr, [sp, #576]
  406e58:	str	xzr, [sp, #568]
  406e5c:	str	xzr, [sp, #560]
  406e60:	b	406e8c <ferror@plt+0x5cfc>
  406e64:	mov	x0, #0x7fff                	// #32767
  406e68:	str	x0, [sp, #576]
  406e6c:	str	xzr, [sp, #568]
  406e70:	str	xzr, [sp, #560]
  406e74:	b	406e8c <ferror@plt+0x5cfc>
  406e78:	mov	x0, #0x7fff                	// #32767
  406e7c:	str	x0, [sp, #576]
  406e80:	ldr	x0, [sp, #560]
  406e84:	orr	x0, x0, #0x800000000000
  406e88:	str	x0, [sp, #560]
  406e8c:	nop
  406e90:	ldr	x0, [sp, #568]
  406e94:	str	x0, [sp, #80]
  406e98:	ldr	x0, [sp, #560]
  406e9c:	and	x1, x0, #0xffffffffffff
  406ea0:	ldr	x0, [sp, #88]
  406ea4:	bfxil	x0, x1, #0, #48
  406ea8:	str	x0, [sp, #88]
  406eac:	ldr	x0, [sp, #576]
  406eb0:	and	w0, w0, #0x7fff
  406eb4:	and	w1, w0, #0xffff
  406eb8:	ldrh	w0, [sp, #94]
  406ebc:	bfxil	w0, w1, #0, #15
  406ec0:	strh	w0, [sp, #94]
  406ec4:	ldr	x0, [sp, #656]
  406ec8:	and	w0, w0, #0x1
  406ecc:	and	w1, w0, #0xff
  406ed0:	ldrb	w0, [sp, #95]
  406ed4:	bfi	w0, w1, #7, #1
  406ed8:	strb	w0, [sp, #95]
  406edc:	ldr	q0, [sp, #80]
  406ee0:	str	q0, [sp, #128]
  406ee4:	ldrsw	x0, [sp, #596]
  406ee8:	cmp	x0, #0x0
  406eec:	b.eq	406ef8 <ferror@plt+0x5d68>  // b.none
  406ef0:	ldr	w0, [sp, #596]
  406ef4:	bl	4076c4 <ferror@plt+0x6534>
  406ef8:	ldr	q0, [sp, #128]
  406efc:	ldp	x29, x30, [sp]
  406f00:	add	sp, sp, #0x2a0
  406f04:	ret
  406f08:	sub	sp, sp, #0x60
  406f0c:	str	w0, [sp, #12]
  406f10:	ldr	w0, [sp, #12]
  406f14:	cmp	w0, #0x0
  406f18:	b.eq	407020 <ferror@plt+0x5e90>  // b.none
  406f1c:	ldr	w0, [sp, #12]
  406f20:	str	w0, [sp, #36]
  406f24:	ldr	w0, [sp, #12]
  406f28:	lsr	w0, w0, #31
  406f2c:	and	w0, w0, #0xff
  406f30:	and	x0, x0, #0xff
  406f34:	str	x0, [sp, #40]
  406f38:	ldr	x0, [sp, #40]
  406f3c:	cmp	x0, #0x0
  406f40:	b.eq	406f50 <ferror@plt+0x5dc0>  // b.none
  406f44:	ldr	w0, [sp, #36]
  406f48:	neg	w0, w0
  406f4c:	str	w0, [sp, #36]
  406f50:	ldr	w0, [sp, #36]
  406f54:	clz	x0, x0
  406f58:	str	w0, [sp, #52]
  406f5c:	mov	w1, #0x403e                	// #16446
  406f60:	ldr	w0, [sp, #52]
  406f64:	sub	w0, w1, w0
  406f68:	sxtw	x0, w0
  406f6c:	str	x0, [sp, #56]
  406f70:	ldr	w0, [sp, #36]
  406f74:	str	x0, [sp, #64]
  406f78:	str	xzr, [sp, #72]
  406f7c:	mov	x1, #0x406f                	// #16495
  406f80:	ldr	x0, [sp, #56]
  406f84:	sub	x0, x1, x0
  406f88:	cmp	x0, #0x0
  406f8c:	b.le	407030 <ferror@plt+0x5ea0>
  406f90:	mov	x1, #0x406f                	// #16495
  406f94:	ldr	x0, [sp, #56]
  406f98:	sub	x0, x1, x0
  406f9c:	cmp	x0, #0x3f
  406fa0:	b.gt	406ffc <ferror@plt+0x5e6c>
  406fa4:	ldr	x0, [sp, #56]
  406fa8:	mov	w1, w0
  406fac:	mov	w0, #0x406f                	// #16495
  406fb0:	sub	w0, w0, w1
  406fb4:	ldr	x1, [sp, #72]
  406fb8:	lsl	x1, x1, x0
  406fbc:	ldr	x0, [sp, #56]
  406fc0:	mov	w2, w0
  406fc4:	mov	w0, #0xffffbfd1            	// #-16431
  406fc8:	add	w0, w2, w0
  406fcc:	ldr	x2, [sp, #64]
  406fd0:	lsr	x0, x2, x0
  406fd4:	orr	x0, x1, x0
  406fd8:	str	x0, [sp, #72]
  406fdc:	ldr	x0, [sp, #56]
  406fe0:	mov	w1, w0
  406fe4:	mov	w0, #0x406f                	// #16495
  406fe8:	sub	w0, w0, w1
  406fec:	ldr	x1, [sp, #64]
  406ff0:	lsl	x0, x1, x0
  406ff4:	str	x0, [sp, #64]
  406ff8:	b	407030 <ferror@plt+0x5ea0>
  406ffc:	ldr	x0, [sp, #56]
  407000:	mov	w1, w0
  407004:	mov	w0, #0x402f                	// #16431
  407008:	sub	w0, w0, w1
  40700c:	ldr	x1, [sp, #64]
  407010:	lsl	x0, x1, x0
  407014:	str	x0, [sp, #72]
  407018:	str	xzr, [sp, #64]
  40701c:	b	407030 <ferror@plt+0x5ea0>
  407020:	str	xzr, [sp, #40]
  407024:	str	xzr, [sp, #56]
  407028:	str	xzr, [sp, #64]
  40702c:	str	xzr, [sp, #72]
  407030:	ldr	x0, [sp, #64]
  407034:	str	x0, [sp, #16]
  407038:	ldr	x0, [sp, #72]
  40703c:	and	x1, x0, #0xffffffffffff
  407040:	ldr	x0, [sp, #24]
  407044:	bfxil	x0, x1, #0, #48
  407048:	str	x0, [sp, #24]
  40704c:	ldr	x0, [sp, #56]
  407050:	and	w0, w0, #0x7fff
  407054:	and	w1, w0, #0xffff
  407058:	ldrh	w0, [sp, #30]
  40705c:	bfxil	w0, w1, #0, #15
  407060:	strh	w0, [sp, #30]
  407064:	ldr	x0, [sp, #40]
  407068:	and	w0, w0, #0x1
  40706c:	and	w1, w0, #0xff
  407070:	ldrb	w0, [sp, #31]
  407074:	bfi	w0, w1, #7, #1
  407078:	strb	w0, [sp, #31]
  40707c:	ldr	q0, [sp, #16]
  407080:	str	q0, [sp, #80]
  407084:	ldr	q0, [sp, #80]
  407088:	add	sp, sp, #0x60
  40708c:	ret
  407090:	stp	x29, x30, [sp, #-160]!
  407094:	mov	x29, sp
  407098:	str	q0, [sp, #16]
  40709c:	str	wzr, [sp, #132]
  4070a0:	str	xzr, [sp, #120]
  4070a4:	mrs	x0, fpcr
  4070a8:	str	x0, [sp, #120]
  4070ac:	ldr	q0, [sp, #16]
  4070b0:	str	q0, [sp, #48]
  4070b4:	ldr	x0, [sp, #48]
  4070b8:	str	x0, [sp, #144]
  4070bc:	ldr	x0, [sp, #56]
  4070c0:	ubfx	x0, x0, #0, #48
  4070c4:	str	x0, [sp, #112]
  4070c8:	ldrh	w0, [sp, #62]
  4070cc:	ubfx	x0, x0, #0, #15
  4070d0:	and	w0, w0, #0xffff
  4070d4:	and	x0, x0, #0xffff
  4070d8:	str	x0, [sp, #104]
  4070dc:	ldrb	w0, [sp, #63]
  4070e0:	ubfx	x0, x0, #7, #1
  4070e4:	and	w0, w0, #0xff
  4070e8:	and	x0, x0, #0xff
  4070ec:	str	x0, [sp, #96]
  4070f0:	ldr	x0, [sp, #112]
  4070f4:	lsl	x1, x0, #3
  4070f8:	ldr	x0, [sp, #144]
  4070fc:	lsr	x0, x0, #61
  407100:	orr	x0, x1, x0
  407104:	str	x0, [sp, #112]
  407108:	ldr	x0, [sp, #144]
  40710c:	lsl	x0, x0, #3
  407110:	str	x0, [sp, #144]
  407114:	ldr	x0, [sp, #96]
  407118:	str	x0, [sp, #88]
  40711c:	ldr	x0, [sp, #104]
  407120:	add	x0, x0, #0x1
  407124:	and	x0, x0, #0x7ffe
  407128:	cmp	x0, #0x0
  40712c:	b.eq	407350 <ferror@plt+0x61c0>  // b.none
  407130:	ldr	x1, [sp, #104]
  407134:	mov	x0, #0xffffffffffffc400    	// #-15360
  407138:	add	x0, x1, x0
  40713c:	str	x0, [sp, #136]
  407140:	ldr	x0, [sp, #136]
  407144:	cmp	x0, #0x7fe
  407148:	b.le	4071d0 <ferror@plt+0x6040>
  40714c:	ldr	x0, [sp, #120]
  407150:	and	x0, x0, #0xc00000
  407154:	cmp	x0, #0x0
  407158:	b.eq	407194 <ferror@plt+0x6004>  // b.none
  40715c:	ldr	x0, [sp, #120]
  407160:	and	x0, x0, #0xc00000
  407164:	cmp	x0, #0x400, lsl #12
  407168:	b.ne	407178 <ferror@plt+0x5fe8>  // b.any
  40716c:	ldr	x0, [sp, #88]
  407170:	cmp	x0, #0x0
  407174:	b.eq	407194 <ferror@plt+0x6004>  // b.none
  407178:	ldr	x0, [sp, #120]
  40717c:	and	x0, x0, #0xc00000
  407180:	cmp	x0, #0x800, lsl #12
  407184:	b.ne	4071a4 <ferror@plt+0x6014>  // b.any
  407188:	ldr	x0, [sp, #88]
  40718c:	cmp	x0, #0x0
  407190:	b.eq	4071a4 <ferror@plt+0x6014>  // b.none
  407194:	mov	x0, #0x7ff                 	// #2047
  407198:	str	x0, [sp, #136]
  40719c:	str	xzr, [sp, #152]
  4071a0:	b	4071b4 <ferror@plt+0x6024>
  4071a4:	mov	x0, #0x7fe                 	// #2046
  4071a8:	str	x0, [sp, #136]
  4071ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4071b0:	str	x0, [sp, #152]
  4071b4:	ldr	w0, [sp, #132]
  4071b8:	orr	w0, w0, #0x10
  4071bc:	str	w0, [sp, #132]
  4071c0:	ldr	w0, [sp, #132]
  4071c4:	orr	w0, w0, #0x4
  4071c8:	str	w0, [sp, #132]
  4071cc:	b	407438 <ferror@plt+0x62a8>
  4071d0:	ldr	x0, [sp, #136]
  4071d4:	cmp	x0, #0x0
  4071d8:	b.gt	407304 <ferror@plt+0x6174>
  4071dc:	ldr	x0, [sp, #136]
  4071e0:	cmn	x0, #0x34
  4071e4:	b.ge	407200 <ferror@plt+0x6070>  // b.tcont
  4071e8:	str	xzr, [sp, #144]
  4071ec:	str	xzr, [sp, #112]
  4071f0:	ldr	x0, [sp, #144]
  4071f4:	orr	x0, x0, #0x1
  4071f8:	str	x0, [sp, #144]
  4071fc:	b	4072fc <ferror@plt+0x616c>
  407200:	ldr	x0, [sp, #112]
  407204:	orr	x0, x0, #0x8000000000000
  407208:	str	x0, [sp, #112]
  40720c:	mov	x1, #0x3d                  	// #61
  407210:	ldr	x0, [sp, #136]
  407214:	sub	x0, x1, x0
  407218:	cmp	x0, #0x3f
  40721c:	b.gt	407294 <ferror@plt+0x6104>
  407220:	ldr	x0, [sp, #136]
  407224:	add	w0, w0, #0x3
  407228:	ldr	x1, [sp, #112]
  40722c:	lsl	x1, x1, x0
  407230:	ldr	x0, [sp, #136]
  407234:	mov	w2, w0
  407238:	mov	w0, #0x3d                  	// #61
  40723c:	sub	w0, w0, w2
  407240:	ldr	x2, [sp, #144]
  407244:	lsr	x0, x2, x0
  407248:	orr	x1, x1, x0
  40724c:	ldr	x0, [sp, #136]
  407250:	add	w0, w0, #0x3
  407254:	ldr	x2, [sp, #144]
  407258:	lsl	x0, x2, x0
  40725c:	cmp	x0, #0x0
  407260:	cset	w0, ne  // ne = any
  407264:	and	w0, w0, #0xff
  407268:	sxtw	x0, w0
  40726c:	orr	x0, x1, x0
  407270:	str	x0, [sp, #144]
  407274:	ldr	x0, [sp, #136]
  407278:	mov	w1, w0
  40727c:	mov	w0, #0x3d                  	// #61
  407280:	sub	w0, w0, w1
  407284:	ldr	x1, [sp, #112]
  407288:	lsr	x0, x1, x0
  40728c:	str	x0, [sp, #112]
  407290:	b	4072fc <ferror@plt+0x616c>
  407294:	ldr	x0, [sp, #136]
  407298:	mov	w1, w0
  40729c:	mov	w0, #0xfffffffd            	// #-3
  4072a0:	sub	w0, w0, w1
  4072a4:	ldr	x1, [sp, #112]
  4072a8:	lsr	x1, x1, x0
  4072ac:	mov	x2, #0x3d                  	// #61
  4072b0:	ldr	x0, [sp, #136]
  4072b4:	sub	x0, x2, x0
  4072b8:	cmp	x0, #0x40
  4072bc:	b.eq	4072d4 <ferror@plt+0x6144>  // b.none
  4072c0:	ldr	x0, [sp, #136]
  4072c4:	add	w0, w0, #0x43
  4072c8:	ldr	x2, [sp, #112]
  4072cc:	lsl	x0, x2, x0
  4072d0:	b	4072d8 <ferror@plt+0x6148>
  4072d4:	mov	x0, #0x0                   	// #0
  4072d8:	ldr	x2, [sp, #144]
  4072dc:	orr	x0, x0, x2
  4072e0:	cmp	x0, #0x0
  4072e4:	cset	w0, ne  // ne = any
  4072e8:	and	w0, w0, #0xff
  4072ec:	and	x0, x0, #0xff
  4072f0:	orr	x0, x1, x0
  4072f4:	str	x0, [sp, #144]
  4072f8:	str	xzr, [sp, #112]
  4072fc:	str	xzr, [sp, #136]
  407300:	b	407344 <ferror@plt+0x61b4>
  407304:	ldr	x0, [sp, #112]
  407308:	lsl	x1, x0, #4
  40730c:	ldr	x0, [sp, #144]
  407310:	lsr	x0, x0, #60
  407314:	orr	x1, x1, x0
  407318:	ldr	x0, [sp, #144]
  40731c:	lsl	x0, x0, #4
  407320:	cmp	x0, #0x0
  407324:	cset	w0, ne  // ne = any
  407328:	and	w0, w0, #0xff
  40732c:	sxtw	x0, w0
  407330:	orr	x0, x1, x0
  407334:	str	x0, [sp, #144]
  407338:	ldr	x0, [sp, #112]
  40733c:	lsr	x0, x0, #60
  407340:	str	x0, [sp, #112]
  407344:	ldr	x0, [sp, #144]
  407348:	str	x0, [sp, #152]
  40734c:	b	407438 <ferror@plt+0x62a8>
  407350:	ldr	x0, [sp, #104]
  407354:	cmp	x0, #0x0
  407358:	b.ne	407390 <ferror@plt+0x6200>  // b.any
  40735c:	str	xzr, [sp, #136]
  407360:	ldr	x1, [sp, #112]
  407364:	ldr	x0, [sp, #144]
  407368:	orr	x0, x1, x0
  40736c:	cmp	x0, #0x0
  407370:	b.ne	40737c <ferror@plt+0x61ec>  // b.any
  407374:	str	xzr, [sp, #152]
  407378:	b	407438 <ferror@plt+0x62a8>
  40737c:	str	xzr, [sp, #152]
  407380:	ldr	x0, [sp, #152]
  407384:	orr	x0, x0, #0x1
  407388:	str	x0, [sp, #152]
  40738c:	b	407438 <ferror@plt+0x62a8>
  407390:	mov	x0, #0x7ff                 	// #2047
  407394:	str	x0, [sp, #136]
  407398:	ldr	x1, [sp, #112]
  40739c:	ldr	x0, [sp, #144]
  4073a0:	orr	x0, x1, x0
  4073a4:	cmp	x0, #0x0
  4073a8:	b.ne	4073b4 <ferror@plt+0x6224>  // b.any
  4073ac:	str	xzr, [sp, #152]
  4073b0:	b	407438 <ferror@plt+0x62a8>
  4073b4:	ldr	x1, [sp, #104]
  4073b8:	mov	x0, #0x7fff                	// #32767
  4073bc:	cmp	x1, x0
  4073c0:	b.ne	4073f4 <ferror@plt+0x6264>  // b.any
  4073c4:	ldr	x1, [sp, #112]
  4073c8:	ldr	x0, [sp, #144]
  4073cc:	orr	x0, x1, x0
  4073d0:	cmp	x0, #0x0
  4073d4:	b.eq	4073f4 <ferror@plt+0x6264>  // b.none
  4073d8:	ldr	x0, [sp, #112]
  4073dc:	and	x0, x0, #0x4000000000000
  4073e0:	cmp	x0, #0x0
  4073e4:	b.ne	4073f4 <ferror@plt+0x6264>  // b.any
  4073e8:	ldr	w0, [sp, #132]
  4073ec:	orr	w0, w0, #0x1
  4073f0:	str	w0, [sp, #132]
  4073f4:	ldr	x0, [sp, #144]
  4073f8:	lsr	x1, x0, #60
  4073fc:	ldr	x0, [sp, #112]
  407400:	lsl	x0, x0, #4
  407404:	orr	x0, x1, x0
  407408:	str	x0, [sp, #144]
  40740c:	ldr	x0, [sp, #112]
  407410:	lsr	x0, x0, #60
  407414:	str	x0, [sp, #112]
  407418:	ldr	x0, [sp, #144]
  40741c:	str	x0, [sp, #152]
  407420:	ldr	x0, [sp, #152]
  407424:	and	x0, x0, #0xfffffffffffffff8
  407428:	str	x0, [sp, #152]
  40742c:	ldr	x0, [sp, #152]
  407430:	orr	x0, x0, #0x40000000000000
  407434:	str	x0, [sp, #152]
  407438:	ldr	x0, [sp, #136]
  40743c:	cmp	x0, #0x0
  407440:	b.ne	407458 <ferror@plt+0x62c8>  // b.any
  407444:	ldr	x0, [sp, #152]
  407448:	cmp	x0, #0x0
  40744c:	b.eq	407458 <ferror@plt+0x62c8>  // b.none
  407450:	mov	w0, #0x1                   	// #1
  407454:	b	40745c <ferror@plt+0x62cc>
  407458:	mov	w0, #0x0                   	// #0
  40745c:	str	w0, [sp, #84]
  407460:	ldr	x0, [sp, #152]
  407464:	and	x0, x0, #0x7
  407468:	cmp	x0, #0x0
  40746c:	b.eq	407530 <ferror@plt+0x63a0>  // b.none
  407470:	ldr	w0, [sp, #132]
  407474:	orr	w0, w0, #0x10
  407478:	str	w0, [sp, #132]
  40747c:	ldr	x0, [sp, #120]
  407480:	and	x0, x0, #0xc00000
  407484:	cmp	x0, #0xc00, lsl #12
  407488:	b.eq	407538 <ferror@plt+0x63a8>  // b.none
  40748c:	cmp	x0, #0xc00, lsl #12
  407490:	b.hi	40753c <ferror@plt+0x63ac>  // b.pmore
  407494:	cmp	x0, #0x800, lsl #12
  407498:	b.eq	407504 <ferror@plt+0x6374>  // b.none
  40749c:	cmp	x0, #0x800, lsl #12
  4074a0:	b.hi	40753c <ferror@plt+0x63ac>  // b.pmore
  4074a4:	cmp	x0, #0x0
  4074a8:	b.eq	4074b8 <ferror@plt+0x6328>  // b.none
  4074ac:	cmp	x0, #0x400, lsl #12
  4074b0:	b.eq	4074d8 <ferror@plt+0x6348>  // b.none
  4074b4:	b	40753c <ferror@plt+0x63ac>
  4074b8:	ldr	x0, [sp, #152]
  4074bc:	and	x0, x0, #0xf
  4074c0:	cmp	x0, #0x4
  4074c4:	b.eq	407538 <ferror@plt+0x63a8>  // b.none
  4074c8:	ldr	x0, [sp, #152]
  4074cc:	add	x0, x0, #0x4
  4074d0:	str	x0, [sp, #152]
  4074d4:	b	407538 <ferror@plt+0x63a8>
  4074d8:	ldr	x0, [sp, #88]
  4074dc:	cmp	x0, #0x0
  4074e0:	b.ne	407538 <ferror@plt+0x63a8>  // b.any
  4074e4:	ldr	x0, [sp, #152]
  4074e8:	and	x0, x0, #0x7
  4074ec:	cmp	x0, #0x0
  4074f0:	b.eq	407538 <ferror@plt+0x63a8>  // b.none
  4074f4:	ldr	x0, [sp, #152]
  4074f8:	add	x0, x0, #0x8
  4074fc:	str	x0, [sp, #152]
  407500:	b	407538 <ferror@plt+0x63a8>
  407504:	ldr	x0, [sp, #88]
  407508:	cmp	x0, #0x0
  40750c:	b.eq	407538 <ferror@plt+0x63a8>  // b.none
  407510:	ldr	x0, [sp, #152]
  407514:	and	x0, x0, #0x7
  407518:	cmp	x0, #0x0
  40751c:	b.eq	407538 <ferror@plt+0x63a8>  // b.none
  407520:	ldr	x0, [sp, #152]
  407524:	add	x0, x0, #0x8
  407528:	str	x0, [sp, #152]
  40752c:	b	407538 <ferror@plt+0x63a8>
  407530:	nop
  407534:	b	40753c <ferror@plt+0x63ac>
  407538:	nop
  40753c:	ldr	w0, [sp, #84]
  407540:	cmp	w0, #0x0
  407544:	b.eq	407574 <ferror@plt+0x63e4>  // b.none
  407548:	ldr	w0, [sp, #132]
  40754c:	and	w0, w0, #0x10
  407550:	cmp	w0, #0x0
  407554:	b.ne	407568 <ferror@plt+0x63d8>  // b.any
  407558:	ldr	x0, [sp, #120]
  40755c:	and	x0, x0, #0x800
  407560:	cmp	x0, #0x0
  407564:	b.eq	407574 <ferror@plt+0x63e4>  // b.none
  407568:	ldr	w0, [sp, #132]
  40756c:	orr	w0, w0, #0x8
  407570:	str	w0, [sp, #132]
  407574:	ldr	x0, [sp, #152]
  407578:	and	x0, x0, #0x80000000000000
  40757c:	cmp	x0, #0x0
  407580:	b.eq	407628 <ferror@plt+0x6498>  // b.none
  407584:	ldr	x0, [sp, #152]
  407588:	and	x0, x0, #0xff7fffffffffffff
  40758c:	str	x0, [sp, #152]
  407590:	ldr	x0, [sp, #136]
  407594:	add	x0, x0, #0x1
  407598:	str	x0, [sp, #136]
  40759c:	ldr	x0, [sp, #136]
  4075a0:	cmp	x0, #0x7ff
  4075a4:	b.ne	407628 <ferror@plt+0x6498>  // b.any
  4075a8:	ldr	x0, [sp, #120]
  4075ac:	and	x0, x0, #0xc00000
  4075b0:	cmp	x0, #0x0
  4075b4:	b.eq	4075f0 <ferror@plt+0x6460>  // b.none
  4075b8:	ldr	x0, [sp, #120]
  4075bc:	and	x0, x0, #0xc00000
  4075c0:	cmp	x0, #0x400, lsl #12
  4075c4:	b.ne	4075d4 <ferror@plt+0x6444>  // b.any
  4075c8:	ldr	x0, [sp, #88]
  4075cc:	cmp	x0, #0x0
  4075d0:	b.eq	4075f0 <ferror@plt+0x6460>  // b.none
  4075d4:	ldr	x0, [sp, #120]
  4075d8:	and	x0, x0, #0xc00000
  4075dc:	cmp	x0, #0x800, lsl #12
  4075e0:	b.ne	407600 <ferror@plt+0x6470>  // b.any
  4075e4:	ldr	x0, [sp, #88]
  4075e8:	cmp	x0, #0x0
  4075ec:	b.eq	407600 <ferror@plt+0x6470>  // b.none
  4075f0:	mov	x0, #0x7ff                 	// #2047
  4075f4:	str	x0, [sp, #136]
  4075f8:	str	xzr, [sp, #152]
  4075fc:	b	407610 <ferror@plt+0x6480>
  407600:	mov	x0, #0x7fe                 	// #2046
  407604:	str	x0, [sp, #136]
  407608:	mov	x0, #0xffffffffffffffff    	// #-1
  40760c:	str	x0, [sp, #152]
  407610:	ldr	w0, [sp, #132]
  407614:	orr	w0, w0, #0x10
  407618:	str	w0, [sp, #132]
  40761c:	ldr	w0, [sp, #132]
  407620:	orr	w0, w0, #0x4
  407624:	str	w0, [sp, #132]
  407628:	ldr	x0, [sp, #152]
  40762c:	lsr	x0, x0, #3
  407630:	str	x0, [sp, #152]
  407634:	ldr	x0, [sp, #136]
  407638:	cmp	x0, #0x7ff
  40763c:	b.ne	407658 <ferror@plt+0x64c8>  // b.any
  407640:	ldr	x0, [sp, #152]
  407644:	cmp	x0, #0x0
  407648:	b.eq	407658 <ferror@plt+0x64c8>  // b.none
  40764c:	ldr	x0, [sp, #152]
  407650:	orr	x0, x0, #0x8000000000000
  407654:	str	x0, [sp, #152]
  407658:	ldr	x0, [sp, #152]
  40765c:	and	x1, x0, #0xfffffffffffff
  407660:	ldr	x0, [sp, #40]
  407664:	bfxil	x0, x1, #0, #52
  407668:	str	x0, [sp, #40]
  40766c:	ldr	x0, [sp, #136]
  407670:	and	w0, w0, #0x7ff
  407674:	and	w1, w0, #0xffff
  407678:	ldrh	w0, [sp, #46]
  40767c:	bfi	w0, w1, #4, #11
  407680:	strh	w0, [sp, #46]
  407684:	ldr	x0, [sp, #88]
  407688:	and	w0, w0, #0x1
  40768c:	and	w1, w0, #0xff
  407690:	ldrb	w0, [sp, #47]
  407694:	bfi	w0, w1, #7, #1
  407698:	strb	w0, [sp, #47]
  40769c:	ldr	d0, [sp, #40]
  4076a0:	str	d0, [sp, #72]
  4076a4:	ldrsw	x0, [sp, #132]
  4076a8:	cmp	x0, #0x0
  4076ac:	b.eq	4076b8 <ferror@plt+0x6528>  // b.none
  4076b0:	ldr	w0, [sp, #132]
  4076b4:	bl	4076c4 <ferror@plt+0x6534>
  4076b8:	ldr	d0, [sp, #72]
  4076bc:	ldp	x29, x30, [sp], #160
  4076c0:	ret
  4076c4:	sub	sp, sp, #0x30
  4076c8:	str	w0, [sp, #12]
  4076cc:	mov	w0, #0x7f7fffff            	// #2139095039
  4076d0:	fmov	s0, w0
  4076d4:	str	s0, [sp, #44]
  4076d8:	movi	v0.2s, #0x80, lsl #16
  4076dc:	str	s0, [sp, #40]
  4076e0:	mov	w0, #0xc5ae                	// #50606
  4076e4:	movk	w0, #0x749d, lsl #16
  4076e8:	fmov	s0, w0
  4076ec:	str	s0, [sp, #36]
  4076f0:	str	wzr, [sp, #32]
  4076f4:	fmov	s0, #1.000000000000000000e+00
  4076f8:	str	s0, [sp, #28]
  4076fc:	ldr	w0, [sp, #12]
  407700:	and	w0, w0, #0x1
  407704:	cmp	w0, #0x0
  407708:	b.eq	40771c <ferror@plt+0x658c>  // b.none
  40770c:	ldr	s1, [sp, #32]
  407710:	fdiv	s0, s1, s1
  407714:	mrs	x0, fpsr
  407718:	str	w0, [sp, #24]
  40771c:	ldr	w0, [sp, #12]
  407720:	and	w0, w0, #0x2
  407724:	cmp	w0, #0x0
  407728:	b.eq	407740 <ferror@plt+0x65b0>  // b.none
  40772c:	ldr	s1, [sp, #28]
  407730:	ldr	s2, [sp, #32]
  407734:	fdiv	s0, s1, s2
  407738:	mrs	x0, fpsr
  40773c:	str	w0, [sp, #24]
  407740:	ldr	w0, [sp, #12]
  407744:	and	w0, w0, #0x4
  407748:	cmp	w0, #0x0
  40774c:	b.eq	407764 <ferror@plt+0x65d4>  // b.none
  407750:	ldr	s1, [sp, #44]
  407754:	ldr	s2, [sp, #36]
  407758:	fadd	s0, s1, s2
  40775c:	mrs	x0, fpsr
  407760:	str	w0, [sp, #24]
  407764:	ldr	w0, [sp, #12]
  407768:	and	w0, w0, #0x8
  40776c:	cmp	w0, #0x0
  407770:	b.eq	407784 <ferror@plt+0x65f4>  // b.none
  407774:	ldr	s1, [sp, #40]
  407778:	fmul	s0, s1, s1
  40777c:	mrs	x0, fpsr
  407780:	str	w0, [sp, #24]
  407784:	ldr	w0, [sp, #12]
  407788:	and	w0, w0, #0x10
  40778c:	cmp	w0, #0x0
  407790:	b.eq	4077a8 <ferror@plt+0x6618>  // b.none
  407794:	ldr	s1, [sp, #44]
  407798:	ldr	s2, [sp, #28]
  40779c:	fsub	s0, s1, s2
  4077a0:	mrs	x0, fpsr
  4077a4:	str	w0, [sp, #24]
  4077a8:	nop
  4077ac:	add	sp, sp, #0x30
  4077b0:	ret
  4077b4:	nop
  4077b8:	stp	x29, x30, [sp, #-64]!
  4077bc:	mov	x29, sp
  4077c0:	stp	x19, x20, [sp, #16]
  4077c4:	adrp	x20, 418000 <ferror@plt+0x16e70>
  4077c8:	add	x20, x20, #0xdd0
  4077cc:	stp	x21, x22, [sp, #32]
  4077d0:	adrp	x21, 418000 <ferror@plt+0x16e70>
  4077d4:	add	x21, x21, #0xdc8
  4077d8:	sub	x20, x20, x21
  4077dc:	mov	w22, w0
  4077e0:	stp	x23, x24, [sp, #48]
  4077e4:	mov	x23, x1
  4077e8:	mov	x24, x2
  4077ec:	bl	400f28 <memmove@plt-0x38>
  4077f0:	cmp	xzr, x20, asr #3
  4077f4:	b.eq	407820 <ferror@plt+0x6690>  // b.none
  4077f8:	asr	x20, x20, #3
  4077fc:	mov	x19, #0x0                   	// #0
  407800:	ldr	x3, [x21, x19, lsl #3]
  407804:	mov	x2, x24
  407808:	add	x19, x19, #0x1
  40780c:	mov	x1, x23
  407810:	mov	w0, w22
  407814:	blr	x3
  407818:	cmp	x20, x19
  40781c:	b.ne	407800 <ferror@plt+0x6670>  // b.any
  407820:	ldp	x19, x20, [sp, #16]
  407824:	ldp	x21, x22, [sp, #32]
  407828:	ldp	x23, x24, [sp, #48]
  40782c:	ldp	x29, x30, [sp], #64
  407830:	ret
  407834:	nop
  407838:	ret
  40783c:	nop
  407840:	adrp	x2, 419000 <ferror@plt+0x17e70>
  407844:	mov	x1, #0x0                   	// #0
  407848:	ldr	x2, [x2, #296]
  40784c:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407850 <.fini>:
  407850:	stp	x29, x30, [sp, #-16]!
  407854:	mov	x29, sp
  407858:	ldp	x29, x30, [sp], #16
  40785c:	ret
