Analysis & Synthesis report for Mastermind
Wed Dec 15 15:04:34 2010
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |Mastermind|lcd_spi_cotroller:u1|msetup_st
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 16. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 17. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 18. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 19. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 20. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
 21. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 22. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 23. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 24. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 25. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
 26. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 27. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 28. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 29. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
 30. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 32. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 33. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 34. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 35. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
 36. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 37. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 38. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 39. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 40. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
 41. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 44. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
 45. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 47. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 49. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 50. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
 51. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 52. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 53. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 54. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 55. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
 56. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 57. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 58. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 59. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
 60. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 61. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 62. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 63. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 64. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 65. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
 66. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 67. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 68. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 69. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 70. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
 71. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 72. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 73. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 74. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
 75. Parameter Settings for User Entity Instance: lcd_spi_cotroller:u1
 76. Parameter Settings for User Entity Instance: lcd_spi_cotroller:u1|three_wire_controller:u0
 77. Parameter Settings for User Entity Instance: adc_spi_controller:u2
 78. Parameter Settings for User Entity Instance: flash_to_sdram_controller:u4
 79. Parameter Settings for User Entity Instance: lcd_timing_controller:u6
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component
 82. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1
 83. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1
 84. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1
 85. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 86. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 87. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 89. dcfifo Parameter Settings by Entity Instance
 90. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 15 15:04:33 2010   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; Mastermind                              ;
; Top-level Entity Name              ; Mastermind                              ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 1,314                                   ;
;     Total combinational functions  ; 1,314                                   ;
;     Dedicated logic registers      ; 1,044                                   ;
; Total registers                    ; 1044                                    ;
; Total pins                         ; 534                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 28,672                                  ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; Mastermind         ; Mastermind         ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/Sdram_Params.h        ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/command.v             ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/control_interface.v   ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/sdr_data_path.v       ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/Sdram_PLL.v           ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/yves/School/FPGA/Project/Mastermind/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;
; touch_detector.v                          ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/touch_detector.v                          ;
; three_wire_controller.v                   ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/three_wire_controller.v                   ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/SEG7_LUT_8.v                              ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/SEG7_LUT.v                                ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/Reset_Delay.v                             ;
; Mastermind.v                              ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/Mastermind.v                              ;
; lcd_timing_controller.v                   ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/lcd_timing_controller.v                   ;
; lcd_spi_cotroller.v                       ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/lcd_spi_cotroller.v                       ;
; flash_to_sdram_controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/flash_to_sdram_controller.v               ;
; adc_spi_controller.v                      ; yes             ; User Verilog HDL File        ; C:/Users/yves/School/FPGA/Project/Mastermind/adc_spi_controller.v                      ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altpll.tdf                                ;
; aglobal81.inc                             ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                             ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_pll.inc                           ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixii_pll.inc                         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf                                ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc                           ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc                              ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_graycounter.inc                         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_fefifo.inc                              ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_gray2bin.inc                            ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dffpipe.inc                               ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc                           ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;
; db/dcfifo_21m1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/dcfifo_21m1.tdf                        ;
; db/a_gray2bin_kdb.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/a_gray2bin_kdb.tdf                     ;
; db/a_graycounter_o96.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/a_graycounter_o96.tdf                  ;
; db/a_graycounter_fgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/a_graycounter_fgc.tdf                  ;
; db/a_graycounter_egc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/a_graycounter_egc.tdf                  ;
; db/altsyncram_1l81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/altsyncram_1l81.tdf                    ;
; db/altsyncram_drg1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/altsyncram_drg1.tdf                    ;
; db/dffpipe_ngh.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/dffpipe_ngh.tdf                        ;
; db/dffpipe_kec.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/dffpipe_kec.tdf                        ;
; db/alt_synch_pipe_rdb.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/alt_synch_pipe_rdb.tdf                 ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/dffpipe_pe9.tdf                        ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/dffpipe_oe9.tdf                        ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/alt_synch_pipe_vd8.tdf                 ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/dffpipe_qe9.tdf                        ;
; db/cmpr_536.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/yves/School/FPGA/Project/Mastermind/db/cmpr_536.tdf                           ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,314                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 1314                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 542                                                                       ;
;     -- 3 input functions                    ; 299                                                                       ;
;     -- <=2 input functions                  ; 473                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 931                                                                       ;
;     -- arithmetic mode                      ; 383                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 1044                                                                      ;
;     -- Dedicated logic registers            ; 1044                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 534                                                                       ;
; Total memory bits                           ; 28672                                                                     ;
; Total PLLs                                  ; 1                                                                         ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 680                                                                       ;
; Total fan-out                               ; 8860                                                                      ;
; Average fan-out                             ; 3.00                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mastermind                                      ; 1314 (6)          ; 1044 (4)     ; 28672       ; 0            ; 0       ; 0         ; 534  ; 0            ; |Mastermind                                                                                                                                                          ; work         ;
;    |Reset_Delay:u8|                              ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Reset_Delay:u8                                                                                                                                           ; work         ;
;    |SEG7_LUT_8:u5|                               ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5                                                                                                                                            ; work         ;
;       |SEG7_LUT:u0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                ; work         ;
;       |SEG7_LUT:u1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                ; work         ;
;       |SEG7_LUT:u2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                ; work         ;
;       |SEG7_LUT:u4|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                ; work         ;
;       |SEG7_LUT:u5|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                ; work         ;
;       |SEG7_LUT:u6|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                ; work         ;
;    |Sdram_Control_4Port:u7|                      ; 609 (220)         ; 654 (142)    ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7                                                                                                                                   ; work         ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1                                                                                                              ; work         ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                      ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 67 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 67 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_21m1:auto_generated|         ; 67 (16)           ; 102 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                       ; work         ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ; work         ;
;                   |dffpipe_pe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9       ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ; work         ;
;                   |dffpipe_qe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13      ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                              ; work         ;
;                   |altsyncram_drg1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5  ; work         ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                              ; work         ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                               ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                 ; 66 (0)            ; 102 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 66 (0)            ; 102 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_21m1:auto_generated|         ; 66 (15)           ; 102 (21)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                       ; work         ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ; work         ;
;                   |dffpipe_pe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9       ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ; work         ;
;                   |dffpipe_qe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13      ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                              ; work         ;
;                   |altsyncram_drg1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5  ; work         ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                              ; work         ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                               ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|               ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                 ; work         ;
;             |dcfifo_21m1:auto_generated|         ; 66 (14)           ; 102 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                      ; work         ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                      ; work         ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                      ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                           ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                           ; work         ;
;                   |dffpipe_pe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9      ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                           ; work         ;
;                   |dffpipe_qe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13     ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                             ; work         ;
;                   |altsyncram_drg1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5 ; work         ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                             ; work         ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                              ; work         ;
;                |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                   ; work         ;
;                |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                   ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                   ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|               ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                 ; work         ;
;             |dcfifo_21m1:auto_generated|         ; 66 (14)           ; 102 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                      ; work         ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                      ; work         ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                      ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                           ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                           ; work         ;
;                   |dffpipe_pe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9      ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                           ; work         ;
;                   |dffpipe_qe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13     ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                             ; work         ;
;                   |altsyncram_drg1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5 ; work         ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                             ; work         ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                              ; work         ;
;                |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                   ; work         ;
;                |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                   ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                   ; work         ;
;       |command:command1|                         ; 61 (61)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|command:command1                                                                                                                  ; work         ;
;       |control_interface:control1|               ; 63 (63)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Sdram_Control_4Port:u7|control_interface:control1                                                                                                        ; work         ;
;    |adc_spi_controller:u2|                       ; 58 (58)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|adc_spi_controller:u2                                                                                                                                    ; work         ;
;    |flash_to_sdram_controller:u4|                ; 93 (93)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|flash_to_sdram_controller:u4                                                                                                                             ; work         ;
;    |lcd_spi_cotroller:u1|                        ; 92 (44)           ; 55 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|lcd_spi_cotroller:u1                                                                                                                                     ; work         ;
;       |three_wire_controller:u0|                 ; 48 (48)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|lcd_spi_cotroller:u1|three_wire_controller:u0                                                                                                            ; work         ;
;    |lcd_timing_controller:u6|                    ; 75 (75)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|lcd_timing_controller:u6                                                                                                                                 ; work         ;
;    |touch_detector:ts|                           ; 306 (306)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|touch_detector:ts                                                                                                                                        ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ALTSYNCRAM  ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ALTSYNCRAM  ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Mastermind|lcd_spi_cotroller:u1|msetup_st                                          ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; msetup_st.0011 ; msetup_st.0010 ; msetup_st.0001 ; msetup_st.0000 ; msetup_st.0100 ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; msetup_st.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ;
; msetup_st.0001 ; 0              ; 0              ; 1              ; 1              ; 0              ;
; msetup_st.0010 ; 0              ; 1              ; 0              ; 1              ; 0              ;
; msetup_st.0011 ; 1              ; 0              ; 0              ; 1              ; 0              ;
; msetup_st.0100 ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u7|rWR1_LENGTH[8]                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[7]                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[0..6]                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[8]                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[7]                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[0..6]                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[8]                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[7]                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[0..6]                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[8]                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[7]                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[0..6]                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|command:command1|CKE                                                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; flash_to_sdram_controller:u4|d1_photo_num[0..2]                                                                                              ; Stuck at GND due to stuck port data_in                                 ;
; flash_to_sdram_controller:u4|d2_photo_num[0..2]                                                                                              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|CKE                                                                                                                   ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff    ; Lost fanout                                                            ;
; lcd_spi_cotroller:u1|m3wire_data[9]                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[9]             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|rWR1_ADDR[0..5]                                                                                                       ; Merged with Sdram_Control_4Port:u7|rWR1_ADDR[6]                        ;
; Sdram_Control_4Port:u7|rWR2_ADDR[0..5]                                                                                                       ; Merged with Sdram_Control_4Port:u7|rWR2_ADDR[6]                        ;
; Sdram_Control_4Port:u7|rRD1_ADDR[0..5]                                                                                                       ; Merged with Sdram_Control_4Port:u7|rRD1_ADDR[6]                        ;
; Sdram_Control_4Port:u7|rRD2_ADDR[0..5]                                                                                                       ; Merged with Sdram_Control_4Port:u7|rRD2_ADDR[6]                        ;
; Sdram_Control_4Port:u7|mLENGTH[0..6]                                                                                                         ; Merged with Sdram_Control_4Port:u7|mLENGTH[8]                          ;
; Sdram_Control_4Port:u7|DQM[1]                                                                                                                ; Merged with Sdram_Control_4Port:u7|DQM[0]                              ;
; touch_detector:ts|checkedsquares[9]                                                                                                          ; Merged with touch_detector:ts|checkedsquares[4]                        ;
; touch_detector:ts|checkedsquares[8]                                                                                                          ; Merged with touch_detector:ts|checkedsquares[5]                        ;
; touch_detector:ts|checkedsquares[7]                                                                                                          ; Merged with touch_detector:ts|checkedsquares[6]                        ;
; touch_detector:ts|checkedsquares[11]                                                                                                         ; Merged with touch_detector:ts|checkedsquares[10]                       ;
; touch_detector:ts|checkedsquares[14]                                                                                                         ; Merged with touch_detector:ts|checkedsquares[12]                       ;
; touch_detector:ts|checkedsquares[15]                                                                                                         ; Merged with touch_detector:ts|checkedsquares[13]                       ;
; touch_detector:ts|activesquare[1,3]                                                                                                          ; Merged with touch_detector:ts|activesquare[0]                          ;
; Sdram_Control_4Port:u7|mADDR[0..5]                                                                                                           ; Merged with Sdram_Control_4Port:u7|mADDR[6]                            ;
; Sdram_Control_4Port:u7|control_interface:control1|SADDR[0..5]                                                                                ; Merged with Sdram_Control_4Port:u7|control_interface:control1|SADDR[6] ;
; Sdram_Control_4Port:u7|rWR1_ADDR[6]                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR2_ADDR[6]                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD1_ADDR[6]                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD2_ADDR[6]                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|mLENGTH[8]                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; adc_spi_controller:u2|mdata_in[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|mADDR[6]                                                                                                              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|control_interface:control1|SADDR[6]                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; flash_to_sdram_controller:u4|photo_change                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; touch_detector:ts|led[5..7]                                                                                                                  ; Merged with touch_detector:ts|led[4]                                   ;
; touch_detector:ts|activesquare[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|mLENGTH[7]                                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; touch_detector:ts|led[4]                                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; lcd_spi_cotroller:u1|msetup_st~145                                                                                                           ; Lost fanout                                                            ;
; lcd_spi_cotroller:u1|msetup_st~146                                                                                                           ; Lost fanout                                                            ;
; lcd_spi_cotroller:u1|msetup_st~148                                                                                                           ; Lost fanout                                                            ;
; Total Number of Removed Registers = 195                                                                                                      ;                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+----------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                     ;
+----------------------------------------------+---------------------------+------------------------------------------------------------+
; flash_to_sdram_controller:u4|d1_photo_num[2] ; Stuck at GND              ; flash_to_sdram_controller:u4|d2_photo_num[2],              ;
;                                              ; due to stuck port data_in ; flash_to_sdram_controller:u4|photo_change                  ;
; Sdram_Control_4Port:u7|rWR1_ADDR[6]          ; Stuck at GND              ; Sdram_Control_4Port:u7|mADDR[6],                           ;
;                                              ; due to stuck port data_in ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[6] ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[8]        ; Stuck at GND              ; Sdram_Control_4Port:u7|mLENGTH[8]                          ;
;                                              ; due to stuck port data_in ;                                                            ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[7]        ; Stuck at VCC              ; Sdram_Control_4Port:u7|mLENGTH[7]                          ;
;                                              ; due to stuck port data_in ;                                                            ;
; Sdram_Control_4Port:u7|command:command1|CKE  ; Stuck at VCC              ; Sdram_Control_4Port:u7|CKE                                 ;
;                                              ; due to stuck port data_in ;                                                            ;
; flash_to_sdram_controller:u4|d1_photo_num[1] ; Stuck at GND              ; flash_to_sdram_controller:u4|d2_photo_num[1]               ;
;                                              ; due to stuck port data_in ;                                                            ;
; flash_to_sdram_controller:u4|d1_photo_num[0] ; Stuck at GND              ; flash_to_sdram_controller:u4|d2_photo_num[0]               ;
;                                              ; due to stuck port data_in ;                                                            ;
+----------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1044  ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 703   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 334   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; flash_to_sdram_controller:u4|flash_addr_o[1]       ; 4       ;
; flash_to_sdram_controller:u4|flash_addr_o[2]       ; 4       ;
; flash_to_sdram_controller:u4|flash_addr_o[4]       ; 3       ;
; flash_to_sdram_controller:u4|flash_addr_o[5]       ; 3       ;
; touch_detector:ts|debounceCounter[17]              ; 4       ;
; touch_detector:ts|debounceCounter[13]              ; 3       ;
; touch_detector:ts|debounceCounter[10]              ; 3       ;
; touch_detector:ts|debounceCounter[8]               ; 3       ;
; touch_detector:ts|debounceCounter[7]               ; 3       ;
; touch_detector:ts|debounceCounter[21]              ; 3       ;
; touch_detector:ts|debounceCounter[18]              ; 3       ;
; touch_detector:ts|debounceCounter[5]               ; 2       ;
; lcd_spi_cotroller:u1|three_wire_controller:u0|mSEN ; 1       ;
; lcd_timing_controller:u6|mvd                       ; 1       ;
; Total number of inverted registers = 14            ;         ;
+----------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mastermind|adc_spi_controller:u2|dclk_cnt[10]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mastermind|adc_spi_controller:u2|mdata_in[4]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|command:command1|SA[11]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|control_interface:control1|timer[15] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|command:command1|command_delay[5]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mastermind|flash_to_sdram_controller:u4|flash_addr_cnt[1]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|rWR2_ADDR[18]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|rWR1_ADDR[15]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|rRD2_ADDR[11]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|rRD1_ADDR[12]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|command:command1|rp_done             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|mADDR[11]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|CMD[1]                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|WR_MASK[1]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|mRD                                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Mastermind|Sdram_Control_4Port:u7|ST[9]                                ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |Mastermind|touch_detector:ts|checkedsquares[5]                         ;
; 16:1               ; 17 bits   ; 170 LEs       ; 34 LEs               ; 136 LEs                ; Yes        ; |Mastermind|touch_detector:ts|debounceCounter[24]                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |Mastermind|touch_detector:ts|showcounter[0]                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |Mastermind|touch_detector:ts|debounceCounter[5]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                          ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                  ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                          ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                  ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_spi_cotroller:u1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; LUT_SIZE       ; 20    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_spi_cotroller:u1|three_wire_controller:u0 ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                 ;
; SPI_Freq       ; 20000    ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_spi_controller:u2 ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; SYSCLK_FRQ     ; 50000000 ; Signed Integer                         ;
; ADC_DCLK_FRQ   ; 1000     ; Signed Integer                         ;
; ADC_DCLK_CNT   ; 25000    ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flash_to_sdram_controller:u4 ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; DISP_MODE      ; 384000 ; Signed Integer                                  ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_timing_controller:u6 ;
+----------------------+-------+----------------------------------------+
; Parameter Name       ; Value ; Type                                   ;
+----------------------+-------+----------------------------------------+
; H_LINE               ; 1056  ; Signed Integer                         ;
; V_LINE               ; 525   ; Signed Integer                         ;
; Hsync_Blank          ; 216   ; Signed Integer                         ;
; Hsync_Front_Porch    ; 40    ; Signed Integer                         ;
; Vertical_Back_Porch  ; 35    ; Signed Integer                         ;
; Vertical_Front_Porch ; 10    ; Signed Integer                         ;
+----------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 12                ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 12                ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -2083             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Dec 15 15:04:15 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mastermind -c Mastermind
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v
    Info: Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v
    Info: Found entity 1: Sdram_RD_FIFO
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v
    Info: Found entity 1: Sdram_WR_FIFO
Info: Found 1 design units, including 1 entities, in source file touch_detector.v
    Info: Found entity 1: touch_detector
Info: Found 1 design units, including 1 entities, in source file three_wire_controller.v
    Info: Found entity 1: three_wire_controller
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Warning (10275): Verilog HDL Module Instantiation warning at Mastermind.v(478): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at Mastermind.v(507): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file Mastermind.v
    Info: Found entity 1: Mastermind
Warning (10238): Verilog Module Declaration warning at lcd_timing_controller.v(57): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "lcd_timing_controller"
Info: Found 1 design units, including 1 entities, in source file lcd_timing_controller.v
    Info: Found entity 1: lcd_timing_controller
Info: Found 1 design units, including 1 entities, in source file lcd_spi_cotroller.v
    Info: Found entity 1: lcd_spi_cotroller
Warning (10238): Verilog Module Declaration warning at flash_to_sdram_controller.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "flash_to_sdram_controller"
Info: Found 1 design units, including 1 entities, in source file flash_to_sdram_controller.v
    Info: Found entity 1: flash_to_sdram_controller
Warning (10238): Verilog Module Declaration warning at adc_spi_controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "adc_spi_controller"
Info: Found 1 design units, including 1 entities, in source file adc_spi_controller.v
    Info: Found entity 1: adc_spi_controller
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(488): created implicit net for "start"
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(500): created implicit net for "oFL_OE_N"
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(501): created implicit net for "oFL_CE_N"
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(545): created implicit net for "WR1_FULL"
Info: Elaborating entity "Mastermind" for the top level hierarchy
Warning (10034): Output port "oUART_TXD" at Mastermind.v(216) has no driver
Warning (10034): Output port "oUART_CTS" at Mastermind.v(218) has no driver
Warning (10034): Output port "oIRDA_TXD" at Mastermind.v(221) has no driver
Warning (10034): Output port "oDRAM0_A[12]" at Mastermind.v(225) has no driver
Warning (10034): Output port "oDRAM1_A[12]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[11]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[10]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[9]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[8]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[7]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[6]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[5]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[4]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[3]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[2]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[1]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_A[0]" at Mastermind.v(226) has no driver
Warning (10034): Output port "oDRAM1_LDQM0" at Mastermind.v(228) has no driver
Warning (10034): Output port "oDRAM1_UDQM1" at Mastermind.v(230) has no driver
Warning (10034): Output port "oDRAM1_WE_N" at Mastermind.v(232) has no driver
Warning (10034): Output port "oDRAM1_CAS_N" at Mastermind.v(234) has no driver
Warning (10034): Output port "oDRAM1_RAS_N" at Mastermind.v(236) has no driver
Warning (10034): Output port "oDRAM1_CS_N" at Mastermind.v(238) has no driver
Warning (10034): Output port "oDRAM1_BA[1]" at Mastermind.v(240) has no driver
Warning (10034): Output port "oDRAM1_BA[0]" at Mastermind.v(240) has no driver
Warning (10034): Output port "oDRAM1_CLK" at Mastermind.v(242) has no driver
Warning (10034): Output port "oDRAM1_CKE" at Mastermind.v(244) has no driver
Warning (10034): Output port "oFLASH_WP_N" at Mastermind.v(251) has no driver
Warning (10034): Output port "oFLASH_OE_N" at Mastermind.v(254) has no driver
Warning (10034): Output port "oFLASH_CE_N" at Mastermind.v(255) has no driver
Warning (10034): Output port "oSRAM_A[20]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[19]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[18]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[17]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[16]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[15]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[14]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[13]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[12]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[11]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[10]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[9]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[8]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[7]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[6]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[5]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[4]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[3]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[2]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[1]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_A[0]" at Mastermind.v(259) has no driver
Warning (10034): Output port "oSRAM_ADSC_N" at Mastermind.v(260) has no driver
Warning (10034): Output port "oSRAM_ADSP_N" at Mastermind.v(261) has no driver
Warning (10034): Output port "oSRAM_ADV_N" at Mastermind.v(262) has no driver
Warning (10034): Output port "oSRAM_BE_N[3]" at Mastermind.v(263) has no driver
Warning (10034): Output port "oSRAM_BE_N[2]" at Mastermind.v(263) has no driver
Warning (10034): Output port "oSRAM_BE_N[1]" at Mastermind.v(263) has no driver
Warning (10034): Output port "oSRAM_BE_N[0]" at Mastermind.v(263) has no driver
Warning (10034): Output port "oSRAM_CE1_N" at Mastermind.v(264) has no driver
Warning (10034): Output port "oSRAM_CE2" at Mastermind.v(265) has no driver
Warning (10034): Output port "oSRAM_CE3_N" at Mastermind.v(266) has no driver
Warning (10034): Output port "oSRAM_CLK" at Mastermind.v(267) has no driver
Warning (10034): Output port "oSRAM_GW_N" at Mastermind.v(268) has no driver
Warning (10034): Output port "oSRAM_OE_N" at Mastermind.v(269) has no driver
Warning (10034): Output port "oSRAM_WE_N" at Mastermind.v(270) has no driver
Warning (10034): Output port "oOTG_A[1]" at Mastermind.v(273) has no driver
Warning (10034): Output port "oOTG_A[0]" at Mastermind.v(273) has no driver
Warning (10034): Output port "oOTG_CS_N" at Mastermind.v(274) has no driver
Warning (10034): Output port "oOTG_OE_N" at Mastermind.v(275) has no driver
Warning (10034): Output port "oOTG_WE_N" at Mastermind.v(276) has no driver
Warning (10034): Output port "oOTG_RESET_N" at Mastermind.v(277) has no driver
Warning (10034): Output port "oOTG_DACK0_N" at Mastermind.v(284) has no driver
Warning (10034): Output port "oOTG_DACK1_N" at Mastermind.v(285) has no driver
Warning (10034): Output port "oLCD_ON" at Mastermind.v(288) has no driver
Warning (10034): Output port "oLCD_BLON" at Mastermind.v(289) has no driver
Warning (10034): Output port "oLCD_RW" at Mastermind.v(290) has no driver
Warning (10034): Output port "oLCD_EN" at Mastermind.v(291) has no driver
Warning (10034): Output port "oLCD_RS" at Mastermind.v(292) has no driver
Warning (10034): Output port "oSD_CLK" at Mastermind.v(297) has no driver
Warning (10034): Output port "oI2C_SCLK" at Mastermind.v(300) has no driver
Warning (10034): Output port "oVGA_CLOCK" at Mastermind.v(305) has no driver
Warning (10034): Output port "oVGA_HS" at Mastermind.v(306) has no driver
Warning (10034): Output port "oVGA_VS" at Mastermind.v(307) has no driver
Warning (10034): Output port "oVGA_BLANK_N" at Mastermind.v(308) has no driver
Warning (10034): Output port "oVGA_SYNC_N" at Mastermind.v(309) has no driver
Warning (10034): Output port "oVGA_R[9]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[8]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[7]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[6]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[5]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[4]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[3]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[2]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[1]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_R[0]" at Mastermind.v(310) has no driver
Warning (10034): Output port "oVGA_G[9]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[8]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[7]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[6]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[5]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[4]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[3]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[2]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[1]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_G[0]" at Mastermind.v(311) has no driver
Warning (10034): Output port "oVGA_B[9]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[8]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[7]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[6]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[5]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[4]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[3]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[2]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[1]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oVGA_B[0]" at Mastermind.v(312) has no driver
Warning (10034): Output port "oENET_CMD" at Mastermind.v(315) has no driver
Warning (10034): Output port "oENET_CS_N" at Mastermind.v(316) has no driver
Warning (10034): Output port "oENET_IOW_N" at Mastermind.v(317) has no driver
Warning (10034): Output port "oENET_IOR_N" at Mastermind.v(318) has no driver
Warning (10034): Output port "oENET_RESET_N" at Mastermind.v(319) has no driver
Warning (10034): Output port "oENET_CLK" at Mastermind.v(321) has no driver
Warning (10034): Output port "oAUD_DACDAT" at Mastermind.v(326) has no driver
Warning (10034): Output port "oAUD_XCK" at Mastermind.v(328) has no driver
Warning (10034): Output port "oTD1_RESET_N" at Mastermind.v(334) has no driver
Warning (10034): Output port "oTD2_RESET_N" at Mastermind.v(339) has no driver
Warning (10034): Output port "GPIO_CLKOUT_N1" at Mastermind.v(350) has no driver
Warning (10034): Output port "GPIO_CLKOUT_P1" at Mastermind.v(351) has no driver
Info: Elaborating entity "lcd_spi_cotroller" for hierarchy "lcd_spi_cotroller:u1"
Warning (10230): Verilog HDL assignment warning at lcd_spi_cotroller.v(153): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "three_wire_controller" for hierarchy "lcd_spi_cotroller:u1|three_wire_controller:u0"
Warning (10230): Verilog HDL assignment warning at three_wire_controller.v(90): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "adc_spi_controller" for hierarchy "adc_spi_controller:u2"
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(161): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(167): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(178): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(237): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "touch_detector" for hierarchy "touch_detector:ts"
Warning (10230): Verilog HDL assignment warning at touch_detector.v(41): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(59): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(65): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(77): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(84): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(94): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(101): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(111): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(118): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(129): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(146): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(155): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(165): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(172): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(182): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(189): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(199): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(206): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(216): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(232): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(239): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(249): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(256): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(266): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(273): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(284): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(291): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at touch_detector.v(299): truncated value with size 32 to match size of target (25)
Info: Elaborating entity "flash_to_sdram_controller" for hierarchy "flash_to_sdram_controller:u4"
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(111): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(112): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(126): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(149): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(191): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(208): truncated value with size 32 to match size of target (19)
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "lcd_timing_controller" for hierarchy "lcd_timing_controller:u6"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(375): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(423): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(425): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(413): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(413): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(413): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(413): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(413)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(413)
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1"
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Instantiated megafunction "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "12"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "5"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "12"
    Info: Parameter "clk1_phase_shift" = "-2083"
    Info: Parameter "clk2_divide_by" = "3"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf
    Info: Found entity 1: dcfifo_21m1
Info: Elaborating entity "dcfifo_21m1" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info: Found entity 1: altsyncram_1l81
Info: Elaborating entity "altsyncram_1l81" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info: Found entity 1: dffpipe_kec
Info: Elaborating entity "dffpipe_kec" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info: Found entity 1: alt_synch_pipe_rdb
Info: Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info: Found entity 1: cmpr_536
Info: Elaborating entity "cmpr_536" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp"
Info: Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u8"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Warning (12030): Port "rdusedw" on the entity instantiation of "read_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "read_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "rdusedw" on the entity instantiation of "read_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "read_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "rdusedw" on the entity instantiation of "write_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "write_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "rdusedw" on the entity instantiation of "write_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "write_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "CMD" on the entity instantiation of "control1" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND.
Warning (12030): Port "CS_N" on the entity instantiation of "u7" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "RD1_ADDR" on the entity instantiation of "u7" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored.
Warning (12020): Port "RD1_MAX_ADDR" on the entity instantiation of "u7" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored.
Warning (12010): Port "RD2_ADDR" on the entity instantiation of "u7" is connected to a signal of width 22. The formal width of the signal in the module is 23.  The extra bits will be driven by GND.
Warning (12020): Port "RD2_MAX_ADDR" on the entity instantiation of "u7" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored.
Warning (12020): Port "WR1_ADDR" on the entity instantiation of "u7" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored.
Warning (12020): Port "WR1_MAX_ADDR" on the entity instantiation of "u7" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored.
Warning (12010): Port "WR2_ADDR" on the entity instantiation of "u7" is connected to a signal of width 22. The formal width of the signal in the module is 23.  The extra bits will be driven by GND.
Warning (12020): Port "WR2_MAX_ADDR" on the entity instantiation of "u7" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored.
Warning (12020): Port "FL_DQ" on the entity instantiation of "u4" is connected to a signal of width 15. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12010): Port "iPHOTO_NUM" on the entity instantiation of "u4" is connected to a signal of width 3. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "oFL_ADDR" on the entity instantiation of "u4" is connected to a signal of width 27. The formal width of the signal in the module is 23.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "ts" is connected to a signal of width 18. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 5" on the entity instantiation of "ts" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "ordered port 8" on the entity instantiation of "ts" is connected to a signal of width 3. The formal width of the signal in the module is 2.  The extra bits will be ignored.
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[2]" is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[1]" is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[0]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[2]" is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[1]" is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[0]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[2]" is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[1]" is missing source, defaulting to GND
    Warning (12110): Net "photo_cnt[0]" is missing source, defaulting to GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]"
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "FLASH_DQ15_AM1" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[27]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[28]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[29]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[30]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "DRAM_DQ[16]" has no driver
    Warning: Bidir "DRAM_DQ[17]" has no driver
    Warning: Bidir "DRAM_DQ[18]" has no driver
    Warning: Bidir "DRAM_DQ[19]" has no driver
    Warning: Bidir "DRAM_DQ[20]" has no driver
    Warning: Bidir "DRAM_DQ[21]" has no driver
    Warning: Bidir "DRAM_DQ[22]" has no driver
    Warning: Bidir "DRAM_DQ[23]" has no driver
    Warning: Bidir "DRAM_DQ[24]" has no driver
    Warning: Bidir "DRAM_DQ[25]" has no driver
    Warning: Bidir "DRAM_DQ[26]" has no driver
    Warning: Bidir "DRAM_DQ[27]" has no driver
    Warning: Bidir "DRAM_DQ[28]" has no driver
    Warning: Bidir "DRAM_DQ[29]" has no driver
    Warning: Bidir "DRAM_DQ[30]" has no driver
    Warning: Bidir "DRAM_DQ[31]" has no driver
    Warning: Bidir "SRAM_DQ[0]" has no driver
    Warning: Bidir "SRAM_DQ[1]" has no driver
    Warning: Bidir "SRAM_DQ[2]" has no driver
    Warning: Bidir "SRAM_DQ[3]" has no driver
    Warning: Bidir "SRAM_DQ[4]" has no driver
    Warning: Bidir "SRAM_DQ[5]" has no driver
    Warning: Bidir "SRAM_DQ[6]" has no driver
    Warning: Bidir "SRAM_DQ[7]" has no driver
    Warning: Bidir "SRAM_DQ[8]" has no driver
    Warning: Bidir "SRAM_DQ[9]" has no driver
    Warning: Bidir "SRAM_DQ[10]" has no driver
    Warning: Bidir "SRAM_DQ[11]" has no driver
    Warning: Bidir "SRAM_DQ[12]" has no driver
    Warning: Bidir "SRAM_DQ[13]" has no driver
    Warning: Bidir "SRAM_DQ[14]" has no driver
    Warning: Bidir "SRAM_DQ[15]" has no driver
    Warning: Bidir "SRAM_DQ[16]" has no driver
    Warning: Bidir "SRAM_DQ[17]" has no driver
    Warning: Bidir "SRAM_DQ[18]" has no driver
    Warning: Bidir "SRAM_DQ[19]" has no driver
    Warning: Bidir "SRAM_DQ[20]" has no driver
    Warning: Bidir "SRAM_DQ[21]" has no driver
    Warning: Bidir "SRAM_DQ[22]" has no driver
    Warning: Bidir "SRAM_DQ[23]" has no driver
    Warning: Bidir "SRAM_DQ[24]" has no driver
    Warning: Bidir "SRAM_DQ[25]" has no driver
    Warning: Bidir "SRAM_DQ[26]" has no driver
    Warning: Bidir "SRAM_DQ[27]" has no driver
    Warning: Bidir "SRAM_DQ[28]" has no driver
    Warning: Bidir "SRAM_DQ[29]" has no driver
    Warning: Bidir "SRAM_DQ[30]" has no driver
    Warning: Bidir "SRAM_DQ[31]" has no driver
    Warning: Bidir "SRAM_DPA[0]" has no driver
    Warning: Bidir "SRAM_DPA[1]" has no driver
    Warning: Bidir "SRAM_DPA[2]" has no driver
    Warning: Bidir "SRAM_DPA[3]" has no driver
    Warning: Bidir "OTG_D[0]" has no driver
    Warning: Bidir "OTG_D[1]" has no driver
    Warning: Bidir "OTG_D[2]" has no driver
    Warning: Bidir "OTG_D[3]" has no driver
    Warning: Bidir "OTG_D[4]" has no driver
    Warning: Bidir "OTG_D[5]" has no driver
    Warning: Bidir "OTG_D[6]" has no driver
    Warning: Bidir "OTG_D[7]" has no driver
    Warning: Bidir "OTG_D[8]" has no driver
    Warning: Bidir "OTG_D[9]" has no driver
    Warning: Bidir "OTG_D[10]" has no driver
    Warning: Bidir "OTG_D[11]" has no driver
    Warning: Bidir "OTG_D[12]" has no driver
    Warning: Bidir "OTG_D[13]" has no driver
    Warning: Bidir "OTG_D[14]" has no driver
    Warning: Bidir "OTG_D[15]" has no driver
    Warning: Bidir "OTG_FSPEED" has no driver
    Warning: Bidir "OTG_LSPEED" has no driver
    Warning: Bidir "LCD_D[0]" has no driver
    Warning: Bidir "LCD_D[1]" has no driver
    Warning: Bidir "LCD_D[2]" has no driver
    Warning: Bidir "LCD_D[3]" has no driver
    Warning: Bidir "LCD_D[4]" has no driver
    Warning: Bidir "LCD_D[5]" has no driver
    Warning: Bidir "LCD_D[6]" has no driver
    Warning: Bidir "LCD_D[7]" has no driver
    Warning: Bidir "SD_DAT" has no driver
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "PS2_DAT" has no driver
    Warning: Bidir "PS2_CLK" has no driver
    Warning: Bidir "ENET_D[0]" has no driver
    Warning: Bidir "ENET_D[1]" has no driver
    Warning: Bidir "ENET_D[2]" has no driver
    Warning: Bidir "ENET_D[3]" has no driver
    Warning: Bidir "ENET_D[4]" has no driver
    Warning: Bidir "ENET_D[5]" has no driver
    Warning: Bidir "ENET_D[6]" has no driver
    Warning: Bidir "ENET_D[7]" has no driver
    Warning: Bidir "ENET_D[8]" has no driver
    Warning: Bidir "ENET_D[9]" has no driver
    Warning: Bidir "ENET_D[10]" has no driver
    Warning: Bidir "ENET_D[11]" has no driver
    Warning: Bidir "ENET_D[12]" has no driver
    Warning: Bidir "ENET_D[13]" has no driver
    Warning: Bidir "ENET_D[14]" has no driver
    Warning: Bidir "ENET_D[15]" has no driver
    Warning: Bidir "AUD_ADCLRCK" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "GPIO_1[0]" has no driver
    Warning: Bidir "GPIO_1[1]" has no driver
    Warning: Bidir "GPIO_1[2]" has no driver
    Warning: Bidir "GPIO_1[3]" has no driver
    Warning: Bidir "GPIO_1[4]" has no driver
    Warning: Bidir "GPIO_1[5]" has no driver
    Warning: Bidir "GPIO_1[6]" has no driver
    Warning: Bidir "GPIO_1[7]" has no driver
    Warning: Bidir "GPIO_1[8]" has no driver
    Warning: Bidir "GPIO_1[9]" has no driver
    Warning: Bidir "GPIO_1[10]" has no driver
    Warning: Bidir "GPIO_1[11]" has no driver
    Warning: Bidir "GPIO_1[12]" has no driver
    Warning: Bidir "GPIO_1[13]" has no driver
    Warning: Bidir "GPIO_1[14]" has no driver
    Warning: Bidir "GPIO_1[15]" has no driver
    Warning: Bidir "GPIO_1[16]" has no driver
    Warning: Bidir "GPIO_1[17]" has no driver
    Warning: Bidir "GPIO_1[18]" has no driver
    Warning: Bidir "GPIO_1[19]" has no driver
    Warning: Bidir "GPIO_1[20]" has no driver
    Warning: Bidir "GPIO_1[21]" has no driver
    Warning: Bidir "GPIO_1[22]" has no driver
    Warning: Bidir "GPIO_1[23]" has no driver
    Warning: Bidir "GPIO_1[24]" has no driver
    Warning: Bidir "GPIO_1[25]" has no driver
    Warning: Bidir "GPIO_1[26]" has no driver
    Warning: Bidir "GPIO_1[27]" has no driver
    Warning: Bidir "GPIO_1[28]" has no driver
    Warning: Bidir "GPIO_1[29]" has no driver
    Warning: Bidir "GPIO_1[30]" has no driver
    Warning: Bidir "GPIO_1[31]" has no driver
    Warning: Bidir "FLASH_DQ[0]" has no driver
    Warning: Bidir "FLASH_DQ[1]" has no driver
    Warning: Bidir "FLASH_DQ[2]" has no driver
    Warning: Bidir "FLASH_DQ[3]" has no driver
    Warning: Bidir "FLASH_DQ[4]" has no driver
    Warning: Bidir "FLASH_DQ[5]" has no driver
    Warning: Bidir "FLASH_DQ[6]" has no driver
    Warning: Bidir "FLASH_DQ[7]" has no driver
    Warning: Bidir "FLASH_DQ[8]" has no driver
    Warning: Bidir "FLASH_DQ[9]" has no driver
    Warning: Bidir "FLASH_DQ[10]" has no driver
    Warning: Bidir "FLASH_DQ[11]" has no driver
    Warning: Bidir "FLASH_DQ[12]" has no driver
    Warning: Bidir "FLASH_DQ[13]" has no driver
    Warning: Bidir "FLASH_DQ[14]" has no driver
    Warning: Bidir "GPIO_0[0]" has no driver
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "lcd_spi_cotroller:u1|three_wire_controller:u0|SDA" to the node "lcd_spi_cotroller:u1|three_wire_controller:u0|mACK" into an OR gate
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "FLASH_DQ15_AM1~1"
    Warning: Node "GPIO_0[1]~64"
    Warning: Node "GPIO_0[2]~65"
    Warning: Node "GPIO_0[3]~66"
    Warning: Node "GPIO_0[4]~67"
    Warning: Node "GPIO_0[5]~68"
    Warning: Node "GPIO_0[6]~69"
    Warning: Node "GPIO_0[7]~70"
    Warning: Node "GPIO_0[8]~71"
    Warning: Node "GPIO_0[9]~72"
    Warning: Node "GPIO_0[10]~73"
    Warning: Node "GPIO_0[11]~74"
    Warning: Node "GPIO_0[12]~75"
    Warning: Node "GPIO_0[13]~76"
    Warning: Node "GPIO_0[14]~77"
    Warning: Node "GPIO_0[15]~78"
    Warning: Node "GPIO_0[16]~79"
    Warning: Node "GPIO_0[17]~80"
    Warning: Node "GPIO_0[18]~81"
    Warning: Node "GPIO_0[19]~82"
    Warning: Node "GPIO_0[20]~83"
    Warning: Node "GPIO_0[21]~84"
    Warning: Node "GPIO_0[22]~85"
    Warning: Node "GPIO_0[23]~86"
    Warning: Node "GPIO_0[24]~87"
    Warning: Node "GPIO_0[25]~88"
    Warning: Node "GPIO_0[26]~89"
    Warning: Node "GPIO_0[27]~90"
    Warning: Node "GPIO_0[28]~91"
    Warning: Node "GPIO_0[29]~92"
    Warning: Node "GPIO_0[30]~93"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_DP" is stuck at VCC
    Warning (13410): Pin "oHEX1_DP" is stuck at VCC
    Warning (13410): Pin "oHEX2_DP" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[0]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[1]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[2]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[3]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[4]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[5]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX3_DP" is stuck at VCC
    Warning (13410): Pin "oHEX4_DP" is stuck at VCC
    Warning (13410): Pin "oHEX5_DP" is stuck at VCC
    Warning (13410): Pin "oHEX6_DP" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[0]" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[1]" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[2]" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[3]" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[4]" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[5]" is stuck at VCC
    Warning (13410): Pin "oHEX7_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX7_DP" is stuck at VCC
    Warning (13410): Pin "oLEDG[4]" is stuck at GND
    Warning (13410): Pin "oLEDG[5]" is stuck at GND
    Warning (13410): Pin "oLEDG[6]" is stuck at GND
    Warning (13410): Pin "oLEDG[7]" is stuck at GND
    Warning (13410): Pin "oLEDG[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[0]" is stuck at GND
    Warning (13410): Pin "oLEDR[1]" is stuck at GND
    Warning (13410): Pin "oLEDR[3]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oUART_TXD" is stuck at GND
    Warning (13410): Pin "oUART_CTS" is stuck at GND
    Warning (13410): Pin "oIRDA_TXD" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM1_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM1_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM1_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" is stuck at VCC
    Warning (13410): Pin "oDRAM1_CKE" is stuck at GND
    Warning (13410): Pin "oFLASH_A[22]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[23]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[24]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[25]" is stuck at GND
    Warning (13410): Pin "oFLASH_WE_N" is stuck at VCC
    Warning (13410): Pin "oFLASH_RST_N" is stuck at VCC
    Warning (13410): Pin "oFLASH_WP_N" is stuck at GND
    Warning (13410): Pin "oFLASH_BYTE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_OE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_CE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_A[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[16]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[17]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[18]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[19]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[20]" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSC_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSP_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADV_N" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_CE1_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CE2" is stuck at GND
    Warning (13410): Pin "oSRAM_CE3_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CLK" is stuck at GND
    Warning (13410): Pin "oSRAM_GW_N" is stuck at GND
    Warning (13410): Pin "oSRAM_OE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_A[0]" is stuck at GND
    Warning (13410): Pin "oOTG_A[1]" is stuck at GND
    Warning (13410): Pin "oOTG_CS_N" is stuck at GND
    Warning (13410): Pin "oOTG_OE_N" is stuck at GND
    Warning (13410): Pin "oOTG_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_RESET_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at GND
    Warning (13410): Pin "oLCD_BLON" is stuck at GND
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oLCD_EN" is stuck at GND
    Warning (13410): Pin "oLCD_RS" is stuck at GND
    Warning (13410): Pin "oSD_CLK" is stuck at GND
    Warning (13410): Pin "oI2C_SCLK" is stuck at GND
    Warning (13410): Pin "oVGA_CLOCK" is stuck at GND
    Warning (13410): Pin "oVGA_HS" is stuck at GND
    Warning (13410): Pin "oVGA_VS" is stuck at GND
    Warning (13410): Pin "oVGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "oVGA_R[0]" is stuck at GND
    Warning (13410): Pin "oVGA_R[1]" is stuck at GND
    Warning (13410): Pin "oVGA_R[2]" is stuck at GND
    Warning (13410): Pin "oVGA_R[3]" is stuck at GND
    Warning (13410): Pin "oVGA_R[4]" is stuck at GND
    Warning (13410): Pin "oVGA_R[5]" is stuck at GND
    Warning (13410): Pin "oVGA_R[6]" is stuck at GND
    Warning (13410): Pin "oVGA_R[7]" is stuck at GND
    Warning (13410): Pin "oVGA_R[8]" is stuck at GND
    Warning (13410): Pin "oVGA_R[9]" is stuck at GND
    Warning (13410): Pin "oVGA_G[0]" is stuck at GND
    Warning (13410): Pin "oVGA_G[1]" is stuck at GND
    Warning (13410): Pin "oVGA_G[2]" is stuck at GND
    Warning (13410): Pin "oVGA_G[3]" is stuck at GND
    Warning (13410): Pin "oVGA_G[4]" is stuck at GND
    Warning (13410): Pin "oVGA_G[5]" is stuck at GND
    Warning (13410): Pin "oVGA_G[6]" is stuck at GND
    Warning (13410): Pin "oVGA_G[7]" is stuck at GND
    Warning (13410): Pin "oVGA_G[8]" is stuck at GND
    Warning (13410): Pin "oVGA_G[9]" is stuck at GND
    Warning (13410): Pin "oVGA_B[0]" is stuck at GND
    Warning (13410): Pin "oVGA_B[1]" is stuck at GND
    Warning (13410): Pin "oVGA_B[2]" is stuck at GND
    Warning (13410): Pin "oVGA_B[3]" is stuck at GND
    Warning (13410): Pin "oVGA_B[4]" is stuck at GND
    Warning (13410): Pin "oVGA_B[5]" is stuck at GND
    Warning (13410): Pin "oVGA_B[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[7]" is stuck at GND
    Warning (13410): Pin "oVGA_B[8]" is stuck at GND
    Warning (13410): Pin "oVGA_B[9]" is stuck at GND
    Warning (13410): Pin "oENET_CMD" is stuck at GND
    Warning (13410): Pin "oENET_CS_N" is stuck at GND
    Warning (13410): Pin "oENET_IOW_N" is stuck at GND
    Warning (13410): Pin "oENET_IOR_N" is stuck at GND
    Warning (13410): Pin "oENET_RESET_N" is stuck at GND
    Warning (13410): Pin "oENET_CLK" is stuck at GND
    Warning (13410): Pin "oAUD_DACDAT" is stuck at GND
    Warning (13410): Pin "oAUD_XCK" is stuck at GND
    Warning (13410): Pin "oTD1_RESET_N" is stuck at GND
    Warning (13410): Pin "oTD2_RESET_N" is stuck at GND
    Warning (13410): Pin "GPIO_CLKOUT_N1" is stuck at GND
    Warning (13410): Pin "GPIO_CLKOUT_P1" is stuck at GND
Info: 83 registers lost all their fanouts during netlist optimizations. The first 83 are displayed below.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_spi_cotroller:u1|msetup_st~145" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_spi_cotroller:u1|msetup_st~146" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_spi_cotroller:u1|msetup_st~148" lost all its fanouts during netlist optimizations.
    Info: Register "div[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div[5]" lost all its fanouts during netlist optimizations.
    Info: Register "div[6]" lost all its fanouts during netlist optimizations.
    Info: Register "div[7]" lost all its fanouts during netlist optimizations.
    Info: Register "div[8]" lost all its fanouts during netlist optimizations.
    Info: Register "div[9]" lost all its fanouts during netlist optimizations.
    Info: Register "div[10]" lost all its fanouts during netlist optimizations.
    Info: Register "div[11]" lost all its fanouts during netlist optimizations.
    Info: Register "div[12]" lost all its fanouts during netlist optimizations.
    Info: Register "div[13]" lost all its fanouts during netlist optimizations.
    Info: Register "div[14]" lost all its fanouts during netlist optimizations.
    Info: Register "div[15]" lost all its fanouts during netlist optimizations.
    Info: Register "div[16]" lost all its fanouts during netlist optimizations.
    Info: Register "div[17]" lost all its fanouts during netlist optimizations.
    Info: Register "div[18]" lost all its fanouts during netlist optimizations.
    Info: Register "div[19]" lost all its fanouts during netlist optimizations.
    Info: Register "div[20]" lost all its fanouts during netlist optimizations.
    Info: Register "div[21]" lost all its fanouts during netlist optimizations.
    Info: Register "div[22]" lost all its fanouts during netlist optimizations.
    Info: Register "div[23]" lost all its fanouts during netlist optimizations.
    Info: Register "div[24]" lost all its fanouts during netlist optimizations.
    Info: Register "div[25]" lost all its fanouts during netlist optimizations.
    Info: Register "div[26]" lost all its fanouts during netlist optimizations.
    Info: Register "div[27]" lost all its fanouts during netlist optimizations.
    Info: Register "div[28]" lost all its fanouts during netlist optimizations.
    Info: Register "div[29]" lost all its fanouts during netlist optimizations.
    Info: Register "div[30]" lost all its fanouts during netlist optimizations.
    Info: Register "div[31]" lost all its fanouts during netlist optimizations.
Warning: Design contains 61 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iKEY[1]"
    Warning (15610): No output dependent on input pin "iKEY[2]"
    Warning (15610): No output dependent on input pin "iKEY[3]"
    Warning (15610): No output dependent on input pin "iSW[0]"
    Warning (15610): No output dependent on input pin "iSW[1]"
    Warning (15610): No output dependent on input pin "iSW[2]"
    Warning (15610): No output dependent on input pin "iSW[3]"
    Warning (15610): No output dependent on input pin "iSW[4]"
    Warning (15610): No output dependent on input pin "iSW[5]"
    Warning (15610): No output dependent on input pin "iSW[6]"
    Warning (15610): No output dependent on input pin "iSW[7]"
    Warning (15610): No output dependent on input pin "iSW[8]"
    Warning (15610): No output dependent on input pin "iSW[9]"
    Warning (15610): No output dependent on input pin "iSW[10]"
    Warning (15610): No output dependent on input pin "iSW[11]"
    Warning (15610): No output dependent on input pin "iSW[12]"
    Warning (15610): No output dependent on input pin "iSW[13]"
    Warning (15610): No output dependent on input pin "iSW[14]"
    Warning (15610): No output dependent on input pin "iSW[15]"
    Warning (15610): No output dependent on input pin "iSW[16]"
    Warning (15610): No output dependent on input pin "iSW[17]"
    Warning (15610): No output dependent on input pin "iUART_RXD"
    Warning (15610): No output dependent on input pin "iUART_RTS"
    Warning (15610): No output dependent on input pin "iIRDA_RXD"
    Warning (15610): No output dependent on input pin "iFLASH_RY_N"
    Warning (15610): No output dependent on input pin "iOTG_INT0"
    Warning (15610): No output dependent on input pin "iOTG_INT1"
    Warning (15610): No output dependent on input pin "iOTG_DREQ0"
    Warning (15610): No output dependent on input pin "iOTG_DREQ1"
    Warning (15610): No output dependent on input pin "iENET_INT"
    Warning (15610): No output dependent on input pin "iAUD_ADCDAT"
    Warning (15610): No output dependent on input pin "iTD1_CLK27"
    Warning (15610): No output dependent on input pin "iTD1_D[0]"
    Warning (15610): No output dependent on input pin "iTD1_D[1]"
    Warning (15610): No output dependent on input pin "iTD1_D[2]"
    Warning (15610): No output dependent on input pin "iTD1_D[3]"
    Warning (15610): No output dependent on input pin "iTD1_D[4]"
    Warning (15610): No output dependent on input pin "iTD1_D[5]"
    Warning (15610): No output dependent on input pin "iTD1_D[6]"
    Warning (15610): No output dependent on input pin "iTD1_D[7]"
    Warning (15610): No output dependent on input pin "iTD1_HS"
    Warning (15610): No output dependent on input pin "iTD1_VS"
    Warning (15610): No output dependent on input pin "iTD2_CLK27"
    Warning (15610): No output dependent on input pin "iTD2_D[0]"
    Warning (15610): No output dependent on input pin "iTD2_D[1]"
    Warning (15610): No output dependent on input pin "iTD2_D[2]"
    Warning (15610): No output dependent on input pin "iTD2_D[3]"
    Warning (15610): No output dependent on input pin "iTD2_D[4]"
    Warning (15610): No output dependent on input pin "iTD2_D[5]"
    Warning (15610): No output dependent on input pin "iTD2_D[6]"
    Warning (15610): No output dependent on input pin "iTD2_D[7]"
    Warning (15610): No output dependent on input pin "iTD2_HS"
    Warning (15610): No output dependent on input pin "iTD2_VS"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N1"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
Info: Implemented 2296 device resources after synthesis - the final resource count might be different
    Info: Implemented 64 input pins
    Info: Implemented 271 output pins
    Info: Implemented 199 bidirectional pins
    Info: Implemented 1705 logic cells
    Info: Implemented 56 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 689 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Wed Dec 15 15:04:34 2010
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:16


