<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPSproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUOutMux.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALUOutMux.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUOutMux.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALUOutMux.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALUOutMux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUOutMux.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcontrol.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUcontrol.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALUcontrol.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUcontrol.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUout.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUout.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALUout.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUout.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Controller.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Controller.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DataPath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DataPath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DataPath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DataPath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataPath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataPath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DataPath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DataPath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DataPath_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DataPath_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DataPath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IR.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IR.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IR.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Initializer.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MemMux.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemMux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Memory.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemtoRegMux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemtoRegMux.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MemtoRegMux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemtoRegMux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="PC.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegDstMux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegDstMux.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="RegDstMux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegDstMux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Regfile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Regfile.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Regfile.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Regfile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegfileOut.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegfileOut.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="RegfileOut.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegfileOut.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignEx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignEx.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SignEx.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignEx.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignEx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SrcAMux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SrcAMux.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SrcAMux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SrcAMux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SrcBMux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SrcBMux.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SrcBMux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SrcBMux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_DataPath2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_DataPath2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_DataPath2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_DataPath2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_DataPath_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_DataPath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_DataPath_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WriteData.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WriteData.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="WriteData.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WriteData.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1561718638" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="6179491927980344039" xil_pn:start_ts="1561718638">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561723739" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1561723739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562336025" xil_pn:in_ck="3359903231815804117" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1562336025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUOutMux.v"/>
      <outfile xil_pn:name="ALUcontrol.v"/>
      <outfile xil_pn:name="ALUout.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="Initializer.v"/>
      <outfile xil_pn:name="MemMux.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MemtoRegMux.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RegDstMux.v"/>
      <outfile xil_pn:name="Regfile.v"/>
      <outfile xil_pn:name="RegfileOut.v"/>
      <outfile xil_pn:name="SignEx.v"/>
      <outfile xil_pn:name="SrcAMux.v"/>
      <outfile xil_pn:name="SrcBMux.v"/>
      <outfile xil_pn:name="Test_DataPath2.v"/>
      <outfile xil_pn:name="WriteData.v"/>
    </transform>
    <transform xil_pn:end_ts="1562336036" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5282128010949970705" xil_pn:start_ts="1562336036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562336036" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8266853657858335347" xil_pn:start_ts="1562336036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561723739" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3843922577181862812" xil_pn:start_ts="1561723739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562336025" xil_pn:in_ck="3359903231815804117" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1562336025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUOutMux.v"/>
      <outfile xil_pn:name="ALUcontrol.v"/>
      <outfile xil_pn:name="ALUout.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="Initializer.v"/>
      <outfile xil_pn:name="MemMux.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MemtoRegMux.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RegDstMux.v"/>
      <outfile xil_pn:name="Regfile.v"/>
      <outfile xil_pn:name="RegfileOut.v"/>
      <outfile xil_pn:name="SignEx.v"/>
      <outfile xil_pn:name="SrcAMux.v"/>
      <outfile xil_pn:name="SrcBMux.v"/>
      <outfile xil_pn:name="Test_DataPath2.v"/>
      <outfile xil_pn:name="WriteData.v"/>
    </transform>
    <transform xil_pn:end_ts="1562336038" xil_pn:in_ck="3359903231815804117" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8442575254941617747" xil_pn:start_ts="1562336036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_DataPath2_beh.prj"/>
      <outfile xil_pn:name="Test_DataPath2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1562336039" xil_pn:in_ck="4973515560511365052" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8768861164695209456" xil_pn:start_ts="1562336038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_DataPath2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1561718731" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1561718731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561719653" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2896112109456863420" xil_pn:start_ts="1561719653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561719653" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3843922577181862812" xil_pn:start_ts="1561719653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561718731" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1561718731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561719653" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4195870667390681378" xil_pn:start_ts="1561719653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561718731" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1561718731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561719653" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1459818573585966830" xil_pn:start_ts="1561719653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562334457" xil_pn:in_ck="-1124031598181836839" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3453357607884340065" xil_pn:start_ts="1562334445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="DataPath.lso"/>
      <outfile xil_pn:name="DataPath.ngc"/>
      <outfile xil_pn:name="DataPath.ngr"/>
      <outfile xil_pn:name="DataPath.prj"/>
      <outfile xil_pn:name="DataPath.stx"/>
      <outfile xil_pn:name="DataPath.syr"/>
      <outfile xil_pn:name="DataPath.xst"/>
      <outfile xil_pn:name="DataPath_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
