

================================================================
== Vitis HLS Report for 'dense_4_Pipeline_dense_for_flat'
================================================================
* Date:           Wed Apr 19 17:49:14 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.926 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1974|     1974|  19.740 us|  19.740 us|  1974|  1974|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat  |     1972|     1972|        23|         10|         10|   196|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 10, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add75 = alloca i32 1"   --->   Operation 26 'alloca' 'add75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add7_16 = alloca i32 1"   --->   Operation 27 'alloca' 'add7_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add7_27 = alloca i32 1"   --->   Operation 28 'alloca' 'add7_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add7_38 = alloca i32 1"   --->   Operation 29 'alloca' 'add7_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add7_49 = alloca i32 1"   --->   Operation 30 'alloca' 'add7_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add7_510 = alloca i32 1"   --->   Operation 31 'alloca' 'add7_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add7_611 = alloca i32 1"   --->   Operation 32 'alloca' 'add7_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add7_712 = alloca i32 1"   --->   Operation 33 'alloca' 'add7_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add7_813 = alloca i32 1"   --->   Operation 34 'alloca' 'add7_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add7_914 = alloca i32 1"   --->   Operation 35 'alloca' 'add7_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_4, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dense_array_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load"   --->   Operation 38 'read' 'dense_array_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense_array_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_28"   --->   Operation 39 'read' 'dense_array_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dense_array_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_29"   --->   Operation 40 'read' 'dense_array_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dense_array_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_30"   --->   Operation 41 'read' 'dense_array_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dense_array_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_31"   --->   Operation 42 'read' 'dense_array_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_array_load_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_32"   --->   Operation 43 'read' 'dense_array_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_array_load_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_33"   --->   Operation 44 'read' 'dense_array_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_array_load_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_34"   --->   Operation 45 'read' 'dense_array_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_array_load_35_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_35"   --->   Operation 46 'read' 'dense_array_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_array_load_36_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_36"   --->   Operation 47 'read' 'dense_array_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_36_read, i32 %add7_914"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 50 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_35_read, i32 %add7_813"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 51 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_34_read, i32 %add7_712"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_33_read, i32 %add7_611"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_32_read, i32 %add7_510"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_31_read, i32 %add7_49"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_30_read, i32 %add7_38"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_29_read, i32 %add7_27"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_28_read, i32 %add7_16"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %dense_array_load_read, i32 %add75"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_4 = load i8 %i" [dense.cc:49]   --->   Operation 60 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.47ns)   --->   "%icmp_ln49 = icmp_eq  i8 %i_4, i8 196" [dense.cc:49]   --->   Operation 61 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.11ns)   --->   "%add_ln49 = add i8 %i_4, i8 1" [dense.cc:49]   --->   Operation 63 'add' 'add_ln49' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split2, void %.exitStub" [dense.cc:49]   --->   Operation 64 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %i_4" [dense.cc:49]   --->   Operation 65 'zext' 'zext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.11ns)   --->   "%empty_41 = add i9 %zext_ln49, i9 272" [dense.cc:49]   --->   Operation 66 'add' 'empty_41' <Predicate = (!icmp_ln49)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i9 %empty_41" [dense.cc:56]   --->   Operation 67 'sext' 'sext_ln56' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %sext_ln56" [dense.cc:56]   --->   Operation 68 'zext' 'zext_ln56' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dense_weights_76_addr = getelementptr i32 %dense_weights_76, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 69 'getelementptr' 'dense_weights_76_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%dense_weights_76_load = load i11 %dense_weights_76_addr" [dense.cc:56]   --->   Operation 70 'load' 'dense_weights_76_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dense_weights_69_addr = getelementptr i32 %dense_weights_69, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 71 'getelementptr' 'dense_weights_69_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%dense_weights_69_load = load i11 %dense_weights_69_addr" [dense.cc:56]   --->   Operation 72 'load' 'dense_weights_69_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%dense_weights_62_addr = getelementptr i32 %dense_weights_62, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 73 'getelementptr' 'dense_weights_62_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%dense_weights_62_load = load i11 %dense_weights_62_addr" [dense.cc:56]   --->   Operation 74 'load' 'dense_weights_62_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dense_weights_55_addr = getelementptr i32 %dense_weights_55, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 75 'getelementptr' 'dense_weights_55_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%dense_weights_55_load = load i11 %dense_weights_55_addr" [dense.cc:56]   --->   Operation 76 'load' 'dense_weights_55_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dense_weights_48_addr = getelementptr i32 %dense_weights_48, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 77 'getelementptr' 'dense_weights_48_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%dense_weights_48_load = load i11 %dense_weights_48_addr" [dense.cc:56]   --->   Operation 78 'load' 'dense_weights_48_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dense_weights_41_addr = getelementptr i32 %dense_weights_41, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 79 'getelementptr' 'dense_weights_41_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%dense_weights_41_load = load i11 %dense_weights_41_addr" [dense.cc:56]   --->   Operation 80 'load' 'dense_weights_41_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dense_weights_34_addr = getelementptr i32 %dense_weights_34, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 81 'getelementptr' 'dense_weights_34_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%dense_weights_34_load = load i11 %dense_weights_34_addr" [dense.cc:56]   --->   Operation 82 'load' 'dense_weights_34_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dense_weights_27_addr = getelementptr i32 %dense_weights_27, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 83 'getelementptr' 'dense_weights_27_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%dense_weights_27_load = load i11 %dense_weights_27_addr" [dense.cc:56]   --->   Operation 84 'load' 'dense_weights_27_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dense_weights_20_addr = getelementptr i32 %dense_weights_20, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 85 'getelementptr' 'dense_weights_20_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%dense_weights_20_load = load i11 %dense_weights_20_addr" [dense.cc:56]   --->   Operation 86 'load' 'dense_weights_20_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dense_weights_13_addr = getelementptr i32 %dense_weights_13, i64 0, i64 %zext_ln56" [dense.cc:56]   --->   Operation 87 'getelementptr' 'dense_weights_13_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%dense_weights_13_load = load i11 %dense_weights_13_addr" [dense.cc:56]   --->   Operation 88 'load' 'dense_weights_13_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_1 : Operation 89 [1/1] (1.61ns)   --->   "%store_ln49 = store i8 %add_ln49, i8 %i" [dense.cc:49]   --->   Operation 89 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 90 [1/1] (3.65ns)   --->   "%flat_to_dense_streams_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_4" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 90 'read' 'flat_to_dense_streams_4_read' <Predicate = (!icmp_ln49)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%dense_weights_76_load = load i11 %dense_weights_76_addr" [dense.cc:56]   --->   Operation 91 'load' 'dense_weights_76_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%dense_weights_69_load = load i11 %dense_weights_69_addr" [dense.cc:56]   --->   Operation 92 'load' 'dense_weights_69_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%dense_weights_62_load = load i11 %dense_weights_62_addr" [dense.cc:56]   --->   Operation 93 'load' 'dense_weights_62_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%dense_weights_55_load = load i11 %dense_weights_55_addr" [dense.cc:56]   --->   Operation 94 'load' 'dense_weights_55_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%dense_weights_48_load = load i11 %dense_weights_48_addr" [dense.cc:56]   --->   Operation 95 'load' 'dense_weights_48_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%dense_weights_41_load = load i11 %dense_weights_41_addr" [dense.cc:56]   --->   Operation 96 'load' 'dense_weights_41_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%dense_weights_34_load = load i11 %dense_weights_34_addr" [dense.cc:56]   --->   Operation 97 'load' 'dense_weights_34_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%dense_weights_27_load = load i11 %dense_weights_27_addr" [dense.cc:56]   --->   Operation 98 'load' 'dense_weights_27_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%dense_weights_20_load = load i11 %dense_weights_20_addr" [dense.cc:56]   --->   Operation 99 'load' 'dense_weights_20_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%dense_weights_13_load = load i11 %dense_weights_13_addr" [dense.cc:56]   --->   Operation 100 'load' 'dense_weights_13_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %flat_to_dense_streams_4_read" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 101 'bitcast' 'tmp' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 102 [4/4] (5.78ns)   --->   "%mul4 = fmul i32 %dense_weights_76_load, i32 %tmp" [dense.cc:56]   --->   Operation 102 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 103 [3/4] (5.78ns)   --->   "%mul4 = fmul i32 %dense_weights_76_load, i32 %tmp" [dense.cc:56]   --->   Operation 103 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [4/4] (5.78ns)   --->   "%mul4_1 = fmul i32 %dense_weights_69_load, i32 %tmp" [dense.cc:56]   --->   Operation 104 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 105 [2/4] (5.78ns)   --->   "%mul4 = fmul i32 %dense_weights_76_load, i32 %tmp" [dense.cc:56]   --->   Operation 105 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [3/4] (5.78ns)   --->   "%mul4_1 = fmul i32 %dense_weights_69_load, i32 %tmp" [dense.cc:56]   --->   Operation 106 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [4/4] (5.78ns)   --->   "%mul4_2 = fmul i32 %dense_weights_62_load, i32 %tmp" [dense.cc:56]   --->   Operation 107 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 108 [1/4] (5.78ns)   --->   "%mul4 = fmul i32 %dense_weights_76_load, i32 %tmp" [dense.cc:56]   --->   Operation 108 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [2/4] (5.78ns)   --->   "%mul4_1 = fmul i32 %dense_weights_69_load, i32 %tmp" [dense.cc:56]   --->   Operation 109 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [3/4] (5.78ns)   --->   "%mul4_2 = fmul i32 %dense_weights_62_load, i32 %tmp" [dense.cc:56]   --->   Operation 110 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [4/4] (5.78ns)   --->   "%mul4_3 = fmul i32 %dense_weights_55_load, i32 %tmp" [dense.cc:56]   --->   Operation 111 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%add75_load = load i32 %add75" [dense.cc:56]   --->   Operation 112 'load' 'add75_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_7 : Operation 113 [7/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 113 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/4] (5.78ns)   --->   "%mul4_1 = fmul i32 %dense_weights_69_load, i32 %tmp" [dense.cc:56]   --->   Operation 114 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/4] (5.78ns)   --->   "%mul4_2 = fmul i32 %dense_weights_62_load, i32 %tmp" [dense.cc:56]   --->   Operation 115 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [3/4] (5.78ns)   --->   "%mul4_3 = fmul i32 %dense_weights_55_load, i32 %tmp" [dense.cc:56]   --->   Operation 116 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [4/4] (5.78ns)   --->   "%mul4_4 = fmul i32 %dense_weights_48_load, i32 %tmp" [dense.cc:56]   --->   Operation 117 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%add7_16_load = load i32 %add7_16" [dense.cc:56]   --->   Operation 118 'load' 'add7_16_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 119 [6/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 119 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [7/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 120 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/4] (5.78ns)   --->   "%mul4_2 = fmul i32 %dense_weights_62_load, i32 %tmp" [dense.cc:56]   --->   Operation 121 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [2/4] (5.78ns)   --->   "%mul4_3 = fmul i32 %dense_weights_55_load, i32 %tmp" [dense.cc:56]   --->   Operation 122 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [3/4] (5.78ns)   --->   "%mul4_4 = fmul i32 %dense_weights_48_load, i32 %tmp" [dense.cc:56]   --->   Operation 123 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [4/4] (5.78ns)   --->   "%mul4_5 = fmul i32 %dense_weights_41_load, i32 %tmp" [dense.cc:56]   --->   Operation 124 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%add7_27_load = load i32 %add7_27" [dense.cc:56]   --->   Operation 125 'load' 'add7_27_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 126 [5/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 126 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [6/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 127 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [7/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 128 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/4] (5.78ns)   --->   "%mul4_3 = fmul i32 %dense_weights_55_load, i32 %tmp" [dense.cc:56]   --->   Operation 129 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [2/4] (5.78ns)   --->   "%mul4_4 = fmul i32 %dense_weights_48_load, i32 %tmp" [dense.cc:56]   --->   Operation 130 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [3/4] (5.78ns)   --->   "%mul4_5 = fmul i32 %dense_weights_41_load, i32 %tmp" [dense.cc:56]   --->   Operation 131 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [4/4] (5.78ns)   --->   "%mul4_6 = fmul i32 %dense_weights_34_load, i32 %tmp" [dense.cc:56]   --->   Operation 132 'fmul' 'mul4_6' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%add7_38_load = load i32 %add7_38" [dense.cc:56]   --->   Operation 133 'load' 'add7_38_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 134 [4/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 134 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [5/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 135 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [6/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 136 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [7/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 137 'fadd' 'add7_3' <Predicate = (!icmp_ln49)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/4] (5.78ns)   --->   "%mul4_4 = fmul i32 %dense_weights_48_load, i32 %tmp" [dense.cc:56]   --->   Operation 138 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [2/4] (5.78ns)   --->   "%mul4_5 = fmul i32 %dense_weights_41_load, i32 %tmp" [dense.cc:56]   --->   Operation 139 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [3/4] (5.78ns)   --->   "%mul4_6 = fmul i32 %dense_weights_34_load, i32 %tmp" [dense.cc:56]   --->   Operation 140 'fmul' 'mul4_6' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [4/4] (5.78ns)   --->   "%mul4_7 = fmul i32 %dense_weights_27_load, i32 %tmp" [dense.cc:56]   --->   Operation 141 'fmul' 'mul4_7' <Predicate = (!icmp_ln49)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%add7_49_load = load i32 %add7_49" [dense.cc:56]   --->   Operation 142 'load' 'add7_49_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [3/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 143 'fadd' 'add7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [4/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 144 'fadd' 'add7_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [5/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 145 'fadd' 'add7_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [6/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 146 'fadd' 'add7_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [7/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 147 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/4] (5.78ns)   --->   "%mul4_5 = fmul i32 %dense_weights_41_load, i32 %tmp" [dense.cc:56]   --->   Operation 148 'fmul' 'mul4_5' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [2/4] (5.78ns)   --->   "%mul4_6 = fmul i32 %dense_weights_34_load, i32 %tmp" [dense.cc:56]   --->   Operation 149 'fmul' 'mul4_6' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [3/4] (5.78ns)   --->   "%mul4_7 = fmul i32 %dense_weights_27_load, i32 %tmp" [dense.cc:56]   --->   Operation 150 'fmul' 'mul4_7' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [4/4] (5.78ns)   --->   "%mul4_8 = fmul i32 %dense_weights_20_load, i32 %tmp" [dense.cc:56]   --->   Operation 151 'fmul' 'mul4_8' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%add7_510_load = load i32 %add7_510" [dense.cc:56]   --->   Operation 152 'load' 'add7_510_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [2/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 153 'fadd' 'add7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [3/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 154 'fadd' 'add7_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [4/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 155 'fadd' 'add7_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [5/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 156 'fadd' 'add7_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [6/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 157 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [7/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 158 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/4] (5.78ns)   --->   "%mul4_6 = fmul i32 %dense_weights_34_load, i32 %tmp" [dense.cc:56]   --->   Operation 159 'fmul' 'mul4_6' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [2/4] (5.78ns)   --->   "%mul4_7 = fmul i32 %dense_weights_27_load, i32 %tmp" [dense.cc:56]   --->   Operation 160 'fmul' 'mul4_7' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [3/4] (5.78ns)   --->   "%mul4_8 = fmul i32 %dense_weights_20_load, i32 %tmp" [dense.cc:56]   --->   Operation 161 'fmul' 'mul4_8' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [4/4] (5.78ns)   --->   "%mul4_9 = fmul i32 %dense_weights_13_load, i32 %tmp" [dense.cc:56]   --->   Operation 162 'fmul' 'mul4_9' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%add7_611_load = load i32 %add7_611" [dense.cc:56]   --->   Operation 163 'load' 'add7_611_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/7] (5.92ns)   --->   "%add7 = fadd i32 %add75_load, i32 %mul4" [dense.cc:56]   --->   Operation 164 'fadd' 'add7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [2/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 165 'fadd' 'add7_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [3/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 166 'fadd' 'add7_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [4/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 167 'fadd' 'add7_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [5/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 168 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [6/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 169 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [7/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 170 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/4] (5.78ns)   --->   "%mul4_7 = fmul i32 %dense_weights_27_load, i32 %tmp" [dense.cc:56]   --->   Operation 171 'fmul' 'mul4_7' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [2/4] (5.78ns)   --->   "%mul4_8 = fmul i32 %dense_weights_20_load, i32 %tmp" [dense.cc:56]   --->   Operation 172 'fmul' 'mul4_8' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [3/4] (5.78ns)   --->   "%mul4_9 = fmul i32 %dense_weights_13_load, i32 %tmp" [dense.cc:56]   --->   Operation 173 'fmul' 'mul4_9' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%add75_load_5 = load i32 %add75"   --->   Operation 235 'load' 'add75_load_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%add7_16_load_5 = load i32 %add7_16"   --->   Operation 236 'load' 'add7_16_load_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%add7_27_load_5 = load i32 %add7_27"   --->   Operation 237 'load' 'add7_27_load_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%add7_38_load_5 = load i32 %add7_38"   --->   Operation 238 'load' 'add7_38_load_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%add7_49_load_5 = load i32 %add7_49"   --->   Operation 239 'load' 'add7_49_load_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%add7_510_load_5 = load i32 %add7_510"   --->   Operation 240 'load' 'add7_510_load_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%add7_611_load14 = load i32 %add7_611"   --->   Operation 241 'load' 'add7_611_load14' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%add7_712_load13 = load i32 %add7_712"   --->   Operation 242 'load' 'add7_712_load13' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%add7_813_load12 = load i32 %add7_813"   --->   Operation 243 'load' 'add7_813_load12' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%add7_914_load11 = load i32 %add7_914"   --->   Operation 244 'load' 'add7_914_load11' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_914_out, i32 %add7_914_load11"   --->   Operation 245 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_813_out, i32 %add7_813_load12"   --->   Operation 246 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_712_out, i32 %add7_712_load13"   --->   Operation 247 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_611_out, i32 %add7_611_load14"   --->   Operation 248 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_510_out, i32 %add7_510_load_5"   --->   Operation 249 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_49_out, i32 %add7_49_load_5"   --->   Operation 250 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_38_out, i32 %add7_38_load_5"   --->   Operation 251 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_27_out, i32 %add7_27_load_5"   --->   Operation 252 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add7_16_out, i32 %add7_16_load_5"   --->   Operation 253 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add75_out, i32 %add75_load_5"   --->   Operation 254 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 255 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%add7_712_load = load i32 %add7_712" [dense.cc:56]   --->   Operation 174 'load' 'add7_712_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/7] (5.92ns)   --->   "%add7_1 = fadd i32 %add7_16_load, i32 %mul4_1" [dense.cc:56]   --->   Operation 175 'fadd' 'add7_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [2/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 176 'fadd' 'add7_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [3/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 177 'fadd' 'add7_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [4/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 178 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [5/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 179 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [6/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 180 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [7/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 181 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/4] (5.78ns)   --->   "%mul4_8 = fmul i32 %dense_weights_20_load, i32 %tmp" [dense.cc:56]   --->   Operation 182 'fmul' 'mul4_8' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [2/4] (5.78ns)   --->   "%mul4_9 = fmul i32 %dense_weights_13_load, i32 %tmp" [dense.cc:56]   --->   Operation 183 'fmul' 'mul4_9' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7, i32 %add75" [dense.cc:56]   --->   Operation 184 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%add7_813_load = load i32 %add7_813" [dense.cc:56]   --->   Operation 185 'load' 'add7_813_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/7] (5.92ns)   --->   "%add7_2 = fadd i32 %add7_27_load, i32 %mul4_2" [dense.cc:56]   --->   Operation 186 'fadd' 'add7_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [2/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 187 'fadd' 'add7_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [3/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 188 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [4/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 189 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [5/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 190 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [6/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 191 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [7/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 192 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/4] (5.78ns)   --->   "%mul4_9 = fmul i32 %dense_weights_13_load, i32 %tmp" [dense.cc:56]   --->   Operation 193 'fmul' 'mul4_9' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_1, i32 %add7_16" [dense.cc:56]   --->   Operation 194 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%add7_914_load = load i32 %add7_914" [dense.cc:56]   --->   Operation 195 'load' 'add7_914_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/7] (5.92ns)   --->   "%add7_3 = fadd i32 %add7_38_load, i32 %mul4_3" [dense.cc:56]   --->   Operation 196 'fadd' 'add7_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [2/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 197 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [3/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 198 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [4/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 199 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [5/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 200 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [6/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 201 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [7/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 202 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_2, i32 %add7_27" [dense.cc:56]   --->   Operation 203 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 204 [1/7] (5.92ns)   --->   "%add7_4 = fadd i32 %add7_49_load, i32 %mul4_4" [dense.cc:56]   --->   Operation 204 'fadd' 'add7_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [2/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 205 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [3/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 206 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [4/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 207 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [5/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 208 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [6/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 209 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_3, i32 %add7_38" [dense.cc:56]   --->   Operation 210 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 211 [1/7] (5.92ns)   --->   "%add7_5 = fadd i32 %add7_510_load, i32 %mul4_5" [dense.cc:56]   --->   Operation 211 'fadd' 'add7_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [2/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 212 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [3/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 213 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [4/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 214 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [5/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 215 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_4, i32 %add7_49" [dense.cc:56]   --->   Operation 216 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 217 [1/7] (5.92ns)   --->   "%add7_6 = fadd i32 %add7_611_load, i32 %mul4_6" [dense.cc:56]   --->   Operation 217 'fadd' 'add7_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [2/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 218 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [3/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 219 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [4/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 220 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_5, i32 %add7_510" [dense.cc:56]   --->   Operation 221 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 222 [1/7] (5.92ns)   --->   "%add7_7 = fadd i32 %add7_712_load, i32 %mul4_7" [dense.cc:56]   --->   Operation 222 'fadd' 'add7_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [2/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 223 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [3/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 224 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_6, i32 %add7_611" [dense.cc:56]   --->   Operation 225 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 226 [1/7] (5.92ns)   --->   "%add7_8 = fadd i32 %add7_813_load, i32 %mul4_8" [dense.cc:56]   --->   Operation 226 'fadd' 'add7_8' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [2/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 227 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_7, i32 %add7_712" [dense.cc:56]   --->   Operation 228 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 229 [1/7] (5.92ns)   --->   "%add7_9 = fadd i32 %add7_914_load, i32 %mul4_9" [dense.cc:56]   --->   Operation 229 'fadd' 'add7_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_8, i32 %add7_813" [dense.cc:56]   --->   Operation 230 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 23 <SV = 22> <Delay = 1.61>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_6" [dense.cc:49]   --->   Operation 231 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dense.cc:49]   --->   Operation 232 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %add7_9, i32 %add7_914" [dense.cc:56]   --->   Operation 233 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.38ns
The critical path consists of the following:
	'alloca' operation ('i') [42]  (0 ns)
	'load' operation ('i', dense.cc:49) on local variable 'i' [67]  (0 ns)
	'add' operation ('empty_41', dense.cc:49) [88]  (2.12 ns)
	'getelementptr' operation ('dense_weights_76_addr', dense.cc:56) [91]  (0 ns)
	'load' operation ('dense_weights_76_load', dense.cc:56) on array 'dense_weights_76' [92]  (3.26 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	fifo read operation ('flat_to_dense_streams_4_read', D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'flat_to_dense_streams_4' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [86]  (3.65 ns)

 <State 3>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul4', dense.cc:56) [93]  (5.78 ns)

 <State 4>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul4', dense.cc:56) [93]  (5.78 ns)

 <State 5>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul4', dense.cc:56) [93]  (5.78 ns)

 <State 6>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul4', dense.cc:56) [93]  (5.78 ns)

 <State 7>: 5.93ns
The critical path consists of the following:
	'load' operation ('add75_load', dense.cc:56) on local variable 'add75' [73]  (0 ns)
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 8>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 9>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 10>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 11>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 12>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 13>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7', dense.cc:56) [94]  (5.93 ns)

 <State 14>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_1', dense.cc:56) [98]  (5.93 ns)

 <State 15>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_2', dense.cc:56) [102]  (5.93 ns)

 <State 16>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_3', dense.cc:56) [106]  (5.93 ns)

 <State 17>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_4', dense.cc:56) [110]  (5.93 ns)

 <State 18>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_5', dense.cc:56) [114]  (5.93 ns)

 <State 19>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_6', dense.cc:56) [118]  (5.93 ns)

 <State 20>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_7', dense.cc:56) [122]  (5.93 ns)

 <State 21>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_8', dense.cc:56) [126]  (5.93 ns)

 <State 22>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('add7_9', dense.cc:56) [130]  (5.93 ns)

 <State 23>: 1.61ns
The critical path consists of the following:
	'store' operation ('store_ln56', dense.cc:56) of variable 'add7_9', dense.cc:56 on local variable 'add7_914' [132]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
