#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun 23 23:20:42 2020
# Process ID: 27743
# Current directory: /home/gwrw/fir1/fir1.runs/synth_1
# Command line: vivado -log test_synth.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_synth.tcl
# Log file: /home/gwrw/fir1/fir1.runs/synth_1/test_synth.vds
# Journal file: /home/gwrw/fir1/fir1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_synth.tcl -notrace
Command: synth_design -top test_synth -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27781
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2117.020 ; gain = 0.000 ; free physical = 734 ; free virtual = 4828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_synth' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:40]
INFO: [Synth 8-3491] module 'encoder' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/encoder.vhdl:34' bound to instance 'encode' of component 'encoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:60]
INFO: [Synth 8-638] synthesizing module 'encoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/encoder.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'encoder' (1#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/encoder.vhdl:40]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:34' bound to instance 'decode' of component 'decoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:66]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:40]
INFO: [Synth 8-226] default block is never used [/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:48]
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'test_synth' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2117.020 ; gain = 0.000 ; free physical = 765 ; free virtual = 4874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.020 ; gain = 0.000 ; free physical = 760 ; free virtual = 4869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.020 ; gain = 0.000 ; free physical = 760 ; free virtual = 4869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2117.020 ; gain = 0.000 ; free physical = 752 ; free virtual = 4862
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwrw/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_synth_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_synth_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.949 ; gain = 0.000 ; free physical = 669 ; free virtual = 4792
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.949 ; gain = 0.000 ; free physical = 669 ; free virtual = 4792
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 722 ; free virtual = 4847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 722 ; free virtual = 4847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 722 ; free virtual = 4847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 712 ; free virtual = 4837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Muxes : 
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  18 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 694 ; free virtual = 4824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 573 ; free virtual = 4711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 573 ; free virtual = 4711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     5|
|5     |LUT6 |    18|
|6     |IBUF |    16|
|7     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.949 ; gain = 31.930 ; free physical = 571 ; free virtual = 4709
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 2148.949 ; gain = 0.000 ; free physical = 623 ; free virtual = 4761
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2148.957 ; gain = 31.930 ; free physical = 623 ; free virtual = 4761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.957 ; gain = 0.000 ; free physical = 615 ; free virtual = 4756
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.957 ; gain = 0.000 ; free physical = 634 ; free virtual = 4779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2148.957 ; gain = 32.023 ; free physical = 774 ; free virtual = 4919
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/synth_1/test_synth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_synth_utilization_synth.rpt -pb test_synth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 23:21:51 2020...
