library IEEE;
use IEEE,STD_LOGIC_1164.all;

entity RegFile is
	port(clk        : in std_logic;
		  writeEnable: in std_logic;
		  writeReg   : in std_logic_vector(4 downto 0);
		  writeData  : in std_logic_vector(31 downto 0);
		  readReg1   : in std_logic_vector(4 downto 0);
		  readReg2   : in std_logic_vector(4 downto 0);
		  readData1  : out std_logic_vector(31 downto 0);
		  readData2  : out std_logic_vector(31 downto 0);
end RegFile;