

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_139_1'
================================================================
* Date:           Thu Jan 12 14:50:30 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        asum-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.680 us|  0.680 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1  |       66|       66|         4|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 7 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %ret"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 14 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.81ns)   --->   "%icmp_ln139 = icmp_eq  i7 %i_7, i7 64" [asum-max-throughput/src/correlation.cpp:139]   --->   Operation 15 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%add_ln139 = add i7 %i_7, i7 1" [asum-max-throughput/src/correlation.cpp:139]   --->   Operation 17 'add' 'add_ln139' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %fpga_resource_hint.for.inc.1, void %for.end.exitStub" [asum-max-throughput/src/correlation.cpp:139]   --->   Operation 18 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i5 %lshr_ln" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 20 'zext' 'zext_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln143" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 21 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln143" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 22 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i7 %i_7" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 23 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 24 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 25 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln139 = store i7 %add_ln139, i7 %i" [asum-max-throughput/src/correlation.cpp:139]   --->   Operation 26 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 27 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 28 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln143" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 29 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i16 %tmp" [asum-max-throughput/src/correlation.cpp:10]   --->   Operation 30 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i16 %bitcast_ln10"   --->   Operation 31 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_load = load i16 %ret" [asum-max-throughput/src/correlation.cpp:144]   --->   Operation 32 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i15 %trunc_ln1497" [asum-max-throughput/src/correlation.cpp:12]   --->   Operation 33 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%val1 = bitcast i16 %zext_ln12" [asum-max-throughput/src/correlation.cpp:12]   --->   Operation 34 'bitcast' 'val1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret_load, i16 %val1" [asum-max-throughput/src/correlation.cpp:144]   --->   Operation 35 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ret_load_1 = load i16 %ret"   --->   Operation 44 'load' 'ret_load_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.halfP0A, i16 %ret_out, i16 %ret_load_1"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.33>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [asum-max-throughput/src/correlation.cpp:140]   --->   Operation 36 'specpipeline' 'specpipeline_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [asum-max-throughput/src/correlation.cpp:136]   --->   Operation 37 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [asum-max-throughput/src/correlation.cpp:143]   --->   Operation 38 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret_load, i16 %val1" [asum-max-throughput/src/correlation.cpp:144]   --->   Operation 39 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln142 = specfucore void @_ssdm_op_SpecFUCore, i16 %ret_1, i64 534, i64 12, i64 18446744073709551615" [asum-max-throughput/src/correlation.cpp:142]   --->   Operation 40 'specfucore' 'specfucore_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin" [asum-max-throughput/src/correlation.cpp:144]   --->   Operation 41 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln139 = store i16 %ret_1, i16 %ret" [asum-max-throughput/src/correlation.cpp:139]   --->   Operation 42 'store' 'store_ln139' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc" [asum-max-throughput/src/correlation.cpp:139]   --->   Operation 43 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ret_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                (alloca           ) [ 01111]
i                  (alloca           ) [ 01000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
store_ln0          (store            ) [ 00000]
store_ln0          (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
i_7                (load             ) [ 00000]
icmp_ln139         (icmp             ) [ 01110]
empty              (speclooptripcount) [ 00000]
add_ln139          (add              ) [ 00000]
br_ln139           (br               ) [ 00000]
lshr_ln            (partselect       ) [ 00000]
zext_ln143         (zext             ) [ 00000]
reg_file_2_0_addr  (getelementptr    ) [ 01100]
reg_file_2_1_addr  (getelementptr    ) [ 01100]
trunc_ln143        (trunc            ) [ 01100]
store_ln139        (store            ) [ 00000]
reg_file_2_0_load  (load             ) [ 00000]
reg_file_2_1_load  (load             ) [ 00000]
tmp                (mux              ) [ 00000]
bitcast_ln10       (bitcast          ) [ 00000]
trunc_ln1497       (trunc            ) [ 01010]
ret_load           (load             ) [ 01001]
zext_ln12          (zext             ) [ 00000]
val1               (bitcast          ) [ 01001]
specpipeline_ln140 (specpipeline     ) [ 00000]
specloopname_ln136 (specloopname     ) [ 00000]
rbegin             (specregionbegin  ) [ 00000]
ret_1              (hadd             ) [ 00000]
specfucore_ln142   (specfucore       ) [ 00000]
rend               (specregionend    ) [ 00000]
store_ln139        (store            ) [ 00000]
br_ln139           (br               ) [ 00000]
ret_load_1         (load             ) [ 00000]
write_ln0          (write            ) [ 00000]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ret_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.halfP0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="ret_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="reg_file_2_0_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="reg_file_2_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="ret_1/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="7" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_7_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln139_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln139_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="lshr_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="4" slack="0"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln143_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln143_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln139_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="0" index="3" bw="1" slack="1"/>
<pin id="160" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bitcast_ln10_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln1497_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1497/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ret_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="2"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln12_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="1"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="val1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="15" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln139_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="3"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="ret_load_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="2"/>
<pin id="191" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="ret_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln139_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="2"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_file_2_0_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="1"/>
<pin id="214" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="reg_file_2_1_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="1"/>
<pin id="219" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="trunc_ln143_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="227" class="1005" name="trunc_ln1497_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="1"/>
<pin id="229" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1497 "/>
</bind>
</comp>

<comp id="232" class="1005" name="ret_load_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_load "/>
</bind>
</comp>

<comp id="237" class="1005" name="val1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="58" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="75" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="82" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="115" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="149"><net_src comp="115" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="124" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="89" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="95" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="155" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="188"><net_src comp="101" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="196"><net_src comp="60" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="64" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="211"><net_src comp="118" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="75" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="220"><net_src comp="82" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="225"><net_src comp="146" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="230"><net_src comp="168" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="235"><net_src comp="172" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="240"><net_src comp="179" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ret_out | {3 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_139_1 : reg_file_2_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_139_1 : reg_file_2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln139 : 2
		add_ln139 : 2
		br_ln139 : 3
		lshr_ln : 2
		zext_ln143 : 3
		reg_file_2_0_addr : 4
		reg_file_2_1_addr : 4
		trunc_ln143 : 2
		reg_file_2_0_load : 5
		reg_file_2_1_load : 5
		store_ln139 : 3
	State 2
		tmp : 1
		bitcast_ln10 : 2
		trunc_ln1497 : 3
	State 3
		val1 : 1
		ret_1 : 2
		write_ln0 : 1
	State 4
		specfucore_ln142 : 1
		rend : 1
		store_ln139 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   hadd   |       grp_fu_101      |    2    |    94   |   113   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln139_fu_124   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln139_fu_118   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    mux   |       tmp_fu_155      |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_68 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_130    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln143_fu_140   |    0    |    0    |    0    |
|          |    zext_ln12_fu_176   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln143_fu_146  |    0    |    0    |    0    |
|          |  trunc_ln1497_fu_168  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |    94   |   146   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_201        |    7   |
|    icmp_ln139_reg_208   |    1   |
|reg_file_2_0_addr_reg_212|   11   |
|reg_file_2_1_addr_reg_217|   11   |
|     ret_load_reg_232    |   16   |
|       ret_reg_193       |   16   |
|   trunc_ln143_reg_222   |    1   |
|   trunc_ln1497_reg_227  |   15   |
|       val1_reg_237      |   16   |
+-------------------------+--------+
|          Total          |   94   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_101    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_101    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   108  ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   94   |   146  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   188  |   182  |
+-----------+--------+--------+--------+--------+
