// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="axis2ram,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.640000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=504,HLS_SYN_LUT=918,HLS_VERSION=2018_2}" *)

module axis2ram (
        input_r_TDATA,
        input_r_TKEEP,
        input_r_TSTRB,
        input_r_TUSER,
        input_r_TLAST,
        input_r_TID,
        input_r_TDEST,
        output_r_address0,
        output_r_ce0,
        output_r_d0,
        output_r_q0,
        output_r_we0,
        ap_clk,
        ap_rst_n,
        ap_start,
        input_r_TVALID,
        input_r_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [7:0] input_r_TDATA;
input  [0:0] input_r_TKEEP;
input  [0:0] input_r_TSTRB;
input  [0:0] input_r_TUSER;
input  [0:0] input_r_TLAST;
input  [0:0] input_r_TID;
input  [0:0] input_r_TDEST;
output  [18:0] output_r_address0;
output   output_r_ce0;
output  [0:0] output_r_d0;
input  [0:0] output_r_q0;
output   output_r_we0;
input   ap_clk;
input   ap_rst_n;
input   ap_start;
input   input_r_TVALID;
output   input_r_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [9:0] Block_proc_U0_img_0_rows_V_out_din;
wire    Block_proc_U0_img_0_rows_V_out_write;
wire   [10:0] Block_proc_U0_img_0_cols_V_out_din;
wire    Block_proc_U0_img_0_cols_V_out_write;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_input_r_TREADY;
wire    AXIvideo2Mat_U0_img_rows_V_read;
wire    AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_V_write;
wire   [9:0] AXIvideo2Mat_U0_img_rows_V_out_din;
wire    AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [10:0] AXIvideo2Mat_U0_img_cols_V_out_din;
wire    AXIvideo2Mat_U0_img_cols_V_out_write;
wire    mat2vector_U0_ap_start;
wire    mat2vector_U0_ap_done;
wire    mat2vector_U0_ap_continue;
wire    mat2vector_U0_ap_idle;
wire    mat2vector_U0_ap_ready;
wire    mat2vector_U0_src_rows_V_read;
wire    mat2vector_U0_src_cols_V_read;
wire    mat2vector_U0_src_data_stream_V_read;
wire   [18:0] mat2vector_U0_dst_address0;
wire    mat2vector_U0_dst_ce0;
wire    mat2vector_U0_dst_we0;
wire   [0:0] mat2vector_U0_dst_d0;
wire    ap_sync_continue;
wire    img_0_rows_V_c_full_n;
wire   [9:0] img_0_rows_V_c_dout;
wire    img_0_rows_V_c_empty_n;
wire    img_0_cols_V_c_full_n;
wire   [10:0] img_0_cols_V_c_dout;
wire    img_0_cols_V_c_empty_n;
wire    img_0_data_stream_0_full_n;
wire   [7:0] img_0_data_stream_0_dout;
wire    img_0_data_stream_0_empty_n;
wire    img_0_rows_V_c4_full_n;
wire   [9:0] img_0_rows_V_c4_dout;
wire    img_0_rows_V_c4_empty_n;
wire    img_0_cols_V_c5_full_n;
wire   [10:0] img_0_cols_V_c5_dout;
wire    img_0_cols_V_c5_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    Block_proc_U0_start_full_n;
wire    Block_proc_U0_start_write;
wire   [0:0] start_for_mat2vector_U0_din;
wire    start_for_mat2vector_U0_full_n;
wire   [0:0] start_for_mat2vector_U0_dout;
wire    start_for_mat2vector_U0_empty_n;
wire    mat2vector_U0_start_full_n;
wire    mat2vector_U0_start_write;

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .img_0_rows_V_out_din(Block_proc_U0_img_0_rows_V_out_din),
    .img_0_rows_V_out_full_n(img_0_rows_V_c_full_n),
    .img_0_rows_V_out_write(Block_proc_U0_img_0_rows_V_out_write),
    .img_0_cols_V_out_din(Block_proc_U0_img_0_cols_V_out_din),
    .img_0_cols_V_out_full_n(img_0_cols_V_c_full_n),
    .img_0_cols_V_out_write(Block_proc_U0_img_0_cols_V_out_write)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_mat2vector_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .input_r_TDATA(input_r_TDATA),
    .input_r_TVALID(input_r_TVALID),
    .input_r_TREADY(AXIvideo2Mat_U0_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP),
    .input_r_TSTRB(input_r_TSTRB),
    .input_r_TUSER(input_r_TUSER),
    .input_r_TLAST(input_r_TLAST),
    .input_r_TID(input_r_TID),
    .input_r_TDEST(input_r_TDEST),
    .img_rows_V_dout(img_0_rows_V_c_dout),
    .img_rows_V_empty_n(img_0_rows_V_c_empty_n),
    .img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(img_0_cols_V_c_dout),
    .img_cols_V_empty_n(img_0_cols_V_c_empty_n),
    .img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_V_din(AXIvideo2Mat_U0_img_data_stream_V_din),
    .img_data_stream_V_full_n(img_0_data_stream_0_full_n),
    .img_data_stream_V_write(AXIvideo2Mat_U0_img_data_stream_V_write),
    .img_rows_V_out_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(img_0_rows_V_c4_full_n),
    .img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(img_0_cols_V_c5_full_n),
    .img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write)
);

mat2vector mat2vector_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(mat2vector_U0_ap_start),
    .ap_done(mat2vector_U0_ap_done),
    .ap_continue(mat2vector_U0_ap_continue),
    .ap_idle(mat2vector_U0_ap_idle),
    .ap_ready(mat2vector_U0_ap_ready),
    .src_rows_V_dout(img_0_rows_V_c4_dout),
    .src_rows_V_empty_n(img_0_rows_V_c4_empty_n),
    .src_rows_V_read(mat2vector_U0_src_rows_V_read),
    .src_cols_V_dout(img_0_cols_V_c5_dout),
    .src_cols_V_empty_n(img_0_cols_V_c5_empty_n),
    .src_cols_V_read(mat2vector_U0_src_cols_V_read),
    .src_data_stream_V_dout(img_0_data_stream_0_dout),
    .src_data_stream_V_empty_n(img_0_data_stream_0_empty_n),
    .src_data_stream_V_read(mat2vector_U0_src_data_stream_V_read),
    .dst_address0(mat2vector_U0_dst_address0),
    .dst_ce0(mat2vector_U0_dst_ce0),
    .dst_we0(mat2vector_U0_dst_we0),
    .dst_d0(mat2vector_U0_dst_d0)
);

fifo_w10_d2_A img_0_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_proc_U0_img_0_rows_V_out_din),
    .if_full_n(img_0_rows_V_c_full_n),
    .if_write(Block_proc_U0_img_0_rows_V_out_write),
    .if_dout(img_0_rows_V_c_dout),
    .if_empty_n(img_0_rows_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_rows_V_read)
);

fifo_w11_d2_A img_0_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_proc_U0_img_0_cols_V_out_din),
    .if_full_n(img_0_cols_V_c_full_n),
    .if_write(Block_proc_U0_img_0_cols_V_out_write),
    .if_dout(img_0_cols_V_c_dout),
    .if_empty_n(img_0_cols_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_cols_V_read)
);

fifo_w8_d2_A img_0_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_V_din),
    .if_full_n(img_0_data_stream_0_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_V_write),
    .if_dout(img_0_data_stream_0_dout),
    .if_empty_n(img_0_data_stream_0_empty_n),
    .if_read(mat2vector_U0_src_data_stream_V_read)
);

fifo_w10_d2_A img_0_rows_V_c4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(img_0_rows_V_c4_full_n),
    .if_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(img_0_rows_V_c4_dout),
    .if_empty_n(img_0_rows_V_c4_empty_n),
    .if_read(mat2vector_U0_src_rows_V_read)
);

fifo_w11_d2_A img_0_cols_V_c5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(img_0_cols_V_c5_full_n),
    .if_write(AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(img_0_cols_V_c5_dout),
    .if_empty_n(img_0_cols_V_c5_empty_n),
    .if_read(mat2vector_U0_src_cols_V_read)
);

start_for_mat2veccud start_for_mat2veccud_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_mat2vector_U0_din),
    .if_full_n(start_for_mat2vector_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_mat2vector_U0_dout),
    .if_empty_n(start_for_mat2vector_U0_empty_n),
    .if_read(mat2vector_U0_ap_ready)
);

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ap_start;

assign Block_proc_U0_ap_continue = 1'b1;

assign Block_proc_U0_ap_start = ap_start;

assign Block_proc_U0_start_full_n = 1'b1;

assign Block_proc_U0_start_write = 1'b0;

assign ap_done = mat2vector_U0_ap_done;

assign ap_idle = (mat2vector_U0_ap_idle & Block_proc_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = AXIvideo2Mat_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = mat2vector_U0_ap_done;

assign ap_sync_ready = AXIvideo2Mat_U0_ap_ready;

assign input_r_TREADY = AXIvideo2Mat_U0_input_r_TREADY;

assign mat2vector_U0_ap_continue = 1'b1;

assign mat2vector_U0_ap_start = start_for_mat2vector_U0_empty_n;

assign mat2vector_U0_start_full_n = 1'b1;

assign mat2vector_U0_start_write = 1'b0;

assign output_r_address0 = mat2vector_U0_dst_address0;

assign output_r_ce0 = mat2vector_U0_dst_ce0;

assign output_r_d0 = mat2vector_U0_dst_d0;

assign output_r_we0 = mat2vector_U0_dst_we0;

assign start_for_mat2vector_U0_din = 1'b1;

endmodule //axis2ram
