Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\shaar\Downloads\HMPSoC\COR-ASP\NIOS.qsys --block-symbol-file --output-directory=C:\Users\shaar\Downloads\HMPSoC\COR-ASP\NIOS --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading COR-ASP/NIOS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\shaar\Downloads\HMPSoC\COR-ASP\NIOS.qsys --synthesis=VHDL --output-directory=C:\Users\shaar\Downloads\HMPSoC\COR-ASP\NIOS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading COR-ASP/NIOS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS: Generating NIOS "NIOS" for QUARTUS_SYNTH
Info: NIOS: Done "NIOS" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
