

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_safe'
================================================================
* Date:           Mon Oct 13 17:12:23 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rows = load i32 %M_rows" [fmm_hls_greedy_potential.cpp:73]   --->   Operation 5 'load' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %rows" [fmm_hls_greedy_potential.cpp:73]   --->   Operation 6 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cols = load i32 %M_cols" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 7 'load' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %cols" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 8 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.91ns)   --->   "%empty = icmp_sgt  i32 %rows, i32 0" [fmm_hls_greedy_potential.cpp:73]   --->   Operation 9 'icmp' 'empty' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.62ns)   --->   "%smax = select i1 %empty, i31 %trunc_ln73, i31 0" [fmm_hls_greedy_potential.cpp:73]   --->   Operation 10 'select' 'smax' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.91ns)   --->   "%empty_39 = icmp_sgt  i32 %cols, i32 0" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 11 'icmp' 'empty_39' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.62ns)   --->   "%smax1 = select i1 %empty_39, i31 %trunc_ln74, i31 0" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 12 'select' 'smax1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [fmm_hls_greedy_potential.cpp:73]   --->   Operation 13 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 14 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (6.01ns)   --->   "%bound = mul i62 %smax_cast, i62 %smax1_cast" [fmm_hls_greedy_potential.cpp:73]   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram" [fmm_hls_greedy_potential.cpp:71]   --->   Operation 16 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln74 = call void @store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %cols, i62 %bound, i64 %A_dram_read, i32 %gmem, i32 %cols, i32 %M_e" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 17 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln74 = call void @store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %cols, i62 %bound, i64 %A_dram_read, i32 %gmem, i32 %cols, i32 %M_e" [fmm_hls_greedy_potential.cpp:74]   --->   Operation 19 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.537ns
The critical path consists of the following:
	'load' operation 32 bit ('rows', fmm_hls_greedy_potential.cpp:73) on static variable 'M_rows' [8]  (0.000 ns)
	'icmp' operation 1 bit ('empty', fmm_hls_greedy_potential.cpp:73) [12]  (1.916 ns)
	'select' operation 31 bit ('smax', fmm_hls_greedy_potential.cpp:73) [13]  (0.621 ns)

 <State 2>: 6.014ns
The critical path consists of the following:
	'mul' operation 62 bit ('bound', fmm_hls_greedy_potential.cpp:73) [18]  (6.014 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
