{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646803588035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646803588035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 23:26:27 2022 " "Processing started: Tue Mar  8 23:26:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646803588035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803588035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off factorialSum -c factorialSum " "Command: quartus_map --read_settings_files=on --write_settings_files=off factorialSum -c factorialSum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803588035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646803588156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646803588156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorialSum.v 1 1 " "Found 1 design units, including 1 entities, in source file factorialSum.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorialSum " "Found entity 1: factorialSum" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(9) " "Verilog HDL information at clk_divider.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/clk_divider.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646803593507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "factorialSum " "Elaborating entity \"factorialSum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646803593531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 factorialSum.v(37) " "Verilog HDL assignment warning at factorialSum.v(37): truncated value with size 32 to match size of target (4)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646803593531 "|factorialSum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 factorialSum.v(38) " "Verilog HDL assignment warning at factorialSum.v(38): truncated value with size 32 to match size of target (4)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 factorialSum.v(39) " "Verilog HDL assignment warning at factorialSum.v(39): truncated value with size 32 to match size of target (4)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state factorialSum.v(82) " "Verilog HDL Always Construct warning at factorialSum.v(82): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num factorialSum.v(107) " "Verilog HDL Always Construct warning at factorialSum.v(107): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accum factorialSum.v(117) " "Verilog HDL Always Construct warning at factorialSum.v(117): variable \"accum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "target factorialSum.v(102) " "Verilog HDL Always Construct warning at factorialSum.v(102): inferring latch(es) for variable \"target\", which holds its previous value in one or more paths through the always construct" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result factorialSum.v(102) " "Verilog HDL Always Construct warning at factorialSum.v(102): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusLed factorialSum.v(102) " "Verilog HDL Always Construct warning at factorialSum.v(102): inferring latch(es) for variable \"statusLed\", which holds its previous value in one or more paths through the always construct" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusLed\[0\] factorialSum.v(102) " "Inferred latch for \"statusLed\[0\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusLed\[1\] factorialSum.v(102) " "Inferred latch for \"statusLed\[1\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] factorialSum.v(102) " "Inferred latch for \"result\[0\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] factorialSum.v(102) " "Inferred latch for \"result\[1\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] factorialSum.v(102) " "Inferred latch for \"result\[2\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] factorialSum.v(102) " "Inferred latch for \"result\[3\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] factorialSum.v(102) " "Inferred latch for \"result\[4\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] factorialSum.v(102) " "Inferred latch for \"result\[5\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] factorialSum.v(102) " "Inferred latch for \"result\[6\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] factorialSum.v(102) " "Inferred latch for \"result\[7\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] factorialSum.v(102) " "Inferred latch for \"result\[8\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] factorialSum.v(102) " "Inferred latch for \"result\[9\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target\[0\] factorialSum.v(102) " "Inferred latch for \"target\[0\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target\[1\] factorialSum.v(102) " "Inferred latch for \"target\[1\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target\[2\] factorialSum.v(102) " "Inferred latch for \"target\[2\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target\[3\] factorialSum.v(102) " "Inferred latch for \"target\[3\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target\[4\] factorialSum.v(102) " "Inferred latch for \"target\[4\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target\[5\] factorialSum.v(102) " "Inferred latch for \"target\[5\]\" at factorialSum.v(102)" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 "|factorialSum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:New_Clock " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:New_Clock\"" {  } { { "factorialSum.v" "New_Clock" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803593532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:PlsWork " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:PlsWork\"" {  } { { "factorialSum.v" "PlsWork" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803593536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 accumulator.v(16) " "Verilog HDL assignment warning at accumulator.v(16): truncated value with size 32 to match size of target (6)" {  } { { "accumulator.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/accumulator.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646803593537 "|factorialSum|accumulator:PlsWork"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:UNITS " "Elaborating entity \"BCD\" for hierarchy \"BCD:UNITS\"" {  } { { "factorialSum.v" "UNITS" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803593537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "factorialSum.v" "Mod0" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803593712 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "factorialSum.v" "Div0" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803593712 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "factorialSum.v" "Mod1" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803593712 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "factorialSum.v" "Div1" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803593712 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646803593712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803593738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593739 ""}  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646803593739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803593813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593813 ""}  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646803593813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803593842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646803593842 ""}  } { { "factorialSum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/factorialSum.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646803593842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646803593870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803593870 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646803594034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646803594151 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_9_result_int\[0\]~0" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/alt_u_div_ihe.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803594482 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/alt_u_div_ihe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803594482 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/alt_u_div_ihe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803594482 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/paok/Documents/Verilog_Labs/Factorial_Sum/db/alt_u_div_ihe.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1646803594482 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1646803594482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/Factorial_Sum/output_files/factorialSum.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/Factorial_Sum/output_files/factorialSum.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803594495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646803594568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646803594568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646803594599 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646803594599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "423 " "Implemented 423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646803594599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646803594599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646803594606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 23:26:34 2022 " "Processing ended: Tue Mar  8 23:26:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646803594606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646803594606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646803594606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646803594606 ""}
