# pyrv

`pyrv` is an instruction set simulator (ISS) for the RISC-V ISA. Presently, only
the Base Integer ISA (RV32I) is supported.

## Features

## Getting started

## Development

To run the tests:

## Motivation

Hobby project aimed at learning more about the ISA and its design decisions.
Also provides a reference model for my [RV32I softcore
implementation](https://github.com/matiasilva/riscv-soc).

## License

MIT

## Author

Matias Wang Silva, 2025

## TODO

<https://github.com/sysprog21/rv32emu?tab=readme-ov-file#riscof>
