<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_1/batchnorm/mul_1_copy" output_port_id="conv2d_1/kernel:0" />
		<IR name="batch_normalization_1/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_1/kernel" output_port_id="conv2d_1/kernel:0" />
		<IR name="batch_normalization_1/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_1/convolution" output_port_id="batch_normalization_1/batchnorm/mul_1:0" />
		<IR name="conv2d_1/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_1/batchnorm/mul_1" output_port_id="batch_normalization_1/batchnorm/mul_1:0" />
		<IR name="conv2d_1/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_1/batchnorm/sub" output_port_id="batch_normalization_1/batchnorm/sub:0" />
		<IR name="batch_normalization_1/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_1/batchnorm/sub" output_port_id="batch_normalization_1/batchnorm/sub:0" />
		<IR name="batch_normalization_1/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_1/batchnorm/add_1" output_port_id="batch_normalization_1/batchnorm/add_1:0" />
		<IR name="batch_normalization_1/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_1/batchnorm/add_1" output_port_id="batch_normalization_1/batchnorm/add_1:0" />
		<IR name="batch_normalization_1/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_1/swish_f32" output_port_id="swish_1/swish_f32:0" />
		<IR name="swish_1/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_1/swish_f32" output_port_id="swish_1/swish_f32:0" />
		<IR name="swish_1/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_2/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_1/depthwise_kernel:0" />
		<IR name="batch_normalization_2/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_1/depthwise_kernel" output_port_id="depthwise_conv2d_1/depthwise_kernel:0" />
		<IR name="batch_normalization_2/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_1/depthwise" output_port_id="batch_normalization_2/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_1/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_2/batchnorm/mul_1" output_port_id="batch_normalization_2/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_1/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_2/batchnorm/sub" output_port_id="batch_normalization_2/batchnorm/sub:0" />
		<IR name="batch_normalization_2/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_2/batchnorm/sub" output_port_id="batch_normalization_2/batchnorm/sub:0" />
		<IR name="batch_normalization_2/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_2/batchnorm/add_1" output_port_id="batch_normalization_2/batchnorm/add_1:0" />
		<IR name="batch_normalization_2/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_2/batchnorm/add_1" output_port_id="batch_normalization_2/batchnorm/add_1:0" />
		<IR name="batch_normalization_2/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_2/swish_f32" output_port_id="swish_2/swish_f32:0" />
		<IR name="swish_2/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_2/swish_f32" output_port_id="swish_2/swish_f32:0" />
		<IR name="swish_2/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_1/Mean" output_port_id="lambda_1/Mean:0" />
		<IR name="lambda_1/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_1/Mean" output_port_id="lambda_1/Mean:0" />
		<IR name="lambda_1/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_2/kernel" output_port_id="conv2d_2/kernel:0" />
		<IR name="conv2d_2/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_2/kernel" output_port_id="conv2d_2/kernel:0" />
		<IR name="conv2d_2/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_2/convolution" output_port_id="conv2d_2/convolution:0" />
		<IR name="conv2d_2/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_2/convolution" output_port_id="conv2d_2/convolution:0" />
		<IR name="conv2d_2/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_2/bias" output_port_id="conv2d_2/bias:0" />
		<IR name="conv2d_2/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_2/bias" output_port_id="conv2d_2/bias:0" />
		<IR name="conv2d_2/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_2/BiasAdd/Add" output_port_id="conv2d_2/BiasAdd:0" />
		<IR name="conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_2/BiasAdd" output_port_id="conv2d_2/BiasAdd:0" />
		<IR name="conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_3/swish_f32" output_port_id="swish_3/swish_f32:0" />
		<IR name="swish_3/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_3/swish_f32" output_port_id="swish_3/swish_f32:0" />
		<IR name="swish_3/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_3/kernel" output_port_id="conv2d_3/kernel:0" />
		<IR name="conv2d_3/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_3/kernel" output_port_id="conv2d_3/kernel:0" />
		<IR name="conv2d_3/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_3/convolution" output_port_id="conv2d_3/convolution:0" />
		<IR name="conv2d_3/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_3/convolution" output_port_id="conv2d_3/convolution:0" />
		<IR name="conv2d_3/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_3/bias" output_port_id="conv2d_3/bias:0" />
		<IR name="conv2d_3/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_3/bias" output_port_id="conv2d_3/bias:0" />
		<IR name="conv2d_3/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_3/BiasAdd/Add" output_port_id="conv2d_3/BiasAdd:0" />
		<IR name="conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_3/BiasAdd" output_port_id="conv2d_3/BiasAdd:0" />
		<IR name="conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_1/Sigmoid" output_port_id="activation_1/Sigmoid:0" />
		<IR name="activation_1/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_1/Sigmoid" output_port_id="activation_1/Sigmoid:0" />
		<IR name="activation_1/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_1/mul" output_port_id="multiply_1/mul:0" />
		<IR name="multiply_1/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_1/mul" output_port_id="multiply_1/mul:0" />
		<IR name="multiply_1/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_3/batchnorm/mul_1_copy" output_port_id="conv2d_4/kernel:0" />
		<IR name="batch_normalization_3/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_4/kernel" output_port_id="conv2d_4/kernel:0" />
		<IR name="batch_normalization_3/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_4/convolution" output_port_id="batch_normalization_3/batchnorm/mul_1:0" />
		<IR name="conv2d_4/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_3/batchnorm/mul_1" output_port_id="batch_normalization_3/batchnorm/mul_1:0" />
		<IR name="conv2d_4/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_3/batchnorm/sub" output_port_id="batch_normalization_3/batchnorm/sub:0" />
		<IR name="batch_normalization_3/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_3/batchnorm/sub" output_port_id="batch_normalization_3/batchnorm/sub:0" />
		<IR name="batch_normalization_3/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_3/batchnorm/add_1" output_port_id="batch_normalization_3/batchnorm/add_1:0" />
		<IR name="batch_normalization_3/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_3/batchnorm/add_1" output_port_id="batch_normalization_3/batchnorm/add_1:0" />
		<IR name="batch_normalization_3/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_4/batchnorm/mul_1_copy" output_port_id="conv2d_5/kernel:0" />
		<IR name="batch_normalization_4/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_5/kernel" output_port_id="conv2d_5/kernel:0" />
		<IR name="batch_normalization_4/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_5/convolution" output_port_id="batch_normalization_4/batchnorm/mul_1:0" />
		<IR name="conv2d_5/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_4/batchnorm/mul_1" output_port_id="batch_normalization_4/batchnorm/mul_1:0" />
		<IR name="conv2d_5/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_4/batchnorm/sub" output_port_id="batch_normalization_4/batchnorm/sub:0" />
		<IR name="batch_normalization_4/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_4/batchnorm/sub" output_port_id="batch_normalization_4/batchnorm/sub:0" />
		<IR name="batch_normalization_4/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_4/batchnorm/add_1" output_port_id="batch_normalization_4/batchnorm/add_1:0" />
		<IR name="batch_normalization_4/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_4/batchnorm/add_1" output_port_id="batch_normalization_4/batchnorm/add_1:0" />
		<IR name="batch_normalization_4/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_4/swish_f32" output_port_id="swish_4/swish_f32:0" />
		<IR name="swish_4/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_4/swish_f32" output_port_id="swish_4/swish_f32:0" />
		<IR name="swish_4/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_5/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_2/depthwise_kernel:0" />
		<IR name="batch_normalization_5/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_2/depthwise_kernel" output_port_id="depthwise_conv2d_2/depthwise_kernel:0" />
		<IR name="batch_normalization_5/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_2/depthwise" output_port_id="batch_normalization_5/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_2/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_5/batchnorm/mul_1" output_port_id="batch_normalization_5/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_2/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_5/batchnorm/sub" output_port_id="batch_normalization_5/batchnorm/sub:0" />
		<IR name="batch_normalization_5/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_5/batchnorm/sub" output_port_id="batch_normalization_5/batchnorm/sub:0" />
		<IR name="batch_normalization_5/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_5/batchnorm/add_1" output_port_id="batch_normalization_5/batchnorm/add_1:0" />
		<IR name="batch_normalization_5/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_5/batchnorm/add_1" output_port_id="batch_normalization_5/batchnorm/add_1:0" />
		<IR name="batch_normalization_5/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_5/swish_f32" output_port_id="swish_5/swish_f32:0" />
		<IR name="swish_5/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_5/swish_f32" output_port_id="swish_5/swish_f32:0" />
		<IR name="swish_5/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_2/Mean" output_port_id="lambda_2/Mean:0" />
		<IR name="lambda_2/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_2/Mean" output_port_id="lambda_2/Mean:0" />
		<IR name="lambda_2/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_6/kernel" output_port_id="conv2d_6/kernel:0" />
		<IR name="conv2d_6/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_6/kernel" output_port_id="conv2d_6/kernel:0" />
		<IR name="conv2d_6/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_6/convolution" output_port_id="conv2d_6/convolution:0" />
		<IR name="conv2d_6/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_6/convolution" output_port_id="conv2d_6/convolution:0" />
		<IR name="conv2d_6/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_6/bias" output_port_id="conv2d_6/bias:0" />
		<IR name="conv2d_6/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_6/bias" output_port_id="conv2d_6/bias:0" />
		<IR name="conv2d_6/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_6/BiasAdd/Add" output_port_id="conv2d_6/BiasAdd:0" />
		<IR name="conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_6/BiasAdd" output_port_id="conv2d_6/BiasAdd:0" />
		<IR name="conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_6/swish_f32" output_port_id="swish_6/swish_f32:0" />
		<IR name="swish_6/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_6/swish_f32" output_port_id="swish_6/swish_f32:0" />
		<IR name="swish_6/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_7/kernel" output_port_id="conv2d_7/kernel:0" />
		<IR name="conv2d_7/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_7/kernel" output_port_id="conv2d_7/kernel:0" />
		<IR name="conv2d_7/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_7/convolution" output_port_id="conv2d_7/convolution:0" />
		<IR name="conv2d_7/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_7/convolution" output_port_id="conv2d_7/convolution:0" />
		<IR name="conv2d_7/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_7/bias" output_port_id="conv2d_7/bias:0" />
		<IR name="conv2d_7/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_7/bias" output_port_id="conv2d_7/bias:0" />
		<IR name="conv2d_7/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_7/BiasAdd/Add" output_port_id="conv2d_7/BiasAdd:0" />
		<IR name="conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_7/BiasAdd" output_port_id="conv2d_7/BiasAdd:0" />
		<IR name="conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_2/Sigmoid" output_port_id="activation_2/Sigmoid:0" />
		<IR name="activation_2/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_2/Sigmoid" output_port_id="activation_2/Sigmoid:0" />
		<IR name="activation_2/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_2/mul" output_port_id="multiply_2/mul:0" />
		<IR name="multiply_2/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_2/mul" output_port_id="multiply_2/mul:0" />
		<IR name="multiply_2/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_6/batchnorm/mul_1_copy" output_port_id="conv2d_8/kernel:0" />
		<IR name="batch_normalization_6/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_8/kernel" output_port_id="conv2d_8/kernel:0" />
		<IR name="batch_normalization_6/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_8/convolution" output_port_id="batch_normalization_6/batchnorm/mul_1:0" />
		<IR name="conv2d_8/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_6/batchnorm/mul_1" output_port_id="batch_normalization_6/batchnorm/mul_1:0" />
		<IR name="conv2d_8/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_6/batchnorm/sub" output_port_id="batch_normalization_6/batchnorm/sub:0" />
		<IR name="batch_normalization_6/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_6/batchnorm/sub" output_port_id="batch_normalization_6/batchnorm/sub:0" />
		<IR name="batch_normalization_6/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_6/batchnorm/add_1" output_port_id="batch_normalization_6/batchnorm/add_1:0" />
		<IR name="batch_normalization_6/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_6/batchnorm/add_1" output_port_id="batch_normalization_6/batchnorm/add_1:0" />
		<IR name="batch_normalization_6/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_7/batchnorm/mul_1_copy" output_port_id="conv2d_9/kernel:0" />
		<IR name="batch_normalization_7/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_9/kernel" output_port_id="conv2d_9/kernel:0" />
		<IR name="batch_normalization_7/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_9/convolution" output_port_id="batch_normalization_7/batchnorm/mul_1:0" />
		<IR name="conv2d_9/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_7/batchnorm/mul_1" output_port_id="batch_normalization_7/batchnorm/mul_1:0" />
		<IR name="conv2d_9/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_7/batchnorm/sub" output_port_id="batch_normalization_7/batchnorm/sub:0" />
		<IR name="batch_normalization_7/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_7/batchnorm/sub" output_port_id="batch_normalization_7/batchnorm/sub:0" />
		<IR name="batch_normalization_7/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_7/batchnorm/add_1" output_port_id="batch_normalization_7/batchnorm/add_1:0" />
		<IR name="batch_normalization_7/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_7/batchnorm/add_1" output_port_id="batch_normalization_7/batchnorm/add_1:0" />
		<IR name="batch_normalization_7/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_7/swish_f32" output_port_id="swish_7/swish_f32:0" />
		<IR name="swish_7/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_7/swish_f32" output_port_id="swish_7/swish_f32:0" />
		<IR name="swish_7/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_8/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_3/depthwise_kernel:0" />
		<IR name="batch_normalization_8/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_3/depthwise_kernel" output_port_id="depthwise_conv2d_3/depthwise_kernel:0" />
		<IR name="batch_normalization_8/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_3/depthwise" output_port_id="batch_normalization_8/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_3/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_8/batchnorm/mul_1" output_port_id="batch_normalization_8/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_3/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_8/batchnorm/sub" output_port_id="batch_normalization_8/batchnorm/sub:0" />
		<IR name="batch_normalization_8/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_8/batchnorm/sub" output_port_id="batch_normalization_8/batchnorm/sub:0" />
		<IR name="batch_normalization_8/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_8/batchnorm/add_1" output_port_id="batch_normalization_8/batchnorm/add_1:0" />
		<IR name="batch_normalization_8/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_8/batchnorm/add_1" output_port_id="batch_normalization_8/batchnorm/add_1:0" />
		<IR name="batch_normalization_8/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_8/swish_f32" output_port_id="swish_8/swish_f32:0" />
		<IR name="swish_8/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_8/swish_f32" output_port_id="swish_8/swish_f32:0" />
		<IR name="swish_8/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_3/Mean" output_port_id="lambda_3/Mean:0" />
		<IR name="lambda_3/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_3/Mean" output_port_id="lambda_3/Mean:0" />
		<IR name="lambda_3/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_10/kernel" output_port_id="conv2d_10/kernel:0" />
		<IR name="conv2d_10/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_10/kernel" output_port_id="conv2d_10/kernel:0" />
		<IR name="conv2d_10/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_10/convolution" output_port_id="conv2d_10/convolution:0" />
		<IR name="conv2d_10/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_10/convolution" output_port_id="conv2d_10/convolution:0" />
		<IR name="conv2d_10/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_10/bias" output_port_id="conv2d_10/bias:0" />
		<IR name="conv2d_10/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_10/bias" output_port_id="conv2d_10/bias:0" />
		<IR name="conv2d_10/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_10/BiasAdd/Add" output_port_id="conv2d_10/BiasAdd:0" />
		<IR name="conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_10/BiasAdd" output_port_id="conv2d_10/BiasAdd:0" />
		<IR name="conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_9/swish_f32" output_port_id="swish_9/swish_f32:0" />
		<IR name="swish_9/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_9/swish_f32" output_port_id="swish_9/swish_f32:0" />
		<IR name="swish_9/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_11/kernel" output_port_id="conv2d_11/kernel:0" />
		<IR name="conv2d_11/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_11/kernel" output_port_id="conv2d_11/kernel:0" />
		<IR name="conv2d_11/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_11/convolution" output_port_id="conv2d_11/convolution:0" />
		<IR name="conv2d_11/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_11/convolution" output_port_id="conv2d_11/convolution:0" />
		<IR name="conv2d_11/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_11/bias" output_port_id="conv2d_11/bias:0" />
		<IR name="conv2d_11/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_11/bias" output_port_id="conv2d_11/bias:0" />
		<IR name="conv2d_11/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_11/BiasAdd/Add" output_port_id="conv2d_11/BiasAdd:0" />
		<IR name="conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_11/BiasAdd" output_port_id="conv2d_11/BiasAdd:0" />
		<IR name="conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_3/Sigmoid" output_port_id="activation_3/Sigmoid:0" />
		<IR name="activation_3/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_3/Sigmoid" output_port_id="activation_3/Sigmoid:0" />
		<IR name="activation_3/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_3/mul" output_port_id="multiply_3/mul:0" />
		<IR name="multiply_3/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_3/mul" output_port_id="multiply_3/mul:0" />
		<IR name="multiply_3/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_9/batchnorm/mul_1_copy" output_port_id="conv2d_12/kernel:0" />
		<IR name="batch_normalization_9/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_12/kernel" output_port_id="conv2d_12/kernel:0" />
		<IR name="batch_normalization_9/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_12/convolution" output_port_id="batch_normalization_9/batchnorm/mul_1:0" />
		<IR name="conv2d_12/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_9/batchnorm/mul_1" output_port_id="batch_normalization_9/batchnorm/mul_1:0" />
		<IR name="conv2d_12/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_9/batchnorm/sub" output_port_id="batch_normalization_9/batchnorm/sub:0" />
		<IR name="batch_normalization_9/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_9/batchnorm/sub" output_port_id="batch_normalization_9/batchnorm/sub:0" />
		<IR name="batch_normalization_9/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_9/batchnorm/add_1" output_port_id="batch_normalization_9/batchnorm/add_1:0" />
		<IR name="batch_normalization_9/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_9/batchnorm/add_1" output_port_id="batch_normalization_9/batchnorm/add_1:0" />
		<IR name="batch_normalization_9/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_1/add" output_port_id="add_1/add:0" />
		<IR name="add_1/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_1/add" output_port_id="add_1/add:0" />
		<IR name="add_1/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_10/batchnorm/mul_1_copy" output_port_id="conv2d_13/kernel:0" />
		<IR name="batch_normalization_10/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_13/kernel" output_port_id="conv2d_13/kernel:0" />
		<IR name="batch_normalization_10/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_13/convolution" output_port_id="batch_normalization_10/batchnorm/mul_1:0" />
		<IR name="conv2d_13/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_10/batchnorm/mul_1" output_port_id="batch_normalization_10/batchnorm/mul_1:0" />
		<IR name="conv2d_13/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_10/batchnorm/sub" output_port_id="batch_normalization_10/batchnorm/sub:0" />
		<IR name="batch_normalization_10/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_10/batchnorm/sub" output_port_id="batch_normalization_10/batchnorm/sub:0" />
		<IR name="batch_normalization_10/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_10/batchnorm/add_1" output_port_id="batch_normalization_10/batchnorm/add_1:0" />
		<IR name="batch_normalization_10/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_10/batchnorm/add_1" output_port_id="batch_normalization_10/batchnorm/add_1:0" />
		<IR name="batch_normalization_10/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_10/swish_f32" output_port_id="swish_10/swish_f32:0" />
		<IR name="swish_10/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_10/swish_f32" output_port_id="swish_10/swish_f32:0" />
		<IR name="swish_10/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_11/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_4/depthwise_kernel:0" />
		<IR name="batch_normalization_11/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_4/depthwise_kernel" output_port_id="depthwise_conv2d_4/depthwise_kernel:0" />
		<IR name="batch_normalization_11/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_4/depthwise" output_port_id="batch_normalization_11/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_4/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_11/batchnorm/mul_1" output_port_id="batch_normalization_11/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_4/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_11/batchnorm/sub" output_port_id="batch_normalization_11/batchnorm/sub:0" />
		<IR name="batch_normalization_11/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_11/batchnorm/sub" output_port_id="batch_normalization_11/batchnorm/sub:0" />
		<IR name="batch_normalization_11/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_11/batchnorm/add_1" output_port_id="batch_normalization_11/batchnorm/add_1:0" />
		<IR name="batch_normalization_11/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_11/batchnorm/add_1" output_port_id="batch_normalization_11/batchnorm/add_1:0" />
		<IR name="batch_normalization_11/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_11/swish_f32" output_port_id="swish_11/swish_f32:0" />
		<IR name="swish_11/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_11/swish_f32" output_port_id="swish_11/swish_f32:0" />
		<IR name="swish_11/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_4/Mean" output_port_id="lambda_4/Mean:0" />
		<IR name="lambda_4/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_4/Mean" output_port_id="lambda_4/Mean:0" />
		<IR name="lambda_4/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_14/kernel" output_port_id="conv2d_14/kernel:0" />
		<IR name="conv2d_14/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_14/kernel" output_port_id="conv2d_14/kernel:0" />
		<IR name="conv2d_14/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_14/convolution" output_port_id="conv2d_14/convolution:0" />
		<IR name="conv2d_14/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_14/convolution" output_port_id="conv2d_14/convolution:0" />
		<IR name="conv2d_14/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_14/bias" output_port_id="conv2d_14/bias:0" />
		<IR name="conv2d_14/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_14/bias" output_port_id="conv2d_14/bias:0" />
		<IR name="conv2d_14/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_14/BiasAdd/Add" output_port_id="conv2d_14/BiasAdd:0" />
		<IR name="conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_14/BiasAdd" output_port_id="conv2d_14/BiasAdd:0" />
		<IR name="conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_12/swish_f32" output_port_id="swish_12/swish_f32:0" />
		<IR name="swish_12/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_12/swish_f32" output_port_id="swish_12/swish_f32:0" />
		<IR name="swish_12/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_15/kernel" output_port_id="conv2d_15/kernel:0" />
		<IR name="conv2d_15/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_15/kernel" output_port_id="conv2d_15/kernel:0" />
		<IR name="conv2d_15/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_15/convolution" output_port_id="conv2d_15/convolution:0" />
		<IR name="conv2d_15/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_15/convolution" output_port_id="conv2d_15/convolution:0" />
		<IR name="conv2d_15/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_15/bias" output_port_id="conv2d_15/bias:0" />
		<IR name="conv2d_15/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_15/bias" output_port_id="conv2d_15/bias:0" />
		<IR name="conv2d_15/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_15/BiasAdd/Add" output_port_id="conv2d_15/BiasAdd:0" />
		<IR name="conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_15/BiasAdd" output_port_id="conv2d_15/BiasAdd:0" />
		<IR name="conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_4/Sigmoid" output_port_id="activation_4/Sigmoid:0" />
		<IR name="activation_4/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_4/Sigmoid" output_port_id="activation_4/Sigmoid:0" />
		<IR name="activation_4/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_4/mul" output_port_id="multiply_4/mul:0" />
		<IR name="multiply_4/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_4/mul" output_port_id="multiply_4/mul:0" />
		<IR name="multiply_4/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_12/batchnorm/mul_1_copy" output_port_id="conv2d_16/kernel:0" />
		<IR name="batch_normalization_12/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_16/kernel" output_port_id="conv2d_16/kernel:0" />
		<IR name="batch_normalization_12/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_16/convolution" output_port_id="batch_normalization_12/batchnorm/mul_1:0" />
		<IR name="conv2d_16/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_12/batchnorm/mul_1" output_port_id="batch_normalization_12/batchnorm/mul_1:0" />
		<IR name="conv2d_16/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_12/batchnorm/sub" output_port_id="batch_normalization_12/batchnorm/sub:0" />
		<IR name="batch_normalization_12/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_12/batchnorm/sub" output_port_id="batch_normalization_12/batchnorm/sub:0" />
		<IR name="batch_normalization_12/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_12/batchnorm/add_1" output_port_id="batch_normalization_12/batchnorm/add_1:0" />
		<IR name="batch_normalization_12/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_12/batchnorm/add_1" output_port_id="batch_normalization_12/batchnorm/add_1:0" />
		<IR name="batch_normalization_12/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_13/batchnorm/mul_1_copy" output_port_id="conv2d_17/kernel:0" />
		<IR name="batch_normalization_13/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_17/kernel" output_port_id="conv2d_17/kernel:0" />
		<IR name="batch_normalization_13/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_17/convolution" output_port_id="batch_normalization_13/batchnorm/mul_1:0" />
		<IR name="conv2d_17/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_13/batchnorm/mul_1" output_port_id="batch_normalization_13/batchnorm/mul_1:0" />
		<IR name="conv2d_17/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_13/batchnorm/sub" output_port_id="batch_normalization_13/batchnorm/sub:0" />
		<IR name="batch_normalization_13/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_13/batchnorm/sub" output_port_id="batch_normalization_13/batchnorm/sub:0" />
		<IR name="batch_normalization_13/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_13/batchnorm/add_1" output_port_id="batch_normalization_13/batchnorm/add_1:0" />
		<IR name="batch_normalization_13/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_13/batchnorm/add_1" output_port_id="batch_normalization_13/batchnorm/add_1:0" />
		<IR name="batch_normalization_13/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_13/swish_f32" output_port_id="swish_13/swish_f32:0" />
		<IR name="swish_13/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_13/swish_f32" output_port_id="swish_13/swish_f32:0" />
		<IR name="swish_13/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_14/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_5/depthwise_kernel:0" />
		<IR name="batch_normalization_14/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_5/depthwise_kernel" output_port_id="depthwise_conv2d_5/depthwise_kernel:0" />
		<IR name="batch_normalization_14/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_5/depthwise" output_port_id="batch_normalization_14/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_5/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_14/batchnorm/mul_1" output_port_id="batch_normalization_14/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_5/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_14/batchnorm/sub" output_port_id="batch_normalization_14/batchnorm/sub:0" />
		<IR name="batch_normalization_14/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_14/batchnorm/sub" output_port_id="batch_normalization_14/batchnorm/sub:0" />
		<IR name="batch_normalization_14/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_14/batchnorm/add_1" output_port_id="batch_normalization_14/batchnorm/add_1:0" />
		<IR name="batch_normalization_14/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_14/batchnorm/add_1" output_port_id="batch_normalization_14/batchnorm/add_1:0" />
		<IR name="batch_normalization_14/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_14/swish_f32" output_port_id="swish_14/swish_f32:0" />
		<IR name="swish_14/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_14/swish_f32" output_port_id="swish_14/swish_f32:0" />
		<IR name="swish_14/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_5/Mean" output_port_id="lambda_5/Mean:0" />
		<IR name="lambda_5/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_5/Mean" output_port_id="lambda_5/Mean:0" />
		<IR name="lambda_5/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_18/kernel" output_port_id="conv2d_18/kernel:0" />
		<IR name="conv2d_18/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_18/kernel" output_port_id="conv2d_18/kernel:0" />
		<IR name="conv2d_18/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_18/convolution" output_port_id="conv2d_18/convolution:0" />
		<IR name="conv2d_18/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_18/convolution" output_port_id="conv2d_18/convolution:0" />
		<IR name="conv2d_18/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_18/bias" output_port_id="conv2d_18/bias:0" />
		<IR name="conv2d_18/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_18/bias" output_port_id="conv2d_18/bias:0" />
		<IR name="conv2d_18/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_18/BiasAdd/Add" output_port_id="conv2d_18/BiasAdd:0" />
		<IR name="conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_18/BiasAdd" output_port_id="conv2d_18/BiasAdd:0" />
		<IR name="conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_15/swish_f32" output_port_id="swish_15/swish_f32:0" />
		<IR name="swish_15/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_15/swish_f32" output_port_id="swish_15/swish_f32:0" />
		<IR name="swish_15/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_19/kernel" output_port_id="conv2d_19/kernel:0" />
		<IR name="conv2d_19/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_19/kernel" output_port_id="conv2d_19/kernel:0" />
		<IR name="conv2d_19/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_19/convolution" output_port_id="conv2d_19/convolution:0" />
		<IR name="conv2d_19/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_19/convolution" output_port_id="conv2d_19/convolution:0" />
		<IR name="conv2d_19/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_19/bias" output_port_id="conv2d_19/bias:0" />
		<IR name="conv2d_19/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_19/bias" output_port_id="conv2d_19/bias:0" />
		<IR name="conv2d_19/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_19/BiasAdd/Add" output_port_id="conv2d_19/BiasAdd:0" />
		<IR name="conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_19/BiasAdd" output_port_id="conv2d_19/BiasAdd:0" />
		<IR name="conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_5/Sigmoid" output_port_id="activation_5/Sigmoid:0" />
		<IR name="activation_5/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_5/Sigmoid" output_port_id="activation_5/Sigmoid:0" />
		<IR name="activation_5/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_5/mul" output_port_id="multiply_5/mul:0" />
		<IR name="multiply_5/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_5/mul" output_port_id="multiply_5/mul:0" />
		<IR name="multiply_5/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_15/batchnorm/mul_1_copy" output_port_id="conv2d_20/kernel:0" />
		<IR name="batch_normalization_15/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_20/kernel" output_port_id="conv2d_20/kernel:0" />
		<IR name="batch_normalization_15/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_20/convolution" output_port_id="batch_normalization_15/batchnorm/mul_1:0" />
		<IR name="conv2d_20/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_15/batchnorm/mul_1" output_port_id="batch_normalization_15/batchnorm/mul_1:0" />
		<IR name="conv2d_20/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_15/batchnorm/sub" output_port_id="batch_normalization_15/batchnorm/sub:0" />
		<IR name="batch_normalization_15/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_15/batchnorm/sub" output_port_id="batch_normalization_15/batchnorm/sub:0" />
		<IR name="batch_normalization_15/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_15/batchnorm/add_1" output_port_id="batch_normalization_15/batchnorm/add_1:0" />
		<IR name="batch_normalization_15/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_15/batchnorm/add_1" output_port_id="batch_normalization_15/batchnorm/add_1:0" />
		<IR name="batch_normalization_15/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_2/add" output_port_id="add_2/add:0" />
		<IR name="add_2/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_2/add" output_port_id="add_2/add:0" />
		<IR name="add_2/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_16/batchnorm/mul_1_copy" output_port_id="conv2d_21/kernel:0" />
		<IR name="batch_normalization_16/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_21/kernel" output_port_id="conv2d_21/kernel:0" />
		<IR name="batch_normalization_16/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_21/convolution" output_port_id="batch_normalization_16/batchnorm/mul_1:0" />
		<IR name="conv2d_21/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_16/batchnorm/mul_1" output_port_id="batch_normalization_16/batchnorm/mul_1:0" />
		<IR name="conv2d_21/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_16/batchnorm/sub" output_port_id="batch_normalization_16/batchnorm/sub:0" />
		<IR name="batch_normalization_16/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_16/batchnorm/sub" output_port_id="batch_normalization_16/batchnorm/sub:0" />
		<IR name="batch_normalization_16/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_16/batchnorm/add_1" output_port_id="batch_normalization_16/batchnorm/add_1:0" />
		<IR name="batch_normalization_16/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_16/batchnorm/add_1" output_port_id="batch_normalization_16/batchnorm/add_1:0" />
		<IR name="batch_normalization_16/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_16/swish_f32" output_port_id="swish_16/swish_f32:0" />
		<IR name="swish_16/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_16/swish_f32" output_port_id="swish_16/swish_f32:0" />
		<IR name="swish_16/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_17/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_6/depthwise_kernel:0" />
		<IR name="batch_normalization_17/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_6/depthwise_kernel" output_port_id="depthwise_conv2d_6/depthwise_kernel:0" />
		<IR name="batch_normalization_17/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_6/depthwise" output_port_id="batch_normalization_17/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_6/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_17/batchnorm/mul_1" output_port_id="batch_normalization_17/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_6/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_17/batchnorm/sub" output_port_id="batch_normalization_17/batchnorm/sub:0" />
		<IR name="batch_normalization_17/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_17/batchnorm/sub" output_port_id="batch_normalization_17/batchnorm/sub:0" />
		<IR name="batch_normalization_17/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_17/batchnorm/add_1" output_port_id="batch_normalization_17/batchnorm/add_1:0" />
		<IR name="batch_normalization_17/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_17/batchnorm/add_1" output_port_id="batch_normalization_17/batchnorm/add_1:0" />
		<IR name="batch_normalization_17/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_17/swish_f32" output_port_id="swish_17/swish_f32:0" />
		<IR name="swish_17/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_17/swish_f32" output_port_id="swish_17/swish_f32:0" />
		<IR name="swish_17/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_6/Mean" output_port_id="lambda_6/Mean:0" />
		<IR name="lambda_6/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_6/Mean" output_port_id="lambda_6/Mean:0" />
		<IR name="lambda_6/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_22/kernel" output_port_id="conv2d_22/kernel:0" />
		<IR name="conv2d_22/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_22/kernel" output_port_id="conv2d_22/kernel:0" />
		<IR name="conv2d_22/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_22/convolution" output_port_id="conv2d_22/convolution:0" />
		<IR name="conv2d_22/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_22/convolution" output_port_id="conv2d_22/convolution:0" />
		<IR name="conv2d_22/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_22/bias" output_port_id="conv2d_22/bias:0" />
		<IR name="conv2d_22/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_22/bias" output_port_id="conv2d_22/bias:0" />
		<IR name="conv2d_22/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_22/BiasAdd/Add" output_port_id="conv2d_22/BiasAdd:0" />
		<IR name="conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_22/BiasAdd" output_port_id="conv2d_22/BiasAdd:0" />
		<IR name="conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_18/swish_f32" output_port_id="swish_18/swish_f32:0" />
		<IR name="swish_18/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_18/swish_f32" output_port_id="swish_18/swish_f32:0" />
		<IR name="swish_18/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_23/kernel" output_port_id="conv2d_23/kernel:0" />
		<IR name="conv2d_23/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_23/kernel" output_port_id="conv2d_23/kernel:0" />
		<IR name="conv2d_23/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_23/convolution" output_port_id="conv2d_23/convolution:0" />
		<IR name="conv2d_23/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_23/convolution" output_port_id="conv2d_23/convolution:0" />
		<IR name="conv2d_23/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_23/bias" output_port_id="conv2d_23/bias:0" />
		<IR name="conv2d_23/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_23/bias" output_port_id="conv2d_23/bias:0" />
		<IR name="conv2d_23/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_23/BiasAdd/Add" output_port_id="conv2d_23/BiasAdd:0" />
		<IR name="conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_23/BiasAdd" output_port_id="conv2d_23/BiasAdd:0" />
		<IR name="conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_6/Sigmoid" output_port_id="activation_6/Sigmoid:0" />
		<IR name="activation_6/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_6/Sigmoid" output_port_id="activation_6/Sigmoid:0" />
		<IR name="activation_6/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_6/mul" output_port_id="multiply_6/mul:0" />
		<IR name="multiply_6/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_6/mul" output_port_id="multiply_6/mul:0" />
		<IR name="multiply_6/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_18/batchnorm/mul_1_copy" output_port_id="conv2d_24/kernel:0" />
		<IR name="batch_normalization_18/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_24/kernel" output_port_id="conv2d_24/kernel:0" />
		<IR name="batch_normalization_18/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_24/convolution" output_port_id="batch_normalization_18/batchnorm/mul_1:0" />
		<IR name="conv2d_24/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_18/batchnorm/mul_1" output_port_id="batch_normalization_18/batchnorm/mul_1:0" />
		<IR name="conv2d_24/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_18/batchnorm/sub" output_port_id="batch_normalization_18/batchnorm/sub:0" />
		<IR name="batch_normalization_18/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_18/batchnorm/sub" output_port_id="batch_normalization_18/batchnorm/sub:0" />
		<IR name="batch_normalization_18/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_18/batchnorm/add_1" output_port_id="batch_normalization_18/batchnorm/add_1:0" />
		<IR name="batch_normalization_18/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_18/batchnorm/add_1" output_port_id="batch_normalization_18/batchnorm/add_1:0" />
		<IR name="batch_normalization_18/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_19/batchnorm/mul_1_copy" output_port_id="conv2d_25/kernel:0" />
		<IR name="batch_normalization_19/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_25/kernel" output_port_id="conv2d_25/kernel:0" />
		<IR name="batch_normalization_19/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_25/convolution" output_port_id="batch_normalization_19/batchnorm/mul_1:0" />
		<IR name="conv2d_25/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_19/batchnorm/mul_1" output_port_id="batch_normalization_19/batchnorm/mul_1:0" />
		<IR name="conv2d_25/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_19/batchnorm/sub" output_port_id="batch_normalization_19/batchnorm/sub:0" />
		<IR name="batch_normalization_19/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_19/batchnorm/sub" output_port_id="batch_normalization_19/batchnorm/sub:0" />
		<IR name="batch_normalization_19/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_19/batchnorm/add_1" output_port_id="batch_normalization_19/batchnorm/add_1:0" />
		<IR name="batch_normalization_19/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_19/batchnorm/add_1" output_port_id="batch_normalization_19/batchnorm/add_1:0" />
		<IR name="batch_normalization_19/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_19/swish_f32" output_port_id="swish_19/swish_f32:0" />
		<IR name="swish_19/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_19/swish_f32" output_port_id="swish_19/swish_f32:0" />
		<IR name="swish_19/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_20/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_7/depthwise_kernel:0" />
		<IR name="batch_normalization_20/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_7/depthwise_kernel" output_port_id="depthwise_conv2d_7/depthwise_kernel:0" />
		<IR name="batch_normalization_20/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_7/depthwise" output_port_id="batch_normalization_20/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_7/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_20/batchnorm/mul_1" output_port_id="batch_normalization_20/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_7/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_20/batchnorm/sub" output_port_id="batch_normalization_20/batchnorm/sub:0" />
		<IR name="batch_normalization_20/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_20/batchnorm/sub" output_port_id="batch_normalization_20/batchnorm/sub:0" />
		<IR name="batch_normalization_20/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_20/batchnorm/add_1" output_port_id="batch_normalization_20/batchnorm/add_1:0" />
		<IR name="batch_normalization_20/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_20/batchnorm/add_1" output_port_id="batch_normalization_20/batchnorm/add_1:0" />
		<IR name="batch_normalization_20/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_20/swish_f32" output_port_id="swish_20/swish_f32:0" />
		<IR name="swish_20/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_20/swish_f32" output_port_id="swish_20/swish_f32:0" />
		<IR name="swish_20/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_7/Mean" output_port_id="lambda_7/Mean:0" />
		<IR name="lambda_7/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_7/Mean" output_port_id="lambda_7/Mean:0" />
		<IR name="lambda_7/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_26/kernel" output_port_id="conv2d_26/kernel:0" />
		<IR name="conv2d_26/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_26/kernel" output_port_id="conv2d_26/kernel:0" />
		<IR name="conv2d_26/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_26/convolution" output_port_id="conv2d_26/convolution:0" />
		<IR name="conv2d_26/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_26/convolution" output_port_id="conv2d_26/convolution:0" />
		<IR name="conv2d_26/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_26/bias" output_port_id="conv2d_26/bias:0" />
		<IR name="conv2d_26/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_26/bias" output_port_id="conv2d_26/bias:0" />
		<IR name="conv2d_26/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_26/BiasAdd/Add" output_port_id="conv2d_26/BiasAdd:0" />
		<IR name="conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_26/BiasAdd" output_port_id="conv2d_26/BiasAdd:0" />
		<IR name="conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_21/swish_f32" output_port_id="swish_21/swish_f32:0" />
		<IR name="swish_21/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_21/swish_f32" output_port_id="swish_21/swish_f32:0" />
		<IR name="swish_21/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_27/kernel" output_port_id="conv2d_27/kernel:0" />
		<IR name="conv2d_27/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_27/kernel" output_port_id="conv2d_27/kernel:0" />
		<IR name="conv2d_27/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_27/convolution" output_port_id="conv2d_27/convolution:0" />
		<IR name="conv2d_27/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_27/convolution" output_port_id="conv2d_27/convolution:0" />
		<IR name="conv2d_27/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_27/bias" output_port_id="conv2d_27/bias:0" />
		<IR name="conv2d_27/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_27/bias" output_port_id="conv2d_27/bias:0" />
		<IR name="conv2d_27/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_27/BiasAdd/Add" output_port_id="conv2d_27/BiasAdd:0" />
		<IR name="conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_27/BiasAdd" output_port_id="conv2d_27/BiasAdd:0" />
		<IR name="conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_7/Sigmoid" output_port_id="activation_7/Sigmoid:0" />
		<IR name="activation_7/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_7/Sigmoid" output_port_id="activation_7/Sigmoid:0" />
		<IR name="activation_7/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_7/mul" output_port_id="multiply_7/mul:0" />
		<IR name="multiply_7/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_7/mul" output_port_id="multiply_7/mul:0" />
		<IR name="multiply_7/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_21/batchnorm/mul_1_copy" output_port_id="conv2d_28/kernel:0" />
		<IR name="batch_normalization_21/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_28/kernel" output_port_id="conv2d_28/kernel:0" />
		<IR name="batch_normalization_21/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_28/convolution" output_port_id="batch_normalization_21/batchnorm/mul_1:0" />
		<IR name="conv2d_28/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_21/batchnorm/mul_1" output_port_id="batch_normalization_21/batchnorm/mul_1:0" />
		<IR name="conv2d_28/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_21/batchnorm/sub" output_port_id="batch_normalization_21/batchnorm/sub:0" />
		<IR name="batch_normalization_21/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_21/batchnorm/sub" output_port_id="batch_normalization_21/batchnorm/sub:0" />
		<IR name="batch_normalization_21/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_21/batchnorm/add_1" output_port_id="batch_normalization_21/batchnorm/add_1:0" />
		<IR name="batch_normalization_21/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_21/batchnorm/add_1" output_port_id="batch_normalization_21/batchnorm/add_1:0" />
		<IR name="batch_normalization_21/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_3/add" output_port_id="add_3/add:0" />
		<IR name="add_3/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_3/add" output_port_id="add_3/add:0" />
		<IR name="add_3/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_22/batchnorm/mul_1_copy" output_port_id="conv2d_29/kernel:0" />
		<IR name="batch_normalization_22/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_29/kernel" output_port_id="conv2d_29/kernel:0" />
		<IR name="batch_normalization_22/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_29/convolution" output_port_id="batch_normalization_22/batchnorm/mul_1:0" />
		<IR name="conv2d_29/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_22/batchnorm/mul_1" output_port_id="batch_normalization_22/batchnorm/mul_1:0" />
		<IR name="conv2d_29/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_22/batchnorm/sub" output_port_id="batch_normalization_22/batchnorm/sub:0" />
		<IR name="batch_normalization_22/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_22/batchnorm/sub" output_port_id="batch_normalization_22/batchnorm/sub:0" />
		<IR name="batch_normalization_22/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_22/batchnorm/add_1" output_port_id="batch_normalization_22/batchnorm/add_1:0" />
		<IR name="batch_normalization_22/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_22/batchnorm/add_1" output_port_id="batch_normalization_22/batchnorm/add_1:0" />
		<IR name="batch_normalization_22/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_22/swish_f32" output_port_id="swish_22/swish_f32:0" />
		<IR name="swish_22/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_22/swish_f32" output_port_id="swish_22/swish_f32:0" />
		<IR name="swish_22/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_23/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_8/depthwise_kernel:0" />
		<IR name="batch_normalization_23/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_8/depthwise_kernel" output_port_id="depthwise_conv2d_8/depthwise_kernel:0" />
		<IR name="batch_normalization_23/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_8/depthwise" output_port_id="batch_normalization_23/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_8/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_23/batchnorm/mul_1" output_port_id="batch_normalization_23/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_8/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_23/batchnorm/sub" output_port_id="batch_normalization_23/batchnorm/sub:0" />
		<IR name="batch_normalization_23/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_23/batchnorm/sub" output_port_id="batch_normalization_23/batchnorm/sub:0" />
		<IR name="batch_normalization_23/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_23/batchnorm/add_1" output_port_id="batch_normalization_23/batchnorm/add_1:0" />
		<IR name="batch_normalization_23/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_23/batchnorm/add_1" output_port_id="batch_normalization_23/batchnorm/add_1:0" />
		<IR name="batch_normalization_23/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_23/swish_f32" output_port_id="swish_23/swish_f32:0" />
		<IR name="swish_23/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_23/swish_f32" output_port_id="swish_23/swish_f32:0" />
		<IR name="swish_23/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_8/Mean" output_port_id="lambda_8/Mean:0" />
		<IR name="lambda_8/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_8/Mean" output_port_id="lambda_8/Mean:0" />
		<IR name="lambda_8/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_30/kernel" output_port_id="conv2d_30/kernel:0" />
		<IR name="conv2d_30/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_30/kernel" output_port_id="conv2d_30/kernel:0" />
		<IR name="conv2d_30/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_30/convolution" output_port_id="conv2d_30/convolution:0" />
		<IR name="conv2d_30/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_30/convolution" output_port_id="conv2d_30/convolution:0" />
		<IR name="conv2d_30/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_30/bias" output_port_id="conv2d_30/bias:0" />
		<IR name="conv2d_30/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_30/bias" output_port_id="conv2d_30/bias:0" />
		<IR name="conv2d_30/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_30/BiasAdd/Add" output_port_id="conv2d_30/BiasAdd:0" />
		<IR name="conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_30/BiasAdd" output_port_id="conv2d_30/BiasAdd:0" />
		<IR name="conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_24/swish_f32" output_port_id="swish_24/swish_f32:0" />
		<IR name="swish_24/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_24/swish_f32" output_port_id="swish_24/swish_f32:0" />
		<IR name="swish_24/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_31/kernel" output_port_id="conv2d_31/kernel:0" />
		<IR name="conv2d_31/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_31/kernel" output_port_id="conv2d_31/kernel:0" />
		<IR name="conv2d_31/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_31/convolution" output_port_id="conv2d_31/convolution:0" />
		<IR name="conv2d_31/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_31/convolution" output_port_id="conv2d_31/convolution:0" />
		<IR name="conv2d_31/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_31/bias" output_port_id="conv2d_31/bias:0" />
		<IR name="conv2d_31/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_31/bias" output_port_id="conv2d_31/bias:0" />
		<IR name="conv2d_31/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_31/BiasAdd/Add" output_port_id="conv2d_31/BiasAdd:0" />
		<IR name="conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_31/BiasAdd" output_port_id="conv2d_31/BiasAdd:0" />
		<IR name="conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_8/Sigmoid" output_port_id="activation_8/Sigmoid:0" />
		<IR name="activation_8/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_8/Sigmoid" output_port_id="activation_8/Sigmoid:0" />
		<IR name="activation_8/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_8/mul" output_port_id="multiply_8/mul:0" />
		<IR name="multiply_8/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_8/mul" output_port_id="multiply_8/mul:0" />
		<IR name="multiply_8/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_24/batchnorm/mul_1_copy" output_port_id="conv2d_32/kernel:0" />
		<IR name="batch_normalization_24/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_32/kernel" output_port_id="conv2d_32/kernel:0" />
		<IR name="batch_normalization_24/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_32/convolution" output_port_id="batch_normalization_24/batchnorm/mul_1:0" />
		<IR name="conv2d_32/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_24/batchnorm/mul_1" output_port_id="batch_normalization_24/batchnorm/mul_1:0" />
		<IR name="conv2d_32/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_24/batchnorm/sub" output_port_id="batch_normalization_24/batchnorm/sub:0" />
		<IR name="batch_normalization_24/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_24/batchnorm/sub" output_port_id="batch_normalization_24/batchnorm/sub:0" />
		<IR name="batch_normalization_24/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_24/batchnorm/add_1" output_port_id="batch_normalization_24/batchnorm/add_1:0" />
		<IR name="batch_normalization_24/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_24/batchnorm/add_1" output_port_id="batch_normalization_24/batchnorm/add_1:0" />
		<IR name="batch_normalization_24/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_4/add" output_port_id="add_4/add:0" />
		<IR name="add_4/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_4/add" output_port_id="add_4/add:0" />
		<IR name="add_4/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_25/batchnorm/mul_1_copy" output_port_id="conv2d_33/kernel:0" />
		<IR name="batch_normalization_25/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_33/kernel" output_port_id="conv2d_33/kernel:0" />
		<IR name="batch_normalization_25/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_33/convolution" output_port_id="batch_normalization_25/batchnorm/mul_1:0" />
		<IR name="conv2d_33/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_25/batchnorm/mul_1" output_port_id="batch_normalization_25/batchnorm/mul_1:0" />
		<IR name="conv2d_33/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_25/batchnorm/sub" output_port_id="batch_normalization_25/batchnorm/sub:0" />
		<IR name="batch_normalization_25/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_25/batchnorm/sub" output_port_id="batch_normalization_25/batchnorm/sub:0" />
		<IR name="batch_normalization_25/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_25/batchnorm/add_1" output_port_id="batch_normalization_25/batchnorm/add_1:0" />
		<IR name="batch_normalization_25/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_25/batchnorm/add_1" output_port_id="batch_normalization_25/batchnorm/add_1:0" />
		<IR name="batch_normalization_25/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_25/swish_f32" output_port_id="swish_25/swish_f32:0" />
		<IR name="swish_25/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_25/swish_f32" output_port_id="swish_25/swish_f32:0" />
		<IR name="swish_25/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_26/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_9/depthwise_kernel:0" />
		<IR name="batch_normalization_26/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_9/depthwise_kernel" output_port_id="depthwise_conv2d_9/depthwise_kernel:0" />
		<IR name="batch_normalization_26/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_9/depthwise" output_port_id="batch_normalization_26/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_9/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_26/batchnorm/mul_1" output_port_id="batch_normalization_26/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_9/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_26/batchnorm/sub" output_port_id="batch_normalization_26/batchnorm/sub:0" />
		<IR name="batch_normalization_26/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_26/batchnorm/sub" output_port_id="batch_normalization_26/batchnorm/sub:0" />
		<IR name="batch_normalization_26/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_26/batchnorm/add_1" output_port_id="batch_normalization_26/batchnorm/add_1:0" />
		<IR name="batch_normalization_26/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_26/batchnorm/add_1" output_port_id="batch_normalization_26/batchnorm/add_1:0" />
		<IR name="batch_normalization_26/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_26/swish_f32" output_port_id="swish_26/swish_f32:0" />
		<IR name="swish_26/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_26/swish_f32" output_port_id="swish_26/swish_f32:0" />
		<IR name="swish_26/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_9/Mean" output_port_id="lambda_9/Mean:0" />
		<IR name="lambda_9/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_9/Mean" output_port_id="lambda_9/Mean:0" />
		<IR name="lambda_9/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_34/kernel" output_port_id="conv2d_34/kernel:0" />
		<IR name="conv2d_34/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_34/kernel" output_port_id="conv2d_34/kernel:0" />
		<IR name="conv2d_34/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_34/convolution" output_port_id="conv2d_34/convolution:0" />
		<IR name="conv2d_34/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_34/convolution" output_port_id="conv2d_34/convolution:0" />
		<IR name="conv2d_34/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_34/bias" output_port_id="conv2d_34/bias:0" />
		<IR name="conv2d_34/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_34/bias" output_port_id="conv2d_34/bias:0" />
		<IR name="conv2d_34/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_34/BiasAdd/Add" output_port_id="conv2d_34/BiasAdd:0" />
		<IR name="conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_34/BiasAdd" output_port_id="conv2d_34/BiasAdd:0" />
		<IR name="conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_27/swish_f32" output_port_id="swish_27/swish_f32:0" />
		<IR name="swish_27/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_27/swish_f32" output_port_id="swish_27/swish_f32:0" />
		<IR name="swish_27/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_35/kernel" output_port_id="conv2d_35/kernel:0" />
		<IR name="conv2d_35/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_35/kernel" output_port_id="conv2d_35/kernel:0" />
		<IR name="conv2d_35/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_35/convolution" output_port_id="conv2d_35/convolution:0" />
		<IR name="conv2d_35/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_35/convolution" output_port_id="conv2d_35/convolution:0" />
		<IR name="conv2d_35/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_35/bias" output_port_id="conv2d_35/bias:0" />
		<IR name="conv2d_35/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_35/bias" output_port_id="conv2d_35/bias:0" />
		<IR name="conv2d_35/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_35/BiasAdd/Add" output_port_id="conv2d_35/BiasAdd:0" />
		<IR name="conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_35/BiasAdd" output_port_id="conv2d_35/BiasAdd:0" />
		<IR name="conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_9/Sigmoid" output_port_id="activation_9/Sigmoid:0" />
		<IR name="activation_9/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_9/Sigmoid" output_port_id="activation_9/Sigmoid:0" />
		<IR name="activation_9/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_9/mul" output_port_id="multiply_9/mul:0" />
		<IR name="multiply_9/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_9/mul" output_port_id="multiply_9/mul:0" />
		<IR name="multiply_9/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_27/batchnorm/mul_1_copy" output_port_id="conv2d_36/kernel:0" />
		<IR name="batch_normalization_27/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_36/kernel" output_port_id="conv2d_36/kernel:0" />
		<IR name="batch_normalization_27/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_36/convolution" output_port_id="batch_normalization_27/batchnorm/mul_1:0" />
		<IR name="conv2d_36/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_27/batchnorm/mul_1" output_port_id="batch_normalization_27/batchnorm/mul_1:0" />
		<IR name="conv2d_36/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_27/batchnorm/sub" output_port_id="batch_normalization_27/batchnorm/sub:0" />
		<IR name="batch_normalization_27/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_27/batchnorm/sub" output_port_id="batch_normalization_27/batchnorm/sub:0" />
		<IR name="batch_normalization_27/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_27/batchnorm/add_1" output_port_id="batch_normalization_27/batchnorm/add_1:0" />
		<IR name="batch_normalization_27/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_27/batchnorm/add_1" output_port_id="batch_normalization_27/batchnorm/add_1:0" />
		<IR name="batch_normalization_27/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_28/batchnorm/mul_1_copy" output_port_id="conv2d_37/kernel:0" />
		<IR name="batch_normalization_28/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_37/kernel" output_port_id="conv2d_37/kernel:0" />
		<IR name="batch_normalization_28/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_37/convolution" output_port_id="batch_normalization_28/batchnorm/mul_1:0" />
		<IR name="conv2d_37/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_28/batchnorm/mul_1" output_port_id="batch_normalization_28/batchnorm/mul_1:0" />
		<IR name="conv2d_37/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_28/batchnorm/sub" output_port_id="batch_normalization_28/batchnorm/sub:0" />
		<IR name="batch_normalization_28/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_28/batchnorm/sub" output_port_id="batch_normalization_28/batchnorm/sub:0" />
		<IR name="batch_normalization_28/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_28/batchnorm/add_1" output_port_id="batch_normalization_28/batchnorm/add_1:0" />
		<IR name="batch_normalization_28/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_28/batchnorm/add_1" output_port_id="batch_normalization_28/batchnorm/add_1:0" />
		<IR name="batch_normalization_28/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_28/swish_f32" output_port_id="swish_28/swish_f32:0" />
		<IR name="swish_28/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_28/swish_f32" output_port_id="swish_28/swish_f32:0" />
		<IR name="swish_28/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_29/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_10/depthwise_kernel:0" />
		<IR name="batch_normalization_29/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_10/depthwise_kernel" output_port_id="depthwise_conv2d_10/depthwise_kernel:0" />
		<IR name="batch_normalization_29/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_10/depthwise" output_port_id="batch_normalization_29/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_10/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_29/batchnorm/mul_1" output_port_id="batch_normalization_29/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_10/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_29/batchnorm/sub" output_port_id="batch_normalization_29/batchnorm/sub:0" />
		<IR name="batch_normalization_29/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_29/batchnorm/sub" output_port_id="batch_normalization_29/batchnorm/sub:0" />
		<IR name="batch_normalization_29/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_29/batchnorm/add_1" output_port_id="batch_normalization_29/batchnorm/add_1:0" />
		<IR name="batch_normalization_29/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_29/batchnorm/add_1" output_port_id="batch_normalization_29/batchnorm/add_1:0" />
		<IR name="batch_normalization_29/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_29/swish_f32" output_port_id="swish_29/swish_f32:0" />
		<IR name="swish_29/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_29/swish_f32" output_port_id="swish_29/swish_f32:0" />
		<IR name="swish_29/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_10/Mean" output_port_id="lambda_10/Mean:0" />
		<IR name="lambda_10/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_10/Mean" output_port_id="lambda_10/Mean:0" />
		<IR name="lambda_10/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_38/kernel" output_port_id="conv2d_38/kernel:0" />
		<IR name="conv2d_38/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_38/kernel" output_port_id="conv2d_38/kernel:0" />
		<IR name="conv2d_38/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_38/convolution" output_port_id="conv2d_38/convolution:0" />
		<IR name="conv2d_38/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_38/convolution" output_port_id="conv2d_38/convolution:0" />
		<IR name="conv2d_38/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_38/bias" output_port_id="conv2d_38/bias:0" />
		<IR name="conv2d_38/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_38/bias" output_port_id="conv2d_38/bias:0" />
		<IR name="conv2d_38/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_38/BiasAdd/Add" output_port_id="conv2d_38/BiasAdd:0" />
		<IR name="conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_38/BiasAdd" output_port_id="conv2d_38/BiasAdd:0" />
		<IR name="conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_30/swish_f32" output_port_id="swish_30/swish_f32:0" />
		<IR name="swish_30/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_30/swish_f32" output_port_id="swish_30/swish_f32:0" />
		<IR name="swish_30/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_39/kernel" output_port_id="conv2d_39/kernel:0" />
		<IR name="conv2d_39/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_39/kernel" output_port_id="conv2d_39/kernel:0" />
		<IR name="conv2d_39/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_39/convolution" output_port_id="conv2d_39/convolution:0" />
		<IR name="conv2d_39/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_39/convolution" output_port_id="conv2d_39/convolution:0" />
		<IR name="conv2d_39/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_39/bias" output_port_id="conv2d_39/bias:0" />
		<IR name="conv2d_39/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_39/bias" output_port_id="conv2d_39/bias:0" />
		<IR name="conv2d_39/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_39/BiasAdd/Add" output_port_id="conv2d_39/BiasAdd:0" />
		<IR name="conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_39/BiasAdd" output_port_id="conv2d_39/BiasAdd:0" />
		<IR name="conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_10/Sigmoid" output_port_id="activation_10/Sigmoid:0" />
		<IR name="activation_10/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_10/Sigmoid" output_port_id="activation_10/Sigmoid:0" />
		<IR name="activation_10/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_10/mul" output_port_id="multiply_10/mul:0" />
		<IR name="multiply_10/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_10/mul" output_port_id="multiply_10/mul:0" />
		<IR name="multiply_10/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_30/batchnorm/mul_1_copy" output_port_id="conv2d_40/kernel:0" />
		<IR name="batch_normalization_30/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_40/kernel" output_port_id="conv2d_40/kernel:0" />
		<IR name="batch_normalization_30/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_40/convolution" output_port_id="batch_normalization_30/batchnorm/mul_1:0" />
		<IR name="conv2d_40/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_30/batchnorm/mul_1" output_port_id="batch_normalization_30/batchnorm/mul_1:0" />
		<IR name="conv2d_40/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_30/batchnorm/sub" output_port_id="batch_normalization_30/batchnorm/sub:0" />
		<IR name="batch_normalization_30/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_30/batchnorm/sub" output_port_id="batch_normalization_30/batchnorm/sub:0" />
		<IR name="batch_normalization_30/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_30/batchnorm/add_1" output_port_id="batch_normalization_30/batchnorm/add_1:0" />
		<IR name="batch_normalization_30/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_30/batchnorm/add_1" output_port_id="batch_normalization_30/batchnorm/add_1:0" />
		<IR name="batch_normalization_30/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_5/add" output_port_id="add_5/add:0" />
		<IR name="add_5/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_5/add" output_port_id="add_5/add:0" />
		<IR name="add_5/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_31/batchnorm/mul_1_copy" output_port_id="conv2d_41/kernel:0" />
		<IR name="batch_normalization_31/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_41/kernel" output_port_id="conv2d_41/kernel:0" />
		<IR name="batch_normalization_31/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_41/convolution" output_port_id="batch_normalization_31/batchnorm/mul_1:0" />
		<IR name="conv2d_41/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_31/batchnorm/mul_1" output_port_id="batch_normalization_31/batchnorm/mul_1:0" />
		<IR name="conv2d_41/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_31/batchnorm/sub" output_port_id="batch_normalization_31/batchnorm/sub:0" />
		<IR name="batch_normalization_31/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_31/batchnorm/sub" output_port_id="batch_normalization_31/batchnorm/sub:0" />
		<IR name="batch_normalization_31/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_31/batchnorm/add_1" output_port_id="batch_normalization_31/batchnorm/add_1:0" />
		<IR name="batch_normalization_31/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_31/batchnorm/add_1" output_port_id="batch_normalization_31/batchnorm/add_1:0" />
		<IR name="batch_normalization_31/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_31/swish_f32" output_port_id="swish_31/swish_f32:0" />
		<IR name="swish_31/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_31/swish_f32" output_port_id="swish_31/swish_f32:0" />
		<IR name="swish_31/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_32/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_11/depthwise_kernel:0" />
		<IR name="batch_normalization_32/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_11/depthwise_kernel" output_port_id="depthwise_conv2d_11/depthwise_kernel:0" />
		<IR name="batch_normalization_32/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_11/depthwise" output_port_id="batch_normalization_32/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_11/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_32/batchnorm/mul_1" output_port_id="batch_normalization_32/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_11/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_32/batchnorm/sub" output_port_id="batch_normalization_32/batchnorm/sub:0" />
		<IR name="batch_normalization_32/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_32/batchnorm/sub" output_port_id="batch_normalization_32/batchnorm/sub:0" />
		<IR name="batch_normalization_32/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_32/batchnorm/add_1" output_port_id="batch_normalization_32/batchnorm/add_1:0" />
		<IR name="batch_normalization_32/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_32/batchnorm/add_1" output_port_id="batch_normalization_32/batchnorm/add_1:0" />
		<IR name="batch_normalization_32/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_32/swish_f32" output_port_id="swish_32/swish_f32:0" />
		<IR name="swish_32/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_32/swish_f32" output_port_id="swish_32/swish_f32:0" />
		<IR name="swish_32/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_11/Mean" output_port_id="lambda_11/Mean:0" />
		<IR name="lambda_11/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_11/Mean" output_port_id="lambda_11/Mean:0" />
		<IR name="lambda_11/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_42/kernel" output_port_id="conv2d_42/kernel:0" />
		<IR name="conv2d_42/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_42/kernel" output_port_id="conv2d_42/kernel:0" />
		<IR name="conv2d_42/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_42/convolution" output_port_id="conv2d_42/convolution:0" />
		<IR name="conv2d_42/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_42/convolution" output_port_id="conv2d_42/convolution:0" />
		<IR name="conv2d_42/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_42/bias" output_port_id="conv2d_42/bias:0" />
		<IR name="conv2d_42/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_42/bias" output_port_id="conv2d_42/bias:0" />
		<IR name="conv2d_42/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_42/BiasAdd/Add" output_port_id="conv2d_42/BiasAdd:0" />
		<IR name="conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_42/BiasAdd" output_port_id="conv2d_42/BiasAdd:0" />
		<IR name="conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_33/swish_f32" output_port_id="swish_33/swish_f32:0" />
		<IR name="swish_33/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_33/swish_f32" output_port_id="swish_33/swish_f32:0" />
		<IR name="swish_33/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_43/kernel" output_port_id="conv2d_43/kernel:0" />
		<IR name="conv2d_43/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_43/kernel" output_port_id="conv2d_43/kernel:0" />
		<IR name="conv2d_43/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_43/convolution" output_port_id="conv2d_43/convolution:0" />
		<IR name="conv2d_43/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_43/convolution" output_port_id="conv2d_43/convolution:0" />
		<IR name="conv2d_43/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_43/bias" output_port_id="conv2d_43/bias:0" />
		<IR name="conv2d_43/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_43/bias" output_port_id="conv2d_43/bias:0" />
		<IR name="conv2d_43/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_43/BiasAdd/Add" output_port_id="conv2d_43/BiasAdd:0" />
		<IR name="conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_43/BiasAdd" output_port_id="conv2d_43/BiasAdd:0" />
		<IR name="conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_11/Sigmoid" output_port_id="activation_11/Sigmoid:0" />
		<IR name="activation_11/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_11/Sigmoid" output_port_id="activation_11/Sigmoid:0" />
		<IR name="activation_11/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_11/mul" output_port_id="multiply_11/mul:0" />
		<IR name="multiply_11/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_11/mul" output_port_id="multiply_11/mul:0" />
		<IR name="multiply_11/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_33/batchnorm/mul_1_copy" output_port_id="conv2d_44/kernel:0" />
		<IR name="batch_normalization_33/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_44/kernel" output_port_id="conv2d_44/kernel:0" />
		<IR name="batch_normalization_33/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_44/convolution" output_port_id="batch_normalization_33/batchnorm/mul_1:0" />
		<IR name="conv2d_44/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_33/batchnorm/mul_1" output_port_id="batch_normalization_33/batchnorm/mul_1:0" />
		<IR name="conv2d_44/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_33/batchnorm/sub" output_port_id="batch_normalization_33/batchnorm/sub:0" />
		<IR name="batch_normalization_33/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_33/batchnorm/sub" output_port_id="batch_normalization_33/batchnorm/sub:0" />
		<IR name="batch_normalization_33/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_33/batchnorm/add_1" output_port_id="batch_normalization_33/batchnorm/add_1:0" />
		<IR name="batch_normalization_33/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_33/batchnorm/add_1" output_port_id="batch_normalization_33/batchnorm/add_1:0" />
		<IR name="batch_normalization_33/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_6/add" output_port_id="add_6/add:0" />
		<IR name="add_6/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_6/add" output_port_id="add_6/add:0" />
		<IR name="add_6/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_34/batchnorm/mul_1_copy" output_port_id="conv2d_45/kernel:0" />
		<IR name="batch_normalization_34/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_45/kernel" output_port_id="conv2d_45/kernel:0" />
		<IR name="batch_normalization_34/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_45/convolution" output_port_id="batch_normalization_34/batchnorm/mul_1:0" />
		<IR name="conv2d_45/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_34/batchnorm/mul_1" output_port_id="batch_normalization_34/batchnorm/mul_1:0" />
		<IR name="conv2d_45/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_34/batchnorm/sub" output_port_id="batch_normalization_34/batchnorm/sub:0" />
		<IR name="batch_normalization_34/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_34/batchnorm/sub" output_port_id="batch_normalization_34/batchnorm/sub:0" />
		<IR name="batch_normalization_34/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_34/batchnorm/add_1" output_port_id="batch_normalization_34/batchnorm/add_1:0" />
		<IR name="batch_normalization_34/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_34/batchnorm/add_1" output_port_id="batch_normalization_34/batchnorm/add_1:0" />
		<IR name="batch_normalization_34/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_34/swish_f32" output_port_id="swish_34/swish_f32:0" />
		<IR name="swish_34/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_34/swish_f32" output_port_id="swish_34/swish_f32:0" />
		<IR name="swish_34/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_35/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_12/depthwise_kernel:0" />
		<IR name="batch_normalization_35/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_12/depthwise_kernel" output_port_id="depthwise_conv2d_12/depthwise_kernel:0" />
		<IR name="batch_normalization_35/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_12/depthwise" output_port_id="batch_normalization_35/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_12/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_35/batchnorm/mul_1" output_port_id="batch_normalization_35/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_12/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_35/batchnorm/sub" output_port_id="batch_normalization_35/batchnorm/sub:0" />
		<IR name="batch_normalization_35/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_35/batchnorm/sub" output_port_id="batch_normalization_35/batchnorm/sub:0" />
		<IR name="batch_normalization_35/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_35/batchnorm/add_1" output_port_id="batch_normalization_35/batchnorm/add_1:0" />
		<IR name="batch_normalization_35/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_35/batchnorm/add_1" output_port_id="batch_normalization_35/batchnorm/add_1:0" />
		<IR name="batch_normalization_35/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_35/swish_f32" output_port_id="swish_35/swish_f32:0" />
		<IR name="swish_35/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_35/swish_f32" output_port_id="swish_35/swish_f32:0" />
		<IR name="swish_35/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_12/Mean" output_port_id="lambda_12/Mean:0" />
		<IR name="lambda_12/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_12/Mean" output_port_id="lambda_12/Mean:0" />
		<IR name="lambda_12/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_46/kernel" output_port_id="conv2d_46/kernel:0" />
		<IR name="conv2d_46/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_46/kernel" output_port_id="conv2d_46/kernel:0" />
		<IR name="conv2d_46/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_46/convolution" output_port_id="conv2d_46/convolution:0" />
		<IR name="conv2d_46/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_46/convolution" output_port_id="conv2d_46/convolution:0" />
		<IR name="conv2d_46/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_46/bias" output_port_id="conv2d_46/bias:0" />
		<IR name="conv2d_46/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_46/bias" output_port_id="conv2d_46/bias:0" />
		<IR name="conv2d_46/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_46/BiasAdd/Add" output_port_id="conv2d_46/BiasAdd:0" />
		<IR name="conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_46/BiasAdd" output_port_id="conv2d_46/BiasAdd:0" />
		<IR name="conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_36/swish_f32" output_port_id="swish_36/swish_f32:0" />
		<IR name="swish_36/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_36/swish_f32" output_port_id="swish_36/swish_f32:0" />
		<IR name="swish_36/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_47/kernel" output_port_id="conv2d_47/kernel:0" />
		<IR name="conv2d_47/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_47/kernel" output_port_id="conv2d_47/kernel:0" />
		<IR name="conv2d_47/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_47/convolution" output_port_id="conv2d_47/convolution:0" />
		<IR name="conv2d_47/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_47/convolution" output_port_id="conv2d_47/convolution:0" />
		<IR name="conv2d_47/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_47/bias" output_port_id="conv2d_47/bias:0" />
		<IR name="conv2d_47/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_47/bias" output_port_id="conv2d_47/bias:0" />
		<IR name="conv2d_47/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_47/BiasAdd/Add" output_port_id="conv2d_47/BiasAdd:0" />
		<IR name="conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_47/BiasAdd" output_port_id="conv2d_47/BiasAdd:0" />
		<IR name="conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_12/Sigmoid" output_port_id="activation_12/Sigmoid:0" />
		<IR name="activation_12/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_12/Sigmoid" output_port_id="activation_12/Sigmoid:0" />
		<IR name="activation_12/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_12/mul" output_port_id="multiply_12/mul:0" />
		<IR name="multiply_12/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_12/mul" output_port_id="multiply_12/mul:0" />
		<IR name="multiply_12/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_36/batchnorm/mul_1_copy" output_port_id="conv2d_48/kernel:0" />
		<IR name="batch_normalization_36/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_48/kernel" output_port_id="conv2d_48/kernel:0" />
		<IR name="batch_normalization_36/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_48/convolution" output_port_id="batch_normalization_36/batchnorm/mul_1:0" />
		<IR name="conv2d_48/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_36/batchnorm/mul_1" output_port_id="batch_normalization_36/batchnorm/mul_1:0" />
		<IR name="conv2d_48/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_36/batchnorm/sub" output_port_id="batch_normalization_36/batchnorm/sub:0" />
		<IR name="batch_normalization_36/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_36/batchnorm/sub" output_port_id="batch_normalization_36/batchnorm/sub:0" />
		<IR name="batch_normalization_36/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_36/batchnorm/add_1" output_port_id="batch_normalization_36/batchnorm/add_1:0" />
		<IR name="batch_normalization_36/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_36/batchnorm/add_1" output_port_id="batch_normalization_36/batchnorm/add_1:0" />
		<IR name="batch_normalization_36/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_37/batchnorm/mul_1_copy" output_port_id="conv2d_49/kernel:0" />
		<IR name="batch_normalization_37/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_49/kernel" output_port_id="conv2d_49/kernel:0" />
		<IR name="batch_normalization_37/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_49/convolution" output_port_id="batch_normalization_37/batchnorm/mul_1:0" />
		<IR name="conv2d_49/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_37/batchnorm/mul_1" output_port_id="batch_normalization_37/batchnorm/mul_1:0" />
		<IR name="conv2d_49/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_37/batchnorm/sub" output_port_id="batch_normalization_37/batchnorm/sub:0" />
		<IR name="batch_normalization_37/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_37/batchnorm/sub" output_port_id="batch_normalization_37/batchnorm/sub:0" />
		<IR name="batch_normalization_37/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_37/batchnorm/add_1" output_port_id="batch_normalization_37/batchnorm/add_1:0" />
		<IR name="batch_normalization_37/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_37/batchnorm/add_1" output_port_id="batch_normalization_37/batchnorm/add_1:0" />
		<IR name="batch_normalization_37/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_37/swish_f32" output_port_id="swish_37/swish_f32:0" />
		<IR name="swish_37/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_37/swish_f32" output_port_id="swish_37/swish_f32:0" />
		<IR name="swish_37/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_38/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_13/depthwise_kernel:0" />
		<IR name="batch_normalization_38/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_13/depthwise_kernel" output_port_id="depthwise_conv2d_13/depthwise_kernel:0" />
		<IR name="batch_normalization_38/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_13/depthwise" output_port_id="batch_normalization_38/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_13/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_38/batchnorm/mul_1" output_port_id="batch_normalization_38/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_13/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_38/batchnorm/sub" output_port_id="batch_normalization_38/batchnorm/sub:0" />
		<IR name="batch_normalization_38/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_38/batchnorm/sub" output_port_id="batch_normalization_38/batchnorm/sub:0" />
		<IR name="batch_normalization_38/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_38/batchnorm/add_1" output_port_id="batch_normalization_38/batchnorm/add_1:0" />
		<IR name="batch_normalization_38/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_38/batchnorm/add_1" output_port_id="batch_normalization_38/batchnorm/add_1:0" />
		<IR name="batch_normalization_38/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_38/swish_f32" output_port_id="swish_38/swish_f32:0" />
		<IR name="swish_38/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_38/swish_f32" output_port_id="swish_38/swish_f32:0" />
		<IR name="swish_38/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_13/Mean" output_port_id="lambda_13/Mean:0" />
		<IR name="lambda_13/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_13/Mean" output_port_id="lambda_13/Mean:0" />
		<IR name="lambda_13/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_50/kernel" output_port_id="conv2d_50/kernel:0" />
		<IR name="conv2d_50/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_50/kernel" output_port_id="conv2d_50/kernel:0" />
		<IR name="conv2d_50/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_50/convolution" output_port_id="conv2d_50/convolution:0" />
		<IR name="conv2d_50/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_50/convolution" output_port_id="conv2d_50/convolution:0" />
		<IR name="conv2d_50/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_50/bias" output_port_id="conv2d_50/bias:0" />
		<IR name="conv2d_50/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_50/bias" output_port_id="conv2d_50/bias:0" />
		<IR name="conv2d_50/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_50/BiasAdd/Add" output_port_id="conv2d_50/BiasAdd:0" />
		<IR name="conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_50/BiasAdd" output_port_id="conv2d_50/BiasAdd:0" />
		<IR name="conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_39/swish_f32" output_port_id="swish_39/swish_f32:0" />
		<IR name="swish_39/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_39/swish_f32" output_port_id="swish_39/swish_f32:0" />
		<IR name="swish_39/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_51/kernel" output_port_id="conv2d_51/kernel:0" />
		<IR name="conv2d_51/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_51/kernel" output_port_id="conv2d_51/kernel:0" />
		<IR name="conv2d_51/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_51/convolution" output_port_id="conv2d_51/convolution:0" />
		<IR name="conv2d_51/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_51/convolution" output_port_id="conv2d_51/convolution:0" />
		<IR name="conv2d_51/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_51/bias" output_port_id="conv2d_51/bias:0" />
		<IR name="conv2d_51/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_51/bias" output_port_id="conv2d_51/bias:0" />
		<IR name="conv2d_51/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_51/BiasAdd/Add" output_port_id="conv2d_51/BiasAdd:0" />
		<IR name="conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_51/BiasAdd" output_port_id="conv2d_51/BiasAdd:0" />
		<IR name="conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_13/Sigmoid" output_port_id="activation_13/Sigmoid:0" />
		<IR name="activation_13/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_13/Sigmoid" output_port_id="activation_13/Sigmoid:0" />
		<IR name="activation_13/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_13/mul" output_port_id="multiply_13/mul:0" />
		<IR name="multiply_13/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_13/mul" output_port_id="multiply_13/mul:0" />
		<IR name="multiply_13/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_39/batchnorm/mul_1_copy" output_port_id="conv2d_52/kernel:0" />
		<IR name="batch_normalization_39/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_52/kernel" output_port_id="conv2d_52/kernel:0" />
		<IR name="batch_normalization_39/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_52/convolution" output_port_id="batch_normalization_39/batchnorm/mul_1:0" />
		<IR name="conv2d_52/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_39/batchnorm/mul_1" output_port_id="batch_normalization_39/batchnorm/mul_1:0" />
		<IR name="conv2d_52/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_39/batchnorm/sub" output_port_id="batch_normalization_39/batchnorm/sub:0" />
		<IR name="batch_normalization_39/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_39/batchnorm/sub" output_port_id="batch_normalization_39/batchnorm/sub:0" />
		<IR name="batch_normalization_39/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_39/batchnorm/add_1" output_port_id="batch_normalization_39/batchnorm/add_1:0" />
		<IR name="batch_normalization_39/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_39/batchnorm/add_1" output_port_id="batch_normalization_39/batchnorm/add_1:0" />
		<IR name="batch_normalization_39/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_7/add" output_port_id="add_7/add:0" />
		<IR name="add_7/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_7/add" output_port_id="add_7/add:0" />
		<IR name="add_7/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_40/batchnorm/mul_1_copy" output_port_id="conv2d_53/kernel:0" />
		<IR name="batch_normalization_40/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_53/kernel" output_port_id="conv2d_53/kernel:0" />
		<IR name="batch_normalization_40/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_53/convolution" output_port_id="batch_normalization_40/batchnorm/mul_1:0" />
		<IR name="conv2d_53/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_40/batchnorm/mul_1" output_port_id="batch_normalization_40/batchnorm/mul_1:0" />
		<IR name="conv2d_53/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_40/batchnorm/sub" output_port_id="batch_normalization_40/batchnorm/sub:0" />
		<IR name="batch_normalization_40/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_40/batchnorm/sub" output_port_id="batch_normalization_40/batchnorm/sub:0" />
		<IR name="batch_normalization_40/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_40/batchnorm/add_1" output_port_id="batch_normalization_40/batchnorm/add_1:0" />
		<IR name="batch_normalization_40/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_40/batchnorm/add_1" output_port_id="batch_normalization_40/batchnorm/add_1:0" />
		<IR name="batch_normalization_40/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_40/swish_f32" output_port_id="swish_40/swish_f32:0" />
		<IR name="swish_40/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_40/swish_f32" output_port_id="swish_40/swish_f32:0" />
		<IR name="swish_40/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_41/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_14/depthwise_kernel:0" />
		<IR name="batch_normalization_41/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_14/depthwise_kernel" output_port_id="depthwise_conv2d_14/depthwise_kernel:0" />
		<IR name="batch_normalization_41/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_14/depthwise" output_port_id="batch_normalization_41/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_14/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_41/batchnorm/mul_1" output_port_id="batch_normalization_41/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_14/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_41/batchnorm/sub" output_port_id="batch_normalization_41/batchnorm/sub:0" />
		<IR name="batch_normalization_41/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_41/batchnorm/sub" output_port_id="batch_normalization_41/batchnorm/sub:0" />
		<IR name="batch_normalization_41/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_41/batchnorm/add_1" output_port_id="batch_normalization_41/batchnorm/add_1:0" />
		<IR name="batch_normalization_41/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_41/batchnorm/add_1" output_port_id="batch_normalization_41/batchnorm/add_1:0" />
		<IR name="batch_normalization_41/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_41/swish_f32" output_port_id="swish_41/swish_f32:0" />
		<IR name="swish_41/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_41/swish_f32" output_port_id="swish_41/swish_f32:0" />
		<IR name="swish_41/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_14/Mean" output_port_id="lambda_14/Mean:0" />
		<IR name="lambda_14/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_14/Mean" output_port_id="lambda_14/Mean:0" />
		<IR name="lambda_14/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_54/kernel" output_port_id="conv2d_54/kernel:0" />
		<IR name="conv2d_54/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_54/kernel" output_port_id="conv2d_54/kernel:0" />
		<IR name="conv2d_54/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_54/convolution" output_port_id="conv2d_54/convolution:0" />
		<IR name="conv2d_54/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_54/convolution" output_port_id="conv2d_54/convolution:0" />
		<IR name="conv2d_54/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_54/bias" output_port_id="conv2d_54/bias:0" />
		<IR name="conv2d_54/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_54/bias" output_port_id="conv2d_54/bias:0" />
		<IR name="conv2d_54/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_54/BiasAdd/Add" output_port_id="conv2d_54/BiasAdd:0" />
		<IR name="conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_54/BiasAdd" output_port_id="conv2d_54/BiasAdd:0" />
		<IR name="conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_42/swish_f32" output_port_id="swish_42/swish_f32:0" />
		<IR name="swish_42/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_42/swish_f32" output_port_id="swish_42/swish_f32:0" />
		<IR name="swish_42/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_55/kernel" output_port_id="conv2d_55/kernel:0" />
		<IR name="conv2d_55/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_55/kernel" output_port_id="conv2d_55/kernel:0" />
		<IR name="conv2d_55/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_55/convolution" output_port_id="conv2d_55/convolution:0" />
		<IR name="conv2d_55/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_55/convolution" output_port_id="conv2d_55/convolution:0" />
		<IR name="conv2d_55/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_55/bias" output_port_id="conv2d_55/bias:0" />
		<IR name="conv2d_55/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_55/bias" output_port_id="conv2d_55/bias:0" />
		<IR name="conv2d_55/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_55/BiasAdd/Add" output_port_id="conv2d_55/BiasAdd:0" />
		<IR name="conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_55/BiasAdd" output_port_id="conv2d_55/BiasAdd:0" />
		<IR name="conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_14/Sigmoid" output_port_id="activation_14/Sigmoid:0" />
		<IR name="activation_14/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_14/Sigmoid" output_port_id="activation_14/Sigmoid:0" />
		<IR name="activation_14/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_14/mul" output_port_id="multiply_14/mul:0" />
		<IR name="multiply_14/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_14/mul" output_port_id="multiply_14/mul:0" />
		<IR name="multiply_14/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_42/batchnorm/mul_1_copy" output_port_id="conv2d_56/kernel:0" />
		<IR name="batch_normalization_42/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_56/kernel" output_port_id="conv2d_56/kernel:0" />
		<IR name="batch_normalization_42/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_56/convolution" output_port_id="batch_normalization_42/batchnorm/mul_1:0" />
		<IR name="conv2d_56/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_42/batchnorm/mul_1" output_port_id="batch_normalization_42/batchnorm/mul_1:0" />
		<IR name="conv2d_56/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_42/batchnorm/sub" output_port_id="batch_normalization_42/batchnorm/sub:0" />
		<IR name="batch_normalization_42/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_42/batchnorm/sub" output_port_id="batch_normalization_42/batchnorm/sub:0" />
		<IR name="batch_normalization_42/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_42/batchnorm/add_1" output_port_id="batch_normalization_42/batchnorm/add_1:0" />
		<IR name="batch_normalization_42/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_42/batchnorm/add_1" output_port_id="batch_normalization_42/batchnorm/add_1:0" />
		<IR name="batch_normalization_42/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_8/add" output_port_id="add_8/add:0" />
		<IR name="add_8/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_8/add" output_port_id="add_8/add:0" />
		<IR name="add_8/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_43/batchnorm/mul_1_copy" output_port_id="conv2d_57/kernel:0" />
		<IR name="batch_normalization_43/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_57/kernel" output_port_id="conv2d_57/kernel:0" />
		<IR name="batch_normalization_43/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_57/convolution" output_port_id="batch_normalization_43/batchnorm/mul_1:0" />
		<IR name="conv2d_57/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_43/batchnorm/mul_1" output_port_id="batch_normalization_43/batchnorm/mul_1:0" />
		<IR name="conv2d_57/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_43/batchnorm/sub" output_port_id="batch_normalization_43/batchnorm/sub:0" />
		<IR name="batch_normalization_43/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_43/batchnorm/sub" output_port_id="batch_normalization_43/batchnorm/sub:0" />
		<IR name="batch_normalization_43/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_43/batchnorm/add_1" output_port_id="batch_normalization_43/batchnorm/add_1:0" />
		<IR name="batch_normalization_43/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_43/batchnorm/add_1" output_port_id="batch_normalization_43/batchnorm/add_1:0" />
		<IR name="batch_normalization_43/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_43/swish_f32" output_port_id="swish_43/swish_f32:0" />
		<IR name="swish_43/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_43/swish_f32" output_port_id="swish_43/swish_f32:0" />
		<IR name="swish_43/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_44/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_15/depthwise_kernel:0" />
		<IR name="batch_normalization_44/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_15/depthwise_kernel" output_port_id="depthwise_conv2d_15/depthwise_kernel:0" />
		<IR name="batch_normalization_44/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_15/depthwise" output_port_id="batch_normalization_44/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_15/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_44/batchnorm/mul_1" output_port_id="batch_normalization_44/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_15/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_44/batchnorm/sub" output_port_id="batch_normalization_44/batchnorm/sub:0" />
		<IR name="batch_normalization_44/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_44/batchnorm/sub" output_port_id="batch_normalization_44/batchnorm/sub:0" />
		<IR name="batch_normalization_44/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_44/batchnorm/add_1" output_port_id="batch_normalization_44/batchnorm/add_1:0" />
		<IR name="batch_normalization_44/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_44/batchnorm/add_1" output_port_id="batch_normalization_44/batchnorm/add_1:0" />
		<IR name="batch_normalization_44/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_44/swish_f32" output_port_id="swish_44/swish_f32:0" />
		<IR name="swish_44/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_44/swish_f32" output_port_id="swish_44/swish_f32:0" />
		<IR name="swish_44/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_15/Mean" output_port_id="lambda_15/Mean:0" />
		<IR name="lambda_15/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_15/Mean" output_port_id="lambda_15/Mean:0" />
		<IR name="lambda_15/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_58/kernel" output_port_id="conv2d_58/kernel:0" />
		<IR name="conv2d_58/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_58/kernel" output_port_id="conv2d_58/kernel:0" />
		<IR name="conv2d_58/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_58/convolution" output_port_id="conv2d_58/convolution:0" />
		<IR name="conv2d_58/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_58/convolution" output_port_id="conv2d_58/convolution:0" />
		<IR name="conv2d_58/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_58/bias" output_port_id="conv2d_58/bias:0" />
		<IR name="conv2d_58/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_58/bias" output_port_id="conv2d_58/bias:0" />
		<IR name="conv2d_58/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_58/BiasAdd/Add" output_port_id="conv2d_58/BiasAdd:0" />
		<IR name="conv2d_58/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_58/BiasAdd" output_port_id="conv2d_58/BiasAdd:0" />
		<IR name="conv2d_58/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_45/swish_f32" output_port_id="swish_45/swish_f32:0" />
		<IR name="swish_45/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_45/swish_f32" output_port_id="swish_45/swish_f32:0" />
		<IR name="swish_45/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_59/kernel" output_port_id="conv2d_59/kernel:0" />
		<IR name="conv2d_59/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_59/kernel" output_port_id="conv2d_59/kernel:0" />
		<IR name="conv2d_59/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_59/convolution" output_port_id="conv2d_59/convolution:0" />
		<IR name="conv2d_59/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_59/convolution" output_port_id="conv2d_59/convolution:0" />
		<IR name="conv2d_59/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_59/bias" output_port_id="conv2d_59/bias:0" />
		<IR name="conv2d_59/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_59/bias" output_port_id="conv2d_59/bias:0" />
		<IR name="conv2d_59/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_59/BiasAdd/Add" output_port_id="conv2d_59/BiasAdd:0" />
		<IR name="conv2d_59/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_59/BiasAdd" output_port_id="conv2d_59/BiasAdd:0" />
		<IR name="conv2d_59/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_15/Sigmoid" output_port_id="activation_15/Sigmoid:0" />
		<IR name="activation_15/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_15/Sigmoid" output_port_id="activation_15/Sigmoid:0" />
		<IR name="activation_15/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_15/mul" output_port_id="multiply_15/mul:0" />
		<IR name="multiply_15/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_15/mul" output_port_id="multiply_15/mul:0" />
		<IR name="multiply_15/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_45/batchnorm/mul_1_copy" output_port_id="conv2d_60/kernel:0" />
		<IR name="batch_normalization_45/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_60/kernel" output_port_id="conv2d_60/kernel:0" />
		<IR name="batch_normalization_45/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_60/convolution" output_port_id="batch_normalization_45/batchnorm/mul_1:0" />
		<IR name="conv2d_60/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_45/batchnorm/mul_1" output_port_id="batch_normalization_45/batchnorm/mul_1:0" />
		<IR name="conv2d_60/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_45/batchnorm/sub" output_port_id="batch_normalization_45/batchnorm/sub:0" />
		<IR name="batch_normalization_45/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_45/batchnorm/sub" output_port_id="batch_normalization_45/batchnorm/sub:0" />
		<IR name="batch_normalization_45/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_45/batchnorm/add_1" output_port_id="batch_normalization_45/batchnorm/add_1:0" />
		<IR name="batch_normalization_45/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_45/batchnorm/add_1" output_port_id="batch_normalization_45/batchnorm/add_1:0" />
		<IR name="batch_normalization_45/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="add_9/add" output_port_id="add_9/add:0" />
		<IR name="add_9/add" output_port_id="2" />
	</map>
	<map>
		<framework name="add_9/add" output_port_id="add_9/add:0" />
		<IR name="add_9/add" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_46/batchnorm/mul_1_copy" output_port_id="conv2d_61/kernel:0" />
		<IR name="batch_normalization_46/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_61/kernel" output_port_id="conv2d_61/kernel:0" />
		<IR name="batch_normalization_46/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_61/convolution" output_port_id="batch_normalization_46/batchnorm/mul_1:0" />
		<IR name="conv2d_61/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_46/batchnorm/mul_1" output_port_id="batch_normalization_46/batchnorm/mul_1:0" />
		<IR name="conv2d_61/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_46/batchnorm/sub" output_port_id="batch_normalization_46/batchnorm/sub:0" />
		<IR name="batch_normalization_46/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_46/batchnorm/sub" output_port_id="batch_normalization_46/batchnorm/sub:0" />
		<IR name="batch_normalization_46/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_46/batchnorm/add_1" output_port_id="batch_normalization_46/batchnorm/add_1:0" />
		<IR name="batch_normalization_46/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_46/batchnorm/add_1" output_port_id="batch_normalization_46/batchnorm/add_1:0" />
		<IR name="batch_normalization_46/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_46/swish_f32" output_port_id="swish_46/swish_f32:0" />
		<IR name="swish_46/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_46/swish_f32" output_port_id="swish_46/swish_f32:0" />
		<IR name="swish_46/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="batch_normalization_47/batchnorm/mul_1_copy" output_port_id="depthwise_conv2d_16/depthwise_kernel:0" />
		<IR name="batch_normalization_47/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_16/depthwise_kernel" output_port_id="depthwise_conv2d_16/depthwise_kernel:0" />
		<IR name="batch_normalization_47/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="depthwise_conv2d_16/depthwise" output_port_id="batch_normalization_47/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_16/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_47/batchnorm/mul_1" output_port_id="batch_normalization_47/batchnorm/mul_1:0" />
		<IR name="depthwise_conv2d_16/depthwise" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_47/batchnorm/sub" output_port_id="batch_normalization_47/batchnorm/sub:0" />
		<IR name="batch_normalization_47/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_47/batchnorm/sub" output_port_id="batch_normalization_47/batchnorm/sub:0" />
		<IR name="batch_normalization_47/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_47/batchnorm/add_1" output_port_id="batch_normalization_47/batchnorm/add_1:0" />
		<IR name="batch_normalization_47/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_47/batchnorm/add_1" output_port_id="batch_normalization_47/batchnorm/add_1:0" />
		<IR name="batch_normalization_47/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_47/swish_f32" output_port_id="swish_47/swish_f32:0" />
		<IR name="swish_47/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_47/swish_f32" output_port_id="swish_47/swish_f32:0" />
		<IR name="swish_47/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="lambda_16/Mean" output_port_id="lambda_16/Mean:0" />
		<IR name="lambda_16/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="lambda_16/Mean" output_port_id="lambda_16/Mean:0" />
		<IR name="lambda_16/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_62/kernel" output_port_id="conv2d_62/kernel:0" />
		<IR name="conv2d_62/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_62/kernel" output_port_id="conv2d_62/kernel:0" />
		<IR name="conv2d_62/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_62/convolution" output_port_id="conv2d_62/convolution:0" />
		<IR name="conv2d_62/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_62/convolution" output_port_id="conv2d_62/convolution:0" />
		<IR name="conv2d_62/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_62/bias" output_port_id="conv2d_62/bias:0" />
		<IR name="conv2d_62/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_62/bias" output_port_id="conv2d_62/bias:0" />
		<IR name="conv2d_62/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_62/BiasAdd/Add" output_port_id="conv2d_62/BiasAdd:0" />
		<IR name="conv2d_62/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_62/BiasAdd" output_port_id="conv2d_62/BiasAdd:0" />
		<IR name="conv2d_62/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="swish_48/swish_f32" output_port_id="swish_48/swish_f32:0" />
		<IR name="swish_48/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="swish_48/swish_f32" output_port_id="swish_48/swish_f32:0" />
		<IR name="swish_48/swish_f32" output_port_id="1" />
	</map>
	<map>
		<framework name="conv2d_63/kernel" output_port_id="conv2d_63/kernel:0" />
		<IR name="conv2d_63/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_63/kernel" output_port_id="conv2d_63/kernel:0" />
		<IR name="conv2d_63/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_63/convolution" output_port_id="conv2d_63/convolution:0" />
		<IR name="conv2d_63/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_63/convolution" output_port_id="conv2d_63/convolution:0" />
		<IR name="conv2d_63/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_63/bias" output_port_id="conv2d_63/bias:0" />
		<IR name="conv2d_63/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_63/bias" output_port_id="conv2d_63/bias:0" />
		<IR name="conv2d_63/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_63/BiasAdd/Add" output_port_id="conv2d_63/BiasAdd:0" />
		<IR name="conv2d_63/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="conv2d_63/BiasAdd" output_port_id="conv2d_63/BiasAdd:0" />
		<IR name="conv2d_63/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="activation_16/Sigmoid" output_port_id="activation_16/Sigmoid:0" />
		<IR name="activation_16/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="activation_16/Sigmoid" output_port_id="activation_16/Sigmoid:0" />
		<IR name="activation_16/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="multiply_16/mul" output_port_id="multiply_16/mul:0" />
		<IR name="multiply_16/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="multiply_16/mul" output_port_id="multiply_16/mul:0" />
		<IR name="multiply_16/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_48/batchnorm/mul_1_copy" output_port_id="conv2d_64/kernel:0" />
		<IR name="batch_normalization_48/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_64/kernel" output_port_id="conv2d_64/kernel:0" />
		<IR name="batch_normalization_48/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_64/convolution" output_port_id="batch_normalization_48/batchnorm/mul_1:0" />
		<IR name="conv2d_64/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_48/batchnorm/mul_1" output_port_id="batch_normalization_48/batchnorm/mul_1:0" />
		<IR name="conv2d_64/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_48/batchnorm/sub" output_port_id="batch_normalization_48/batchnorm/sub:0" />
		<IR name="batch_normalization_48/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_48/batchnorm/sub" output_port_id="batch_normalization_48/batchnorm/sub:0" />
		<IR name="batch_normalization_48/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_48/batchnorm/add_1" output_port_id="batch_normalization_48/batchnorm/add_1:0" />
		<IR name="batch_normalization_48/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_48/batchnorm/add_1" output_port_id="batch_normalization_48/batchnorm/add_1:0" />
		<IR name="batch_normalization_48/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_49/batchnorm/mul_1_copy" output_port_id="conv2d_65/kernel:0" />
		<IR name="batch_normalization_49/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_65/kernel" output_port_id="conv2d_65/kernel:0" />
		<IR name="batch_normalization_49/batchnorm/mul_1_copy" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_65/convolution" output_port_id="batch_normalization_49/batchnorm/mul_1:0" />
		<IR name="conv2d_65/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_49/batchnorm/mul_1" output_port_id="batch_normalization_49/batchnorm/mul_1:0" />
		<IR name="conv2d_65/convolution" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_49/batchnorm/sub" output_port_id="batch_normalization_49/batchnorm/sub:0" />
		<IR name="batch_normalization_49/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_49/batchnorm/sub" output_port_id="batch_normalization_49/batchnorm/sub:0" />
		<IR name="batch_normalization_49/batchnorm/sub" output_port_id="0" />
	</map>
	<map>
		<framework name="batch_normalization_49/batchnorm/add_1" output_port_id="batch_normalization_49/batchnorm/add_1:0" />
		<IR name="batch_normalization_49/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="batch_normalization_49/batchnorm/add_1" output_port_id="batch_normalization_49/batchnorm/add_1:0" />
		<IR name="batch_normalization_49/batchnorm/add_1" output_port_id="2" />
	</map>
	<map>
		<framework name="global_average_pooling2d_1/Mean" output_port_id="global_average_pooling2d_1/Mean:0" />
		<IR name="global_average_pooling2d_1/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="global_average_pooling2d_1/Mean" output_port_id="global_average_pooling2d_1/Mean:0" />
		<IR name="global_average_pooling2d_1/Mean" output_port_id="2" />
	</map>
	<map>
		<framework name="yaw_new/kernel" output_port_id="yaw_new/kernel:0" />
		<IR name="yaw_new/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="yaw_new/kernel" output_port_id="yaw_new/kernel:0" />
		<IR name="yaw_new/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="yaw_new/MatMul" output_port_id="yaw_new/MatMul:0" />
		<IR name="yaw_new/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="yaw_new/MatMul" output_port_id="yaw_new/MatMul:0" />
		<IR name="yaw_new/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="yaw_new/bias" output_port_id="yaw_new/bias:0" />
		<IR name="yaw_new/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="yaw_new/bias" output_port_id="yaw_new/bias:0" />
		<IR name="yaw_new/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="yaw_new/BiasAdd/Add" output_port_id="yaw_new/BiasAdd:0" />
		<IR name="yaw_new/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="yaw_new/BiasAdd" output_port_id="yaw_new/BiasAdd:0" />
		<IR name="yaw_new/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="roll_new/kernel" output_port_id="roll_new/kernel:0" />
		<IR name="roll_new/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="roll_new/kernel" output_port_id="roll_new/kernel:0" />
		<IR name="roll_new/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="roll_new/MatMul" output_port_id="roll_new/MatMul:0" />
		<IR name="roll_new/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="roll_new/MatMul" output_port_id="roll_new/MatMul:0" />
		<IR name="roll_new/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="roll_new/bias" output_port_id="roll_new/bias:0" />
		<IR name="roll_new/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="roll_new/bias" output_port_id="roll_new/bias:0" />
		<IR name="roll_new/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="roll_new/BiasAdd/Add" output_port_id="roll_new/BiasAdd:0" />
		<IR name="roll_new/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="roll_new/BiasAdd" output_port_id="roll_new/BiasAdd:0" />
		<IR name="roll_new/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="pitch_new/kernel" output_port_id="pitch_new/kernel:0" />
		<IR name="pitch_new/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="pitch_new/kernel" output_port_id="pitch_new/kernel:0" />
		<IR name="pitch_new/kernel" output_port_id="0" />
	</map>
	<map>
		<framework name="pitch_new/MatMul" output_port_id="pitch_new/MatMul:0" />
		<IR name="pitch_new/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="pitch_new/MatMul" output_port_id="pitch_new/MatMul:0" />
		<IR name="pitch_new/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="pitch_new/bias" output_port_id="pitch_new/bias:0" />
		<IR name="pitch_new/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="pitch_new/bias" output_port_id="pitch_new/bias:0" />
		<IR name="pitch_new/bias" output_port_id="0" />
	</map>
	<map>
		<framework name="pitch_new/BiasAdd/Add" output_port_id="pitch_new/BiasAdd:0" />
		<IR name="pitch_new/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="pitch_new/BiasAdd" output_port_id="pitch_new/BiasAdd:0" />
		<IR name="pitch_new/BiasAdd/Add" output_port_id="2" />
	</map>
</mapping>
