Analysis & Synthesis report for ran
Tue Apr 26 09:52:37 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 26 09:52:37 2016          ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Full Version ;
; Revision Name                      ; ran                                            ;
; Top-level Entity Name              ; generator                                      ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 76                                             ;
;     Total combinational functions  ; 76                                             ;
;     Dedicated logic registers      ; 30                                             ;
; Total registers                    ; 30                                             ;
; Total pins                         ; 56                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; generator          ; ran                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------+---------+
; dataMod.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/dataMod.bdf          ;         ;
; spliter.v                        ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/spliter.v            ;         ;
; generator.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/generator.bdf        ;         ;
; combiner.v                       ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/combiner.v           ;         ;
; state.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/state.bdf            ;         ;
; counter.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/counter.bdf          ;         ;
; combiner2.v                      ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/combiner2.v          ;         ;
; mux_1.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/mux_1.bdf            ;         ;
; numV2.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/numV2.bdf            ;         ;
; regV2.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/regV2.bdf            ;         ;
; busDemux.v                       ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/busDemux.v           ;         ;
; busMux.v                         ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/busMux.v             ;         ;
; multiply.v                       ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/multiply.v           ;         ;
; subtract.v                       ; yes             ; User Verilog HDL File              ; /home/sdrafahl/fin/subtract.v           ;         ;
; replaceRegTester.bdf             ; yes             ; User Block Diagram/Schematic File  ; /home/sdrafahl/fin/replaceRegTester.bdf ;         ;
; decoder.v                        ; yes             ; Auto-Found Verilog HDL File        ; /home/sdrafahl/fin/decoder.v            ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 76    ;
;                                             ;       ;
; Total combinational functions               ; 76    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 41    ;
;     -- 3 input functions                    ; 26    ;
;     -- <=2 input functions                  ; 9     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 76    ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 30    ;
;     -- Dedicated logic registers            ; 30    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 56    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 29    ;
; Total fan-out                               ; 380   ;
; Average fan-out                             ; 2.35  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Library Name ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; |generator                   ; 76 (1)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |generator                                        ;              ;
;    |counter:inst5|           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|counter:inst5                          ;              ;
;    |decoder:inst12|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|decoder:inst12                         ;              ;
;    |decoder:inst14|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|decoder:inst14                         ;              ;
;    |decoder:inst3|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|decoder:inst3                          ;              ;
;    |decoder:inst4|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|decoder:inst4                          ;              ;
;    |decoder:inst6|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|decoder:inst6                          ;              ;
;    |regV2:inst1|             ; 20 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1                            ;              ;
;       |busDemux:inst22|      ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|busDemux:inst22            ;              ;
;       |numV2:inst10|         ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst10               ;              ;
;          |dataMod:inst4|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst10|dataMod:inst4 ;              ;
;          |dataMod:inst5|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst10|dataMod:inst5 ;              ;
;          |dataMod:inst6|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst10|dataMod:inst6 ;              ;
;          |dataMod:inst|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst10|dataMod:inst  ;              ;
;       |numV2:inst11|         ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst11               ;              ;
;          |dataMod:inst4|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst11|dataMod:inst4 ;              ;
;          |dataMod:inst5|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst11|dataMod:inst5 ;              ;
;          |dataMod:inst6|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst11|dataMod:inst6 ;              ;
;          |dataMod:inst|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst11|dataMod:inst  ;              ;
;       |numV2:inst12|         ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst12               ;              ;
;          |dataMod:inst4|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst12|dataMod:inst4 ;              ;
;          |dataMod:inst5|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst12|dataMod:inst5 ;              ;
;          |dataMod:inst6|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst12|dataMod:inst6 ;              ;
;          |dataMod:inst|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst12|dataMod:inst  ;              ;
;       |numV2:inst|           ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst                 ;              ;
;          |dataMod:inst4|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst|dataMod:inst4   ;              ;
;          |dataMod:inst5|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst|dataMod:inst5   ;              ;
;          |dataMod:inst6|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst|dataMod:inst6   ;              ;
;          |dataMod:inst|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|regV2:inst1|numV2:inst|dataMod:inst    ;              ;
;    |replaceRegTester:inst15| ; 8 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15                ;              ;
;       |mux_1:inst17|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst17   ;              ;
;       |mux_1:inst19|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst19   ;              ;
;       |mux_1:inst22|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst22   ;              ;
;       |mux_1:inst24|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst24   ;              ;
;       |mux_1:inst26|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst26   ;              ;
;       |mux_1:inst28|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst28   ;              ;
;       |mux_1:inst30|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst30   ;              ;
;       |mux_1:inst32|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|replaceRegTester:inst15|mux_1:inst32   ;              ;
;    |state:inst2|             ; 10 (0)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|state:inst2                            ;              ;
;       |busMux:inst5|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|state:inst2|busMux:inst5               ;              ;
;       |multiply:inst|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generator|state:inst2|multiply:inst              ;              ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; regV2:inst1|busDemux:inst22|a[0]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|a[1]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|a[2]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|a[3]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|b[0]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|b[1]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|b[2]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|b[3]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|c[0]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|c[1]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|c[2]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|c[3]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|d[0]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|d[1]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|d[2]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; regV2:inst1|busDemux:inst22|d[3]                    ; regV2:inst1|busDemux:inst22|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 26 09:52:35 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ran -c ran
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dataMod.bdf
    Info (12023): Found entity 1: dataMod
Info (12021): Found 1 design units, including 1 entities, in source file ran.bdf
    Info (12023): Found entity 1: ran
Info (12021): Found 1 design units, including 1 entities, in source file dem.v
    Info (12023): Found entity 1: dem
Info (12021): Found 1 design units, including 1 entities, in source file spliter.v
    Info (12023): Found entity 1: spliter
Info (12021): Found 1 design units, including 1 entities, in source file reg.bdf
    Info (12023): Found entity 1: reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/sdrafahl/lab_8/Step1/gen.bdf
    Info (12023): Found entity 1: gen
Info (12021): Found 1 design units, including 1 entities, in source file memD.bdf
    Info (12023): Found entity 1: memD
Info (12021): Found 1 design units, including 1 entities, in source file shifter.bdf
    Info (12023): Found entity 1: shifter
Info (12021): Found 1 design units, including 1 entities, in source file generator.bdf
    Info (12023): Found entity 1: generator
Warning (12019): Can't analyze file -- file fadder.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file fullA.bdf
    Info (12023): Found entity 1: fullA
Info (12021): Found 1 design units, including 1 entities, in source file mult.bdf
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.bdf
    Info (12023): Found entity 1: subtractor
Info (12021): Found 1 design units, including 1 entities, in source file subDevice.bdf
    Info (12023): Found entity 1: subDevice
Info (12021): Found 1 design units, including 1 entities, in source file combiner.v
    Info (12023): Found entity 1: combiner
Info (12021): Found 1 design units, including 1 entities, in source file state.bdf
    Info (12023): Found entity 1: state
Info (12021): Found 1 design units, including 1 entities, in source file counter.bdf
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file combiner2.v
    Info (12023): Found entity 1: combiner2
Warning (12019): Can't analyze file -- file gen.bdf is missing
Warning (12019): Can't analyze file -- file output_files/thing.bdf is missing
Warning (12019): Can't analyze file -- file output_files/ran.bdf is missing
Warning (12019): Can't analyze file -- file output_files/stuff.bdf is missing
Warning (12019): Can't analyze file -- file output_files/gates.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file nan.bdf
    Info (12023): Found entity 1: nan
Info (12021): Found 1 design units, including 1 entities, in source file mod.bdf
    Info (12023): Found entity 1: mod
Warning (12019): Can't analyze file -- file output_files/replaceReg.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file replaceReg.bdf
    Info (12023): Found entity 1: replaceReg
Info (12021): Found 1 design units, including 1 entities, in source file mux_1.bdf
    Info (12023): Found entity 1: mux_1
Warning (12019): Can't analyze file -- file output_files/fullAdder.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file fullAdder.bdf
    Info (12023): Found entity 1: fullAdder
Warning (12019): Can't analyze file -- file getRid.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file multV2.bdf
    Info (12023): Found entity 1: multV2
Info (12021): Found 1 design units, including 1 entities, in source file num.bdf
    Info (12023): Found entity 1: num
Info (12021): Found 1 design units, including 1 entities, in source file numV2.bdf
    Info (12023): Found entity 1: numV2
Info (12021): Found 1 design units, including 1 entities, in source file regV2.bdf
    Info (12023): Found entity 1: regV2
Info (12021): Found 1 design units, including 1 entities, in source file busDemux.v
    Info (12023): Found entity 1: busDemux
Info (12021): Found 1 design units, including 1 entities, in source file mod10.v
    Info (12023): Found entity 1: mod10
Info (12021): Found 1 design units, including 1 entities, in source file recycle.v
    Info (12023): Found entity 1: recycle
Warning (12090): Entity "busMux" obtained from "busMux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file busMux.v
    Info (12023): Found entity 1: busMux
Info (12021): Found 1 design units, including 1 entities, in source file mod101.v
    Info (12023): Found entity 1: mod101
Info (12021): Found 1 design units, including 1 entities, in source file multiply.v
    Info (12023): Found entity 1: multiply
Warning (12019): Can't analyze file -- file output_files/subtract.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file subtract.v
    Info (12023): Found entity 1: subtract
Info (12021): Found 1 design units, including 1 entities, in source file replaceRegTester.bdf
    Info (12023): Found entity 1: replaceRegTester
Info (12127): Elaborating entity "generator" for the top level hierarchy
Warning (12125): Using design file decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decoder
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst3"
Info (12128): Elaborating entity "spliter" for hierarchy "spliter:inst8"
Info (12128): Elaborating entity "regV2" for hierarchy "regV2:inst1"
Warning (275011): Block or symbol "numV2" of instance "inst" overlaps another block or symbol
Warning (275011): Block or symbol "numV2" of instance "inst11" overlaps another block or symbol
Info (12128): Elaborating entity "combiner" for hierarchy "regV2:inst1|combiner:inst15"
Info (12128): Elaborating entity "numV2" for hierarchy "regV2:inst1|numV2:inst"
Info (12128): Elaborating entity "dataMod" for hierarchy "regV2:inst1|numV2:inst|dataMod:inst"
Info (12128): Elaborating entity "busDemux" for hierarchy "regV2:inst1|busDemux:inst22"
Warning (10235): Verilog HDL Always Construct warning at busDemux.v(10): variable "f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busDemux.v(11): variable "f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busDemux.v(12): variable "f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busDemux.v(13): variable "f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "a[0]" at busDemux.v(8)
Info (10041): Inferred latch for "a[1]" at busDemux.v(8)
Info (10041): Inferred latch for "a[2]" at busDemux.v(8)
Info (10041): Inferred latch for "a[3]" at busDemux.v(8)
Info (10041): Inferred latch for "b[0]" at busDemux.v(8)
Info (10041): Inferred latch for "b[1]" at busDemux.v(8)
Info (10041): Inferred latch for "b[2]" at busDemux.v(8)
Info (10041): Inferred latch for "b[3]" at busDemux.v(8)
Info (10041): Inferred latch for "c[0]" at busDemux.v(8)
Info (10041): Inferred latch for "c[1]" at busDemux.v(8)
Info (10041): Inferred latch for "c[2]" at busDemux.v(8)
Info (10041): Inferred latch for "c[3]" at busDemux.v(8)
Info (10041): Inferred latch for "d[0]" at busDemux.v(8)
Info (10041): Inferred latch for "d[1]" at busDemux.v(8)
Info (10041): Inferred latch for "d[2]" at busDemux.v(8)
Info (10041): Inferred latch for "d[3]" at busDemux.v(8)
Info (12128): Elaborating entity "state" for hierarchy "state:inst2"
Info (12128): Elaborating entity "busMux" for hierarchy "state:inst2|busMux:inst5"
Warning (10235): Verilog HDL Always Construct warning at busMux.v(7): variable "ctrl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "multiply" for hierarchy "state:inst2|multiply:inst"
Info (12128): Elaborating entity "subtract" for hierarchy "state:inst2|subtract:inst1"
Info (12128): Elaborating entity "replaceRegTester" for hierarchy "replaceRegTester:inst15"
Info (12128): Elaborating entity "mux_1" for hierarchy "replaceRegTester:inst15|mux_1:inst32"
Info (12128): Elaborating entity "combiner2" for hierarchy "combiner2:inst7"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst5"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 152 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 96 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 627 megabytes
    Info: Processing ended: Tue Apr 26 09:52:37 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


