// Seed: 4154467386
program module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply1 id_9
);
  uwire id_11 = 1;
  assign id_9 = 1'b0;
  wire id_12;
endprogram
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input logic id_3,
    output logic id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10
);
  always @(1) begin
    if (1) disable id_12;
    wait (id_10);
    assume #1  (id_9 == 1) $display();
    begin
      id_4 <= id_3;
    end
  end
  module_0(
      id_0, id_8, id_7, id_9, id_7, id_2, id_10, id_8, id_6, id_6
  );
endmodule
