0.7
2020.2
Nov  8 2024
22:36:57
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/adder_tb.v,1741153653,verilog,,,,adder_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/alu_tb.v,1741618082,verilog,,,,alu_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/aludec_tb.v,1741371159,verilog,,,,aludec_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/controller_tb.v,1741449891,verilog,,,,controller_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/datapath_tb.v,1741674127,verilog,,,,datapath_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/dmem_tb.v,1741370551,verilog,,,,dmem_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/extend_tb.v,1741349105,verilog,,,,extend_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/flopenr_tb.v,1741351111,verilog,,,,flopenr_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/flopr_tb.v,1741350007,verilog,,,,flopr_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/imem_tb.v,1741370031,verilog,,,,imem_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/maindec_tb.v,1741371679,verilog,,,,maindec_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/mux2_tb.v,1741753473,verilog,,,,mux2_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/mux3_tb.v,1741367857,verilog,,,,mux3_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/regfile_tb.v,1741757658,verilog,,,,regfile_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/riscvsingle_tb.v,1741674560,verilog,,,,riscvsingle_tb,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/testbench.v,1742023011,verilog,,,,testbench,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/adder.v,1741152987,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/alu.v,,adder,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/alu.v,1741759500,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/aludec.v,,alu,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/aludec.v,1741371035,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/controller.v,,aludec,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/clock_divider.v,1742450727,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/controller.v,,clock_divider,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/controller.v,1741759890,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/datapath.v,,controller,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/datapath.v,1741369176,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/dmem.v,,datapath,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/display.v,1742036751,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/dmem.v,,display,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/dmem.v,1742015059,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/extend.v,,dmem,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/extend.v,1741755367,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/flopr.v,,extend,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/flopenr.v,1741350667,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/flopenr_tb.v,,flopenr,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/flopr.v,1741752949,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/imem.v,,flopr,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/imem.v,1742014953,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/maindec.v,,imem,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/maindec.v,1741759659,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/mux2.v,,maindec,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/mux2.v,1742751146,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/mux3.v,1742751319,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/regfile.v,,mux3,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/regfile.v,1742015201,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/riscvsingle.v,,regfile,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/riscvsingle.v,1741760406,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/top.v,,riscvsingle,,,,,,,,
K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/top.v,1742835310,verilog,,K:/Vivado/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sim_1/new/testbench.v,,top,,,,,,,,
