Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 27 14:05:36 2019
| Host         : ws14-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CORDIC_timing_summary_routed.rpt -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.293        0.000                      0                  469        0.140        0.000                      0                  469        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.293        0.000                      0                  469        0.140        0.000                      0                  469        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.658ns (32.322%)  route 3.472ns (67.678%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.225    10.209    lights/disp[0]_i_1_n_0
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    lights/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[24]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDRE (Setup_fdre_C_R)       -0.524    14.502    lights/disp_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.658ns (32.322%)  route 3.472ns (67.678%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.225    10.209    lights/disp[0]_i_1_n_0
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    lights/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[25]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDRE (Setup_fdre_C_R)       -0.524    14.502    lights/disp_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.658ns (32.322%)  route 3.472ns (67.678%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.225    10.209    lights/disp[0]_i_1_n_0
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    lights/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[26]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDRE (Setup_fdre_C_R)       -0.524    14.502    lights/disp_reg[26]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.658ns (32.322%)  route 3.472ns (67.678%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.225    10.209    lights/disp[0]_i_1_n_0
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    lights/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  lights/disp_reg[27]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDRE (Setup_fdre_C_R)       -0.524    14.502    lights/disp_reg[27]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.658ns (33.279%)  route 3.324ns (66.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.077    10.061    lights/disp[0]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    lights/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[28]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524    14.503    lights/disp_reg[28]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.658ns (33.279%)  route 3.324ns (66.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.077    10.061    lights/disp[0]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    lights/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[29]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524    14.503    lights/disp_reg[29]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.658ns (33.279%)  route 3.324ns (66.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.077    10.061    lights/disp[0]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    lights/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[30]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524    14.503    lights/disp_reg[30]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 lights/disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.658ns (33.279%)  route 3.324ns (66.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  lights/disp_reg[2]/Q
                         net (fo=3, routed)           0.983     6.581    lights/disp_reg[2]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  lights/disp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.705    lights/disp0_carry_i_4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  lights/disp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    lights/disp0_carry_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  lights/disp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    lights/disp0_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.860    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.984 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          1.077    10.061    lights/disp[0]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    lights/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  lights/disp_reg[31]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524    14.503    lights/disp_reg[31]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 lights/disp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.430ns (29.354%)  route 3.442ns (70.646%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    lights/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  lights/disp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  lights/disp_reg[18]/Q
                         net (fo=3, routed)           1.182     6.786    lights/disp_reg[18]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.910 r  lights/disp0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.910    lights/disp0_carry__1_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.460    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.837    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.961 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          0.996     9.957    lights/disp[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    14.496    lights/disp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 lights/disp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.430ns (29.354%)  route 3.442ns (70.646%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    lights/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  lights/disp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  lights/disp_reg[18]/Q
                         net (fo=3, routed)           1.182     6.786    lights/disp_reg[18]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.910 r  lights/disp0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.910    lights/disp0_carry__1_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  lights/disp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.460    lights/disp0_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  lights/disp0_carry__2/CO[3]
                         net (fo=1, routed)           1.264     8.837    lights/disp0_carry__2_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.961 r  lights/disp[0]_i_1/O
                         net (fo=32, routed)          0.996     9.957    lights/disp[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    lights/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  lights/disp_reg[1]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    14.496    lights/disp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  4.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reggie/x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/d_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    reggie/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  reggie/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reggie/x_reg_reg[10]/Q
                         net (fo=1, routed)           0.087     1.675    reggie/x_reg[10]
    SLICE_X14Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.720 r  reggie/d_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.720    lights/D[10]
    SLICE_X14Y38         FDRE                                         r  lights/d_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    lights/clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  lights/d_out_reg[10]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    lights/d_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reggie/x_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/d_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    reggie/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  reggie/x_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reggie/x_reg_reg[13]/Q
                         net (fo=1, routed)           0.087     1.673    reggie/x_reg[13]
    SLICE_X14Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.718 r  reggie/d_out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.718    lights/D[13]
    SLICE_X14Y35         FDRE                                         r  lights/d_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    lights/clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  lights/d_out_reg[13]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.120     1.578    lights/d_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 brian/x_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reggie/x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    brian/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  brian/x_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  brian/x_out_reg[6]/Q
                         net (fo=1, routed)           0.113     1.700    reggie/x_out_reg[15][6]
    SLICE_X11Y37         FDRE                                         r  reggie/x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    reggie/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  reggie/x_reg_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.066     1.547    reggie/x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 reggie/y_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/d_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    reggie/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  reggie/y_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reggie/y_reg_reg[12]/Q
                         net (fo=1, routed)           0.050     1.660    reggie/y_reg[12]
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.705 r  reggie/d_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.705    lights/D[12]
    SLICE_X15Y37         FDRE                                         r  lights/d_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    lights/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  lights/d_out_reg[12]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.092     1.551    lights/d_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 reggie/y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    reggie/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  reggie/y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reggie/y_reg_reg[3]/Q
                         net (fo=1, routed)           0.051     1.662    reggie/y_reg[3]
    SLICE_X9Y38          LUT5 (Prop_lut5_I1_O)        0.045     1.707 r  reggie/d_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.707    lights/D[3]
    SLICE_X9Y38          FDRE                                         r  lights/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    lights/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  lights/d_out_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.091     1.551    lights/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 reggie/x_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lights/d_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    reggie/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  reggie/x_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reggie/x_reg_reg[15]/Q
                         net (fo=1, routed)           0.052     1.662    reggie/x_reg[15]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.707 r  reggie/d_out[15]_i_2/O
                         net (fo=1, routed)           0.000     1.707    lights/D[15]
    SLICE_X15Y37         FDRE                                         r  lights/d_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    lights/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  lights/d_out_reg[15]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.092     1.551    lights/d_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 brian/y_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reggie/y_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    brian/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  brian/y_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  brian/y_out_reg[13]/Q
                         net (fo=1, routed)           0.108     1.694    reggie/y_out_reg[15][13]
    SLICE_X14Y37         FDRE                                         r  reggie/y_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    reggie/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  reggie/y_reg_reg[13]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.076     1.537    reggie/y_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 brian/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reggie/x_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    brian/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  brian/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  brian/x_out_reg[4]/Q
                         net (fo=1, routed)           0.110     1.697    reggie/x_out_reg[15][4]
    SLICE_X8Y38          FDRE                                         r  reggie/x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    reggie/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  reggie/x_reg_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.076     1.539    reggie/x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 brian/z_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reggie/z_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    brian/clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  brian/z_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  brian/z_out_reg[15]/Q
                         net (fo=1, routed)           0.113     1.701    reggie/z_out_reg[15][15]
    SLICE_X15Y38         FDRE                                         r  reggie/z_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    reggie/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  reggie/z_reg_reg[15]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.078     1.541    reggie/z_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 debbie2/delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debbie2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    debbie2/clk_IBUF_BUFG
    SLICE_X15Y33         FDRE                                         r  debbie2/delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debbie2/delay_count_reg[0]/Q
                         net (fo=5, routed)           0.121     1.707    debbie2/delay_count_reg_n_0_[0]
    SLICE_X14Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.755 r  debbie2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    debbie2/state[1]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  debbie2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.829     1.956    debbie2/clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  debbie2/state_reg[1]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131     1.588    debbie2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    brian/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    brian/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    brian/trig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    brian/write_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y31   brian/x_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   brian/x_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   brian/x_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   brian/x_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   brian/x_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   brian/x_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   brian/x_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   brian/x_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    brian/x_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   brian/y_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   brian/y_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y36   brian/y_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y36   brian/y_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    debbie1/delay_count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   debbie2/delay_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    brian/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    brian/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    brian/trig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    brian/write_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y31   brian/x_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   brian/y_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    debbie1/delay_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    debbie1/delay_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    debbie1/delay_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    debbie1/delay_count_reg[3]/C



