[2025-09-18 06:38:25] START suite=qualcomm_srv trace=srv644_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv644_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2623747 heartbeat IPC: 3.811 cumulative IPC: 3.811 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5063215 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5063215 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5063216 heartbeat IPC: 4.099 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13714233 heartbeat IPC: 1.156 cumulative IPC: 1.156 (Simulation time: 00 hr 02 min 25 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv644_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000014 cycles: 22336917 heartbeat IPC: 1.16 cumulative IPC: 1.158 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 30871623 heartbeat IPC: 1.172 cumulative IPC: 1.162 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39454971 heartbeat IPC: 1.165 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 48035124 heartbeat IPC: 1.165 cumulative IPC: 1.164 (Simulation time: 00 hr 06 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv644_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000018 cycles: 56662451 heartbeat IPC: 1.159 cumulative IPC: 1.163 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 65070849 heartbeat IPC: 1.189 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 73703714 heartbeat IPC: 1.158 cumulative IPC: 1.165 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 82278460 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 11 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv644_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 85762642 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85762642 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv644_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.166 instructions: 100000001 cycles: 85762642
CPU 0 Branch Prediction Accuracy: 92.61% MPKI: 13.3 Average ROB Occupancy at Mispredict: 29.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1352
BRANCH_INDIRECT: 0.3572
BRANCH_CONDITIONAL: 11.37
BRANCH_DIRECT_CALL: 0.4967
BRANCH_INDIRECT_CALL: 0.513
BRANCH_RETURN: 0.4294


====Backend Stall Breakdown====
ROB_STALL: 37185
LQ_STALL: 0
SQ_STALL: 207016


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 26.623257
REPLAY_LOAD: 27.981707
NON_REPLAY_LOAD: 4.333528

== Total ==
ADDR_TRANS: 5724
REPLAY_LOAD: 9178
NON_REPLAY_LOAD: 22283

== Counts ==
ADDR_TRANS: 215
REPLAY_LOAD: 328
NON_REPLAY_LOAD: 5142

cpu0->cpu0_STLB TOTAL        ACCESS:    2046250 HIT:    2033282 MISS:      12968 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2046250 HIT:    2033282 MISS:      12968 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 67.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10148824 HIT:    9098251 MISS:    1050573 MSHR_MERGE:      54837
cpu0->cpu0_L2C LOAD         ACCESS:    7858838 HIT:    7007593 MISS:     851245 MSHR_MERGE:       2072
cpu0->cpu0_L2C RFO          ACCESS:     594072 HIT:     498671 MISS:      95401 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     515087 HIT:     433758 MISS:      81329 MSHR_MERGE:      52765
cpu0->cpu0_L2C WRITE        ACCESS:    1159258 HIT:    1146555 MISS:      12703 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21569 HIT:      11674 MISS:       9895 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     931386 ISSUED:     279906 USEFUL:       2618 USELESS:       8169
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15337448 HIT:    7810641 MISS:    7526807 MSHR_MERGE:    1830275
cpu0->cpu0_L1I LOAD         ACCESS:   15337448 HIT:    7810641 MISS:    7526807 MSHR_MERGE:    1830275
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30357393 HIT:   25360517 MISS:    4996876 MSHR_MERGE:    1884855
cpu0->cpu0_L1D LOAD         ACCESS:   16497210 HIT:   13790354 MISS:    2706856 MSHR_MERGE:     544539
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     719627 HIT:     222536 MISS:     497091 MSHR_MERGE:     163028
cpu0->cpu0_L1D WRITE        ACCESS:   13114438 HIT:   11343230 MISS:    1771208 MSHR_MERGE:    1177136
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26118 HIT:       4397 MISS:      21721 MSHR_MERGE:        152
cpu0->cpu0_L1D PREFETCH REQUESTED:     843894 ISSUED:     719627 USEFUL:      95521 USELESS:      39025
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.46 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12534322 HIT:   10427968 MISS:    2106354 MSHR_MERGE:    1063641
cpu0->cpu0_ITLB LOAD         ACCESS:   12534322 HIT:   10427968 MISS:    2106354 MSHR_MERGE:    1063641
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.294 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28187004 HIT:   26797971 MISS:    1389033 MSHR_MERGE:     385497
cpu0->cpu0_DTLB LOAD         ACCESS:   28187004 HIT:   26797971 MISS:    1389033 MSHR_MERGE:     385497
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.55 cycles
cpu0->LLC TOTAL        ACCESS:    1142625 HIT:    1131662 MISS:      10963 MSHR_MERGE:        381
cpu0->LLC LOAD         ACCESS:     849173 HIT:     843057 MISS:       6116 MSHR_MERGE:          8
cpu0->LLC RFO          ACCESS:      95399 HIT:      94785 MISS:        614 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      28564 HIT:      25463 MISS:       3101 MSHR_MERGE:        373
cpu0->LLC WRITE        ACCESS:     159594 HIT:     159559 MISS:         35 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9895 HIT:       8798 MISS:       1097 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.79 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          6
  ROW_BUFFER_MISS:      10541
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          3
  ROW_BUFFER_MISS:        362
  FULL:          0
Channel 0 REFRESHES ISSUED:       7147

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498554       570626        96529          859
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           68         1483         1607          111
  STLB miss resolved @ L2C                0         1954         1912         1648           40
  STLB miss resolved @ LLC                0          383         1362         4512          331
  STLB miss resolved @ MEM                0            0          305         1006          381

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183253        55489      1402381       143809           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1448          152            0
  STLB miss resolved @ L2C                0         1202         7556         1194            0
  STLB miss resolved @ LLC                0           95         3136         1079            4
  STLB miss resolved @ MEM                0            0           38           55            0
[2025-09-18 06:50:57] END   suite=qualcomm_srv trace=srv644_ap (rc=0)
