Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_12_behav xil_defaultlib.tb_12 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/nazar/bkr/bkr.srcs/sim_1/new/tb_12.sv:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'data_out' [C:/Users/nazar/bkr/bkr.srcs/sim_1/new/tb_12.sv:29]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'sum_out' [C:/Users/nazar/bkr/bkr.srcs/sources_1/new/main.sv:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'feedback' [C:/Users/nazar/bkr/bkr.srcs/sources_1/new/main.sv:25]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'sum_out' [C:/Users/nazar/bkr/bkr.srcs/sources_1/new/main.sv:33]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 25 for port 'feedback' [C:/Users/nazar/bkr/bkr.srcs/sources_1/new/main.sv:34]
WARNING: [VRFC 10-3823] variable 'dv_out' might have multiple concurrent drivers [C:/Users/nazar/bkr/bkr.srcs/sim_1/new/tb_12.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nazar/bkr/bkr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nazar/bkr/bkr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reader
WARNING: [XSIM 43-3373] "C:/Users/nazar/bkr/bkr.srcs/sources_1/new/read.sv" Line 23. System function $fgets is used as system task. This system function should have a LHS e.g. x=$fgets().
Compiling module xil_defaultlib.cell_filter
Compiling module xil_defaultlib.filter_default
Compiling module xil_defaultlib.writer
Compiling module xil_defaultlib.tb_12
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_12_behav
