--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml color_space_cw.twx color_space_cw.ncd -o
color_space_cw.twr color_space_cw.pcf -ucf color_space_cw.ucf

Design file:              color_space_cw.ncd
Physical constraint file: color_space_cw.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_e1ed859f = PERIOD TIMEGRP "clk_e1ed859f" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13041 paths analyzed, 11165 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.193ns.
--------------------------------------------------------------------------------

Paths for end point color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da (SLICE_X25Y65.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000741 (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.470 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000741 to color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.AQ      Tcko                  0.381   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000002c3
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000741
    SLICE_X27Y72.A4      net (fanout=221)      1.867   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000002c1
    SLICE_X27Y72.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000006ed
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000005e8
    SLICE_X25Y65.DX      net (fanout=15)       0.815   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000007c3
    SLICE_X25Y65.CLK     Tdick                 0.034   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000006e3
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.483ns logic, 2.682ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000019a (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (1.470 - 1.505)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000019a to color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.AQ      Tcko                  0.337   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000003fe
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000019a
    SLICE_X27Y72.A6      net (fanout=18)       1.419   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000003fe
    SLICE_X27Y72.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000006ed
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000005e8
    SLICE_X25Y65.DX      net (fanout=15)       0.815   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000007c3
    SLICE_X25Y65.CLK     Tdick                 0.034   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000006e3
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.439ns logic, 2.234ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000216/DSP48E1 (DSP)
  Destination:          color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.136ns (0.879 - 1.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000216/DSP48E1 to color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y30.P47      Tdspcko_P_PREG        0.494   color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000216/DSP48E1
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000216/DSP48E1
    SLICE_X27Y72.A2      net (fanout=1)        0.944   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000005a6
    SLICE_X27Y72.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000006ed
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000005e8
    SLICE_X25Y65.DX      net (fanout=15)       0.815   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000007c3
    SLICE_X25Y65.CLK     Tdick                 0.034   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000006e3
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000002da
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.596ns logic, 1.759ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b (SLICE_X11Y53.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000737 (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (0.883 - 0.964)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000737 to color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y64.AQ      Tcko                  0.381   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000002bb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000737
    SLICE_X11Y53.A1      net (fanout=213)      2.197   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000002bb
    SLICE_X11Y53.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004eb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk000004b8
    SLICE_X11Y53.BX      net (fanout=1)        0.370   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004c9
    SLICE_X11Y53.CLK     Tdick                 0.034   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004eb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.483ns logic, 2.567ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider1/blk00000003/blk000001fc (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.106ns (0.883 - 0.989)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider1/blk00000003/blk000001fc to color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.381   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig0000041c
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk000001fc
    SLICE_X11Y53.A4      net (fanout=18)       1.704   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig0000040c
    SLICE_X11Y53.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004eb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk000004b8
    SLICE_X11Y53.BX      net (fanout=1)        0.370   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004c9
    SLICE_X11Y53.CLK     Tdick                 0.034   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004eb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.483ns logic, 2.074ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000009/DSP48E1 (DSP)
  Destination:          color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.883 - 0.999)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000009/DSP48E1 to color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y23.P22      Tdspcko_P_PREG        0.494   color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000009/DSP48E1
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk00000009/DSP48E1
    SLICE_X11Y53.A3      net (fanout=75)       1.536   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig00000170
    SLICE_X11Y53.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004eb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk000004b8
    SLICE_X11Y53.BX      net (fanout=1)        0.370   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004c9
    SLICE_X11Y53.CLK     Tdick                 0.034   color_space_x0/rgb_to_hsv/divider1/blk00000003/sig000004eb
                                                       color_space_x0/rgb_to_hsv/divider1/blk00000003/blk0000025b
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.596ns logic, 1.906ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274 (SLICE_X10Y80.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000737 (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.888 - 0.940)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000737 to color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y106.DQ     Tcko                  0.381   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000002bb
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000737
    SLICE_X10Y82.A4      net (fanout=213)      2.027   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000002bb
    SLICE_X10Y82.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004f9
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000005df
    SLICE_X10Y80.DX      net (fanout=15)       0.544   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004ea
    SLICE_X10Y80.CLK     Tdick                 0.015   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004f3
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.464ns logic, 2.571ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000009/DSP48E1 (DSP)
  Destination:          color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.888 - 0.995)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000009/DSP48E1 to color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y38.P22      Tdspcko_P_PREG        0.494   color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000009/DSP48E1
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000009/DSP48E1
    SLICE_X10Y82.A1      net (fanout=75)       1.533   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig00000170
    SLICE_X10Y82.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004f9
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000005df
    SLICE_X10Y80.DX      net (fanout=15)       0.544   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004ea
    SLICE_X10Y80.CLK     Tdick                 0.015   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004f3
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.577ns logic, 2.077ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000001fc (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.888 - 0.945)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000001fc to color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.337   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig0000041c
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000001fc
    SLICE_X10Y82.A5      net (fanout=18)       1.613   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig0000040c
    SLICE_X10Y82.A       Tilo                  0.068   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004f9
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000005df
    SLICE_X10Y80.DX      net (fanout=15)       0.544   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004ea
    SLICE_X10Y80.CLK     Tdick                 0.015   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004f3
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000274
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (0.420ns logic, 2.157ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_e1ed859f = PERIOD TIMEGRP "clk_e1ed859f" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1 (DSP48_X1Y31.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000001d7 (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.764 - 0.599)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000001d7 to color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y80.AQ      Tcko                  0.115   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig00000484
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000001d7
    DSP48_X1Y31.B2       net (fanout=1)        0.194   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig00000478
    DSP48_X1Y31.CLK      Tdspckd_B_BREG(-Th)     0.141   color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (-0.026ns logic, 0.194ns route)
                                                       (-15.5% logic, 115.5% route)

--------------------------------------------------------------------------------

Paths for end point color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1 (DSP48_X1Y31.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000001db (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.764 - 0.599)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000001db to color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y80.BQ      Tcko                  0.115   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig00000484
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk000001db
    DSP48_X1Y31.B6       net (fanout=1)        0.198   color_space_x0/rgb_to_hsv/divider0/blk00000003/sig00000480
    DSP48_X1Y31.CLK      Tdspckd_B_BREG(-Th)     0.141   color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1
                                                       color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000218/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (-0.026ns logic, 0.198ns route)
                                                       (-15.1% logic, 115.1% route)

--------------------------------------------------------------------------------

Paths for end point color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000002c3/DSP48E1 (DSP48_X0Y37.A23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000364 (FF)
  Destination:          color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000002c3/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.496 - 0.407)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000364 to color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000002c3/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.BMUX    Tshcko                0.148   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig000004d7
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000364
    DSP48_X0Y37.A23      net (fanout=2)        0.100   color_space_x0/rgb_to_hsv/divider2/blk00000003/sig0000058d
    DSP48_X0Y37.CLK      Tdspckd_A_AREG(-Th)     0.144   color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000002c3/DSP48E1
                                                       color_space_x0/rgb_to_hsv/divider2/blk00000003/blk000002c3/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.004ns logic, 0.100ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_e1ed859f = PERIOD TIMEGRP "clk_e1ed859f" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000060e/CLKARDCLK
  Logical resource: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000060e/CLKARDCLK
  Location pin: RAMB18_X2Y30.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000060e/CLKBWRCLK
  Logical resource: color_space_x0/rgb_to_hsv/divider0/blk00000003/blk0000060e/CLKBWRCLK
  Location pin: RAMB18_X2Y30.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000606/CLKARDCLK
  Logical resource: color_space_x0/rgb_to_hsv/divider2/blk00000003/blk00000606/CLKARDCLK
  Location pin: RAMB18_X0Y38.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.193|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13041 paths, 0 nets, and 11715 connections

Design statistics:
   Minimum period:   3.193ns{1}   (Maximum frequency: 313.185MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 16 14:33:09 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 614 MB



