// Seed: 583457799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  bit id_6;
  assign module_1.id_5 = 0;
  initial id_6 <= 1;
endmodule
program module_1 #(
    parameter id_7 = 32'd40
) (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri1 id_5
);
  if (1) parameter id_7 = -1;
  wor [1 : 1  -  id_7] id_8;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_8 = -1;
endprogram
