{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573758120559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573758120560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 20:02:00 2019 " "Processing started: Thu Nov 14 20:02:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573758120560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573758120560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573758120560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1573758120802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 4 2 " "Found 4 design units, including 2 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-arch2 " "Found design unit 1: SevenSegment-arch2" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758121193 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UART-arch " "Found design unit 2: UART-arch" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758121193 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758121193 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART " "Found entity 2: UART" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758121193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758121193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573758121557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:map0 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:map0\"" {  } { { "UART.vhd" "map0" { Text "D:/altera/UART/UART.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573758121585 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX_OUTPUT UART.vhd(19) " "VHDL Process Statement warning at UART.vhd(19): inferring latch(es) for signal or variable \"HEX_OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573758121586 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[0\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[0\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121587 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[1\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[1\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121587 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[2\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[2\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121587 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[3\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[3\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121587 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[4\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[4\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121587 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[5\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[5\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121588 "|UART|SevenSegment:map0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUTPUT\[6\] UART.vhd(19) " "Inferred latch for \"HEX_OUTPUT\[6\]\" at UART.vhd(19)" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573758121588 "|UART|SevenSegment:map0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ps14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ps14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ps14 " "Found entity 1: altsyncram_ps14" {  } { { "db/altsyncram_ps14.tdf" "" { Text "D:/altera/UART/db/altsyncram_ps14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/altera/UART/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nlb " "Found entity 1: mux_nlb" {  } { { "db/mux_nlb.tdf" "" { Text "D:/altera/UART/db/mux_nlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "D:/altera/UART/db/mux_hrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/altera/UART/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7aj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7aj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7aj " "Found entity 1: cntr_7aj" {  } { { "db/cntr_7aj.tdf" "" { Text "D:/altera/UART/db/cntr_7aj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4fi " "Found entity 1: cntr_4fi" {  } { { "db/cntr_4fi.tdf" "" { Text "D:/altera/UART/db/cntr_4fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/altera/UART/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/altera/UART/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/altera/UART/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573758122731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573758122731 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573758122782 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SevenSegment:map0\|HEX_OUTPUT\[3\] SevenSegment:map0\|HEX_OUTPUT\[0\] " "Duplicate LATCH primitive \"SevenSegment:map0\|HEX_OUTPUT\[3\]\" merged with LATCH primitive \"SevenSegment:map0\|HEX_OUTPUT\[0\]\"" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573758123819 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SevenSegment:map0\|HEX_OUTPUT\[2\] SevenSegment:map0\|HEX_OUTPUT\[1\] " "Duplicate LATCH primitive \"SevenSegment:map0\|HEX_OUTPUT\[2\]\" merged with LATCH primitive \"SevenSegment:map0\|HEX_OUTPUT\[1\]\"" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573758123819 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1573758123819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegment:map0\|HEX_OUTPUT\[0\] " "Latch SevenSegment:map0\|HEX_OUTPUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART1_MSG\[7\] " "Ports D and ENA on the latch are fed by the same signal UART1_MSG\[7\]" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573758123820 ""}  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573758123820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegment:map0\|HEX_OUTPUT\[1\] " "Latch SevenSegment:map0\|HEX_OUTPUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART1_MSG\[7\] " "Ports D and ENA on the latch are fed by the same signal UART1_MSG\[7\]" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573758123820 ""}  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573758123820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegment:map0\|HEX_OUTPUT\[6\] " "Latch SevenSegment:map0\|HEX_OUTPUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART1_MSG\[7\] " "Ports D and ENA on the latch are fed by the same signal UART1_MSG\[7\]" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573758123820 ""}  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573758123820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "D:/altera/UART/UART.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758123859 "|UART|LEDG[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573758123859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573758123959 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1573758124161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1573758124161 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573758124220 "|UART|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573758124220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573758124310 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 6 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 6 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1573758124857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573758124870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573758124870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "883 " "Implemented 883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573758125017 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573758125017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "850 " "Implemented 850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573758125017 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573758125017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573758125017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573758125066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 20:02:05 2019 " "Processing ended: Thu Nov 14 20:02:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573758125066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573758125066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573758125066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573758125066 ""}
