# References

The references used in to buil d the code can be found as follows

## GHDL

**Simulating VHDL code with GHDL:**

https://www.youtube.com/watch?v=j9hya97kRJA


## Books

**Volnei Pedroni - Circuit Design with VHDL**

## TEXTIO

**Files - theory and examples:**

https://vhdlguide.com/2017/08/10/files-theory-examples/

**Files - data representation mismatch:**

https://vhdlguide.com/2017/08/15/files-data-representation-mismatch/

**TextIO:**

https://vhdlguide.com/2017/09/22/textio/


**Read files using textio:**

https://vhdlwhiz.com/stimulus-file/

**Initialize RAM from file:**

https://vhdlwhiz.com/initialize-ram-from-file/


**Volnei Pedroni - Circuit Design with VHDL**

Simuatlion with VHDL Testbenches
- Chapter 10.3 - Write Data to Files
- Chapter 10.4 - Reading Data from Files
