$date
	Mon May 15 22:48:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module InvAddRoundKey_tb $end
$var wire 128 ! out [127:0] $end
$var reg 128 " in1 [127:0] $end
$var reg 128 # in2 [127:0] $end
$scope module uut $end
$var wire 128 $ datain1 [127:0] $end
$var wire 128 % datain2 [127:0] $end
$var wire 128 & dataout [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11010000110110011101110011010101000000000111111101001011001101001111000010111001110000101000101100110110001000011011111010101001 &
b11010100101111110101110100110000111000001011010001010010101011101011100001000001000100011111000100011110001001111001100011100101 %
b100011001101000000111100101111000001100101100011001100110100100100011111000110100110111101000101000000001100010011001001100 $
b11010100101111110101110100110000111000001011010001010010101011101011100001000001000100011111000100011110001001111001100011100101 #
b100011001101000000111100101111000001100101100011001100110100100100011111000110100110111101000101000000001100010011001001100 "
b11010000110110011101110011010101000000000111111101001011001101001111000010111001110000101000101100110110001000011011111010101001 !
$end
#10
