{"normal_n2_p0": "maxpool", "normal_n2_p1": "sepconv5x5", "normal_n3_p0": "maxpool", "normal_n3_p1": "dilconv5x5", "normal_n3_p2": "avgpool", "normal_n4_p0": "sepconv5x5", "normal_n4_p1": "sepconv5x5", "normal_n4_p2": "dilconv5x5", "normal_n4_p3": "sepconv3x3", "normal_n5_p0": "sepconv3x3", "normal_n5_p1": "avgpool", "normal_n5_p2": "avgpool", "normal_n5_p3": "dilconv3x3", "normal_n5_p4": "sepconv3x3", "reduce_n2_p0": "maxpool", "reduce_n2_p1": "maxpool", "reduce_n3_p0": "maxpool", "reduce_n3_p1": "skipconnect", "reduce_n3_p2": "skipconnect", "reduce_n4_p0": "maxpool", "reduce_n4_p1": "dilconv3x3", "reduce_n4_p2": "skipconnect", "reduce_n4_p3": "skipconnect", "reduce_n5_p0": "maxpool", "reduce_n5_p1": "skipconnect", "reduce_n5_p2": "skipconnect", "reduce_n5_p3": "skipconnect", "reduce_n5_p4": "dilconv3x3", "normal_n2_switch": [0, 1], "normal_n3_switch": [0, 2], "normal_n4_switch": [3, 2], "normal_n5_switch": [3, 2], "reduce_n2_switch": [0, 1], "reduce_n3_switch": [0, 1], "reduce_n4_switch": [0, 1], "reduce_n5_switch": [0, 1]}