vendor_name = ModelSim
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/main.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/sistemaNivel.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/sistemaIrrigacao.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/Waveform.vwf
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/mux2_1.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/d_ff.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk390.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/contador.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/contador_bcd.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/jk_flipflop.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/us.v
source_file = 1, D:/Dev/Verilog/SistemadeIrrigacao/db/SistemaDeIrrigacao.cbx.xml
design_name = us
instance = comp, \clk~I , clk, us, 1
instance = comp, \rst~I , rst, us, 1
instance = comp, \q3~I , q3, us, 1
instance = comp, \q2~I , q2, us, 1
instance = comp, \q1~I , q1, us, 1
instance = comp, \q0~I , q0, us, 1
instance = comp, \carry~I , carry, us, 1
