v 20100214 1
C 1400 300 1 0 0 in_port_vector.sym   
{
T 1400 300 5 10 1 1 0 6 1 1
refdes=SW[1:0]
}
C 1400 700 1 0 0 in_port_vector.sym   
{
T 1400 700 5 10 1 1 0 6 1 1
refdes=BTN[1:0]
}
C 1400 1100 1 0 0 in_port.sym  
{
T 1400 1100 5 10 1 1 0 6 1 1 
refdes=SYS_SPI_SCK
}
C 1400 1500 1 0 0 in_port.sym  
{
T 1400 1500 5 10 1 1 0 6 1 1 
refdes=SYS_SPI_MOSI
}
C 1400 1900 1 0 0 in_port.sym  
{
T 1400 1900 5 10 1 1 0 6 1 1 
refdes=RP_SPI_CE0N
}
C 1400 2300 1 0 0 in_port.sym  
{
T 1400 2300 5 10 1 1 0 6 1 1 
refdes=A_CLK
}
C 3900 300  1 0  0 out_port_vector.sym
{
T 4900 300 5  10 1 1 0 0 1 1 
refdes=PMOD3[7:0]
}
C 3900 700  1 0  0 out_port_vector.sym
{
T 4900 700 5  10 1 1 0 0 1 1 
refdes=LED[1:0]
}
C 3900 1100  1 0 0 out_port.sym
{
T 4900 1100 5  10 1 1 0 0 1 1
refdes=SYS_SPI_MISO
}
C 3900 1500  1 0  0 io_port_vector.sym
{
T 4900 1500 5  10 1 1 0 0 1 1 
refdes=PMOD4[7:0]
}
C 3900 1900  1 0  0 io_port_vector.sym
{
T 4900 1900 5  10 1 1 0 0 1 1 
refdes=PMOD2[7:0]
}
C 3900 2300  1 0  0 io_port_vector.sym
{
T 4900 2300 5  10 1 1 0 0 1 1 
refdes=PMOD1[7:0]
}
