#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 18 12:16:57 2024
# Process ID: 24100
# Current directory: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.xpr
# Log file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/vivado.log
# Journal file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name DMA_Loop_top_v1_0_project -directory D:/three_verilog/fpga_IP_define/DMA_Loop/DMA_Loop_top_v1_0_project d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
update_compile_order -fileset sources_1
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
reset_run synth_1
reset_run design_1_HDMI_Para_Cut_0_0_synth_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_de -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/DMA_Loop_top_0/inst/<const0>} {design_1_i/DMA_Loop_top_0/inst/<const0>_1} {design_1_i/DMA_Loop_top_0/inst/<const0>_2} {design_1_i/DMA_Loop_top_0/inst/<const0>_3} {design_1_i/DMA_Loop_top_0/inst/<const0>_4} {design_1_i/DMA_Loop_top_0/inst/<const0>_5} {design_1_i/DMA_Loop_top_0/inst/<const0>_6} {design_1_i/DMA_Loop_top_0/inst/<const0>_7} {design_1_i/DMA_Loop_top_0/inst/<const0>_8} {design_1_i/DMA_Loop_top_0/inst/<const0>_9} {design_1_i/DMA_Loop_top_0/inst/<const0>_10} {design_1_i/DMA_Loop_top_0/inst/<const0>_11} {design_1_i/DMA_Loop_top_0/inst/<const0>_12} {design_1_i/DMA_Loop_top_0/inst/<const0>_13} {design_1_i/DMA_Loop_top_0/inst/<const0>_14} {design_1_i/DMA_Loop_top_0/inst/<const0>_15} {design_1_i/DMA_Loop_top_0/inst/<const0>_16} {design_1_i/DMA_Loop_top_0/inst/<const0>_17} {design_1_i/DMA_Loop_top_0/inst/<const0>_18} {design_1_i/DMA_Loop_top_0/inst/<const0>_19} {design_1_i/DMA_Loop_top_0/inst/<const0>_20} {design_1_i/DMA_Loop_top_0/inst/<const0>_21} {design_1_i/DMA_Loop_top_0/inst/<const0>_22} {design_1_i/DMA_Loop_top_0/inst/<const0>_23} {design_1_i/DMA_Loop_top_0/inst/<const0>_24} {design_1_i/DMA_Loop_top_0/inst/<const0>_25} {design_1_i/DMA_Loop_top_0/inst/<const0>_26} {design_1_i/DMA_Loop_top_0/inst/<const0>_27} {design_1_i/DMA_Loop_top_0/inst/<const0>_28} {design_1_i/DMA_Loop_top_0/inst/<const0>_29} {design_1_i/DMA_Loop_top_0/inst/axi_araddr} {design_1_i/DMA_Loop_top_0/inst/axi_arvalid} {design_1_i/DMA_Loop_top_0/inst/D_Total_Frame_Offset} {design_1_i/DMA_Loop_top_0/inst/I_Post_de} {design_1_i/DMA_Loop_top_0/inst/I_Post_vs} {design_1_i/DMA_Loop_top_0/inst/I_rd_start} {design_1_i/DMA_Loop_top_0/inst/I_wr_index} {design_1_i/DMA_Loop_top_0/inst/M_AXI_ARREADY} {design_1_i/DMA_Loop_top_0/inst/O_Post_data} {design_1_i/DMA_Loop_top_0/inst/O_Post_data_1} {design_1_i/DMA_Loop_top_0/inst/O_Post_Start} {design_1_i/DMA_Loop_top_0/inst/rd_base_addr} {design_1_i/DMA_Loop_top_0/inst/rd_brust_end} {design_1_i/DMA_Loop_top_0/inst/rd_brust_now} {design_1_i/DMA_Loop_top_0/inst/rd_brust_Req} {design_1_i/DMA_Loop_top_0/inst/rd_brust_start} {design_1_i/DMA_Loop_top_0/inst/rd_index_ptr} {design_1_i/DMA_Loop_top_0/inst/rd_start_cycle} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {design_1_i/DMA_Loop_top_0/inst/D_rd_burst_times} {design_1_i/DMA_Loop_top_0/inst/I_D_Size} {design_1_i/DMA_Loop_top_0/inst/Post_hcnt} {design_1_i/DMA_Loop_top_0/inst/Post_vcnt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
set_property location {7 2598 773} [get_bd_cells ila_0]
set_property CONFIG.C_DATA_DEPTH {4096} [get_bd_cells ila_0]
set_property location {4 1449 159} [get_bd_cells ila_0]
set_property location {3 1055 149} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins ila_0/clk]
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {3 1040 162} [get_bd_cells ila_0]
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins ila_0/clk]
save_bd_design
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 design_1_ila_0_1_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
wait_on_run design_1_ila_0_1_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.RD_Base_addr {0x03000000} \
  CONFIG.WR_Base_addr {0x02000000} \
] [get_bd_cells DMA_Loop_top_0]
endgroup
save_bd_design
delete_bd_objs [get_bd_cells ila_0]
save_bd_design
reset_run synth_1
reset_run design_1_DMA_Loop_top_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_de -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_de -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
