{
  "module_name": "cs42l43-regs.h",
  "hash_id": "fc025814f8a0ee7ff3faab1e08c23dddcacf998aa4f12e80bfcf3282158ab1e3",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/cs42l43-regs.h",
  "human_readable_source": " \n \n\n#ifndef CS42L43_CORE_REGS_H\n#define CS42L43_CORE_REGS_H\n\n \n#define CS42L43_GEN_INT_STAT_1\t\t\t\t\t0x000000C0\n#define CS42L43_GEN_INT_MASK_1\t\t\t\t\t0x000000C1\n#define CS42L43_DEVID\t\t\t\t\t\t0x00003000\n#define CS42L43_REVID\t\t\t\t\t\t0x00003004\n#define CS42L43_RELID\t\t\t\t\t\t0x0000300C\n#define CS42L43_SFT_RESET\t\t\t\t\t0x00003020\n#define CS42L43_DRV_CTRL1\t\t\t\t\t0x00006004\n#define CS42L43_DRV_CTRL3\t\t\t\t\t0x0000600C\n#define CS42L43_DRV_CTRL4\t\t\t\t\t0x00006010\n#define CS42L43_DRV_CTRL_5\t\t\t\t\t0x00006014\n#define CS42L43_GPIO_CTRL1\t\t\t\t\t0x00006034\n#define CS42L43_GPIO_CTRL2\t\t\t\t\t0x00006038\n#define CS42L43_GPIO_STS\t\t\t\t\t0x0000603C\n#define CS42L43_GPIO_FN_SEL\t\t\t\t\t0x00006040\n#define CS42L43_MCLK_SRC_SEL\t\t\t\t\t0x00007004\n#define CS42L43_CCM_BLK_CLK_CONTROL\t\t\t\t0x00007010\n#define CS42L43_SAMPLE_RATE1\t\t\t\t\t0x00007014\n#define CS42L43_SAMPLE_RATE2\t\t\t\t\t0x00007018\n#define CS42L43_SAMPLE_RATE3\t\t\t\t\t0x0000701C\n#define CS42L43_SAMPLE_RATE4\t\t\t\t\t0x00007020\n#define CS42L43_PLL_CONTROL\t\t\t\t\t0x00007034\n#define CS42L43_FS_SELECT1\t\t\t\t\t0x00007038\n#define CS42L43_FS_SELECT2\t\t\t\t\t0x0000703C\n#define CS42L43_FS_SELECT3\t\t\t\t\t0x00007040\n#define CS42L43_FS_SELECT4\t\t\t\t\t0x00007044\n#define CS42L43_PDM_CONTROL\t\t\t\t\t0x0000704C\n#define CS42L43_ASP_CLK_CONFIG1\t\t\t\t\t0x00007058\n#define CS42L43_ASP_CLK_CONFIG2\t\t\t\t\t0x0000705C\n#define CS42L43_OSC_DIV_SEL\t\t\t\t\t0x00007068\n#define CS42L43_ADC_B_CTRL1\t\t\t\t\t0x00008000\n#define CS42L43_ADC_B_CTRL2\t\t\t\t\t0x00008004\n#define CS42L43_DECIM_HPF_WNF_CTRL1\t\t\t\t0x0000803C\n#define CS42L43_DECIM_HPF_WNF_CTRL2\t\t\t\t0x00008040\n#define CS42L43_DECIM_HPF_WNF_CTRL3\t\t\t\t0x00008044\n#define CS42L43_DECIM_HPF_WNF_CTRL4\t\t\t\t0x00008048\n#define CS42L43_DMIC_PDM_CTRL\t\t\t\t\t0x0000804C\n#define CS42L43_DECIM_VOL_CTRL_CH1_CH2\t\t\t\t0x00008050\n#define CS42L43_DECIM_VOL_CTRL_CH3_CH4\t\t\t\t0x00008054\n#define CS42L43_DECIM_VOL_CTRL_UPDATE\t\t\t\t0x00008058\n#define CS42L43_INTP_VOLUME_CTRL1\t\t\t\t0x00009008\n#define CS42L43_INTP_VOLUME_CTRL2\t\t\t\t0x0000900C\n#define CS42L43_AMP1_2_VOL_RAMP\t\t\t\t\t0x00009010\n#define CS42L43_ASP_CTRL\t\t\t\t\t0x0000A000\n#define CS42L43_ASP_FSYNC_CTRL1\t\t\t\t\t0x0000A004\n#define CS42L43_ASP_FSYNC_CTRL2\t\t\t\t\t0x0000A008\n#define CS42L43_ASP_FSYNC_CTRL3\t\t\t\t\t0x0000A00C\n#define CS42L43_ASP_FSYNC_CTRL4\t\t\t\t\t0x0000A010\n#define CS42L43_ASP_DATA_CTRL\t\t\t\t\t0x0000A018\n#define CS42L43_ASP_RX_EN\t\t\t\t\t0x0000A020\n#define CS42L43_ASP_TX_EN\t\t\t\t\t0x0000A024\n#define CS42L43_ASP_RX_CH1_CTRL\t\t\t\t\t0x0000A028\n#define CS42L43_ASP_RX_CH2_CTRL\t\t\t\t\t0x0000A02C\n#define CS42L43_ASP_RX_CH3_CTRL\t\t\t\t\t0x0000A030\n#define CS42L43_ASP_RX_CH4_CTRL\t\t\t\t\t0x0000A034\n#define CS42L43_ASP_RX_CH5_CTRL\t\t\t\t\t0x0000A038\n#define CS42L43_ASP_RX_CH6_CTRL\t\t\t\t\t0x0000A03C\n#define CS42L43_ASP_TX_CH1_CTRL\t\t\t\t\t0x0000A068\n#define CS42L43_ASP_TX_CH2_CTRL\t\t\t\t\t0x0000A06C\n#define CS42L43_ASP_TX_CH3_CTRL\t\t\t\t\t0x0000A070\n#define CS42L43_ASP_TX_CH4_CTRL\t\t\t\t\t0x0000A074\n#define CS42L43_ASP_TX_CH5_CTRL\t\t\t\t\t0x0000A078\n#define CS42L43_ASP_TX_CH6_CTRL\t\t\t\t\t0x0000A07C\n#define CS42L43_OTP_REVISION_ID\t\t\t\t\t0x0000B02C\n#define CS42L43_ASPTX1_INPUT\t\t\t\t\t0x0000C200\n#define CS42L43_ASPTX2_INPUT\t\t\t\t\t0x0000C210\n#define CS42L43_ASPTX3_INPUT\t\t\t\t\t0x0000C220\n#define CS42L43_ASPTX4_INPUT\t\t\t\t\t0x0000C230\n#define CS42L43_ASPTX5_INPUT\t\t\t\t\t0x0000C240\n#define CS42L43_ASPTX6_INPUT\t\t\t\t\t0x0000C250\n#define CS42L43_SWIRE_DP1_CH1_INPUT\t\t\t\t0x0000C280\n#define CS42L43_SWIRE_DP1_CH2_INPUT\t\t\t\t0x0000C290\n#define CS42L43_SWIRE_DP1_CH3_INPUT\t\t\t\t0x0000C2A0\n#define CS42L43_SWIRE_DP1_CH4_INPUT\t\t\t\t0x0000C2B0\n#define CS42L43_SWIRE_DP2_CH1_INPUT\t\t\t\t0x0000C2C0\n#define CS42L43_SWIRE_DP2_CH2_INPUT\t\t\t\t0x0000C2D0\n#define CS42L43_SWIRE_DP3_CH1_INPUT\t\t\t\t0x0000C2E0\n#define CS42L43_SWIRE_DP3_CH2_INPUT\t\t\t\t0x0000C2F0\n#define CS42L43_SWIRE_DP4_CH1_INPUT\t\t\t\t0x0000C300\n#define CS42L43_SWIRE_DP4_CH2_INPUT\t\t\t\t0x0000C310\n#define CS42L43_ASRC_INT1_INPUT1\t\t\t\t0x0000C400\n#define CS42L43_ASRC_INT2_INPUT1\t\t\t\t0x0000C410\n#define CS42L43_ASRC_INT3_INPUT1\t\t\t\t0x0000C420\n#define CS42L43_ASRC_INT4_INPUT1\t\t\t\t0x0000C430\n#define CS42L43_ASRC_DEC1_INPUT1\t\t\t\t0x0000C440\n#define CS42L43_ASRC_DEC2_INPUT1\t\t\t\t0x0000C450\n#define CS42L43_ASRC_DEC3_INPUT1\t\t\t\t0x0000C460\n#define CS42L43_ASRC_DEC4_INPUT1\t\t\t\t0x0000C470\n#define CS42L43_ISRC1INT1_INPUT1\t\t\t\t0x0000C500\n#define CS42L43_ISRC1INT2_INPUT1\t\t\t\t0x0000C510\n#define CS42L43_ISRC1DEC1_INPUT1\t\t\t\t0x0000C520\n#define CS42L43_ISRC1DEC2_INPUT1\t\t\t\t0x0000C530\n#define CS42L43_ISRC2INT1_INPUT1\t\t\t\t0x0000C540\n#define CS42L43_ISRC2INT2_INPUT1\t\t\t\t0x0000C550\n#define CS42L43_ISRC2DEC1_INPUT1\t\t\t\t0x0000C560\n#define CS42L43_ISRC2DEC2_INPUT1\t\t\t\t0x0000C570\n#define CS42L43_EQ1MIX_INPUT1\t\t\t\t\t0x0000C580\n#define CS42L43_EQ1MIX_INPUT2\t\t\t\t\t0x0000C584\n#define CS42L43_EQ1MIX_INPUT3\t\t\t\t\t0x0000C588\n#define CS42L43_EQ1MIX_INPUT4\t\t\t\t\t0x0000C58C\n#define CS42L43_EQ2MIX_INPUT1\t\t\t\t\t0x0000C590\n#define CS42L43_EQ2MIX_INPUT2\t\t\t\t\t0x0000C594\n#define CS42L43_EQ2MIX_INPUT3\t\t\t\t\t0x0000C598\n#define CS42L43_EQ2MIX_INPUT4\t\t\t\t\t0x0000C59C\n#define CS42L43_SPDIF1_INPUT1\t\t\t\t\t0x0000C600\n#define CS42L43_SPDIF2_INPUT1\t\t\t\t\t0x0000C610\n#define CS42L43_AMP1MIX_INPUT1\t\t\t\t\t0x0000C620\n#define CS42L43_AMP1MIX_INPUT2\t\t\t\t\t0x0000C624\n#define CS42L43_AMP1MIX_INPUT3\t\t\t\t\t0x0000C628\n#define CS42L43_AMP1MIX_INPUT4\t\t\t\t\t0x0000C62C\n#define CS42L43_AMP2MIX_INPUT1\t\t\t\t\t0x0000C630\n#define CS42L43_AMP2MIX_INPUT2\t\t\t\t\t0x0000C634\n#define CS42L43_AMP2MIX_INPUT3\t\t\t\t\t0x0000C638\n#define CS42L43_AMP2MIX_INPUT4\t\t\t\t\t0x0000C63C\n#define CS42L43_AMP3MIX_INPUT1\t\t\t\t\t0x0000C640\n#define CS42L43_AMP3MIX_INPUT2\t\t\t\t\t0x0000C644\n#define CS42L43_AMP3MIX_INPUT3\t\t\t\t\t0x0000C648\n#define CS42L43_AMP3MIX_INPUT4\t\t\t\t\t0x0000C64C\n#define CS42L43_AMP4MIX_INPUT1\t\t\t\t\t0x0000C650\n#define CS42L43_AMP4MIX_INPUT2\t\t\t\t\t0x0000C654\n#define CS42L43_AMP4MIX_INPUT3\t\t\t\t\t0x0000C658\n#define CS42L43_AMP4MIX_INPUT4\t\t\t\t\t0x0000C65C\n#define CS42L43_ASRC_INT_ENABLES\t\t\t\t0x0000E000\n#define CS42L43_ASRC_DEC_ENABLES\t\t\t\t0x0000E004\n#define CS42L43_PDNCNTL\t\t\t\t\t\t0x00010000\n#define CS42L43_RINGSENSE_DEB_CTRL\t\t\t\t0x0001001C\n#define CS42L43_TIPSENSE_DEB_CTRL\t\t\t\t0x00010020\n#define CS42L43_TIP_RING_SENSE_INTERRUPT_STATUS\t\t\t0x00010028\n#define CS42L43_HS2\t\t\t\t\t\t0x00010040\n#define CS42L43_HS_STAT\t\t\t\t\t\t0x00010048\n#define CS42L43_MCU_SW_INTERRUPT\t\t\t\t0x00010094\n#define CS42L43_STEREO_MIC_CTRL\t\t\t\t\t0x000100A4\n#define CS42L43_STEREO_MIC_CLAMP_CTRL\t\t\t\t0x000100C4\n#define CS42L43_BLOCK_EN2\t\t\t\t\t0x00010104\n#define CS42L43_BLOCK_EN3\t\t\t\t\t0x00010108\n#define CS42L43_BLOCK_EN4\t\t\t\t\t0x0001010C\n#define CS42L43_BLOCK_EN5\t\t\t\t\t0x00010110\n#define CS42L43_BLOCK_EN6\t\t\t\t\t0x00010114\n#define CS42L43_BLOCK_EN7\t\t\t\t\t0x00010118\n#define CS42L43_BLOCK_EN8\t\t\t\t\t0x0001011C\n#define CS42L43_BLOCK_EN9\t\t\t\t\t0x00010120\n#define CS42L43_BLOCK_EN10\t\t\t\t\t0x00010124\n#define CS42L43_BLOCK_EN11\t\t\t\t\t0x00010128\n#define CS42L43_TONE_CH1_CTRL\t\t\t\t\t0x00010134\n#define CS42L43_TONE_CH2_CTRL\t\t\t\t\t0x00010138\n#define CS42L43_MIC_DETECT_CONTROL_1\t\t\t\t0x00011074\n#define CS42L43_DETECT_STATUS_1\t\t\t\t\t0x0001107C\n#define CS42L43_HS_BIAS_SENSE_AND_CLAMP_AUTOCONTROL\t\t0x00011090\n#define CS42L43_MIC_DETECT_CONTROL_ANDROID\t\t\t0x000110B0\n#define CS42L43_ISRC1_CTRL\t\t\t\t\t0x00012004\n#define CS42L43_ISRC2_CTRL\t\t\t\t\t0x00013004\n#define CS42L43_CTRL_REG\t\t\t\t\t0x00014000\n#define CS42L43_FDIV_FRAC\t\t\t\t\t0x00014004\n#define CS42L43_CAL_RATIO\t\t\t\t\t0x00014008\n#define CS42L43_SPI_CLK_CONFIG1\t\t\t\t\t0x00016004\n#define CS42L43_SPI_CONFIG1\t\t\t\t\t0x00016010\n#define CS42L43_SPI_CONFIG2\t\t\t\t\t0x00016014\n#define CS42L43_SPI_CONFIG3\t\t\t\t\t0x00016018\n#define CS42L43_SPI_CONFIG4\t\t\t\t\t0x00016024\n#define CS42L43_SPI_STATUS1\t\t\t\t\t0x00016100\n#define CS42L43_SPI_STATUS2\t\t\t\t\t0x00016104\n#define CS42L43_TRAN_CONFIG1\t\t\t\t\t0x00016200\n#define CS42L43_TRAN_CONFIG2\t\t\t\t\t0x00016204\n#define CS42L43_TRAN_CONFIG3\t\t\t\t\t0x00016208\n#define CS42L43_TRAN_CONFIG4\t\t\t\t\t0x0001620C\n#define CS42L43_TRAN_CONFIG5\t\t\t\t\t0x00016220\n#define CS42L43_TRAN_CONFIG6\t\t\t\t\t0x00016224\n#define CS42L43_TRAN_CONFIG7\t\t\t\t\t0x00016228\n#define CS42L43_TRAN_CONFIG8\t\t\t\t\t0x0001622C\n#define CS42L43_TRAN_STATUS1\t\t\t\t\t0x00016300\n#define CS42L43_TRAN_STATUS2\t\t\t\t\t0x00016304\n#define CS42L43_TRAN_STATUS3\t\t\t\t\t0x00016308\n#define CS42L43_TX_DATA\t\t\t\t\t\t0x00016400\n#define CS42L43_RX_DATA\t\t\t\t\t\t0x00016600\n#define CS42L43_DACCNFG1\t\t\t\t\t0x00017000\n#define CS42L43_DACCNFG2\t\t\t\t\t0x00017004\n#define CS42L43_HPPATHVOL\t\t\t\t\t0x0001700C\n#define CS42L43_PGAVOL\t\t\t\t\t\t0x00017014\n#define CS42L43_LOADDETRESULTS\t\t\t\t\t0x00017018\n#define CS42L43_LOADDETENA\t\t\t\t\t0x00017024\n#define CS42L43_CTRL\t\t\t\t\t\t0x00017028\n#define CS42L43_COEFF_DATA_IN0\t\t\t\t\t0x00018000\n#define CS42L43_COEFF_RD_WR0\t\t\t\t\t0x00018008\n#define CS42L43_INIT_DONE0\t\t\t\t\t0x00018010\n#define CS42L43_START_EQZ0\t\t\t\t\t0x00018014\n#define CS42L43_MUTE_EQ_IN0\t\t\t\t\t0x0001801C\n#define CS42L43_DECIM_INT\t\t\t\t\t0x0001B000\n#define CS42L43_EQ_INT\t\t\t\t\t\t0x0001B004\n#define CS42L43_ASP_INT\t\t\t\t\t\t0x0001B008\n#define CS42L43_PLL_INT\t\t\t\t\t\t0x0001B00C\n#define CS42L43_SOFT_INT\t\t\t\t\t0x0001B010\n#define CS42L43_SWIRE_INT\t\t\t\t\t0x0001B014\n#define CS42L43_MSM_INT\t\t\t\t\t\t0x0001B018\n#define CS42L43_ACC_DET_INT\t\t\t\t\t0x0001B01C\n#define CS42L43_I2C_TGT_INT\t\t\t\t\t0x0001B020\n#define CS42L43_SPI_MSTR_INT\t\t\t\t\t0x0001B024\n#define CS42L43_SW_TO_SPI_BRIDGE_INT\t\t\t\t0x0001B028\n#define CS42L43_OTP_INT\t\t\t\t\t\t0x0001B02C\n#define CS42L43_CLASS_D_AMP_INT\t\t\t\t\t0x0001B030\n#define CS42L43_GPIO_INT\t\t\t\t\t0x0001B034\n#define CS42L43_ASRC_INT\t\t\t\t\t0x0001B038\n#define CS42L43_HPOUT_INT\t\t\t\t\t0x0001B03C\n#define CS42L43_DECIM_MASK\t\t\t\t\t0x0001B0A0\n#define CS42L43_EQ_MIX_MASK\t\t\t\t\t0x0001B0A4\n#define CS42L43_ASP_MASK\t\t\t\t\t0x0001B0A8\n#define CS42L43_PLL_MASK\t\t\t\t\t0x0001B0AC\n#define CS42L43_SOFT_MASK\t\t\t\t\t0x0001B0B0\n#define CS42L43_SWIRE_MASK\t\t\t\t\t0x0001B0B4\n#define CS42L43_MSM_MASK\t\t\t\t\t0x0001B0B8\n#define CS42L43_ACC_DET_MASK\t\t\t\t\t0x0001B0BC\n#define CS42L43_I2C_TGT_MASK\t\t\t\t\t0x0001B0C0\n#define CS42L43_SPI_MSTR_MASK\t\t\t\t\t0x0001B0C4\n#define CS42L43_SW_TO_SPI_BRIDGE_MASK\t\t\t\t0x0001B0C8\n#define CS42L43_OTP_MASK\t\t\t\t\t0x0001B0CC\n#define CS42L43_CLASS_D_AMP_MASK\t\t\t\t0x0001B0D0\n#define CS42L43_GPIO_INT_MASK\t\t\t\t\t0x0001B0D4\n#define CS42L43_ASRC_MASK\t\t\t\t\t0x0001B0D8\n#define CS42L43_HPOUT_MASK\t\t\t\t\t0x0001B0DC\n#define CS42L43_DECIM_INT_SHADOW\t\t\t\t0x0001B300\n#define CS42L43_EQ_MIX_INT_SHADOW\t\t\t\t0x0001B304\n#define CS42L43_ASP_INT_SHADOW\t\t\t\t\t0x0001B308\n#define CS42L43_PLL_INT_SHADOW\t\t\t\t\t0x0001B30C\n#define CS42L43_SOFT_INT_SHADOW\t\t\t\t\t0x0001B310\n#define CS42L43_SWIRE_INT_SHADOW\t\t\t\t0x0001B314\n#define CS42L43_MSM_INT_SHADOW\t\t\t\t\t0x0001B318\n#define CS42L43_ACC_DET_INT_SHADOW\t\t\t\t0x0001B31C\n#define CS42L43_I2C_TGT_INT_SHADOW\t\t\t\t0x0001B320\n#define CS42L43_SPI_MSTR_INT_SHADOW\t\t\t\t0x0001B324\n#define CS42L43_SW_TO_SPI_BRIDGE_SHADOW\t\t\t\t0x0001B328\n#define CS42L43_OTP_INT_SHADOW\t\t\t\t\t0x0001B32C\n#define CS42L43_CLASS_D_AMP_INT_SHADOW\t\t\t\t0x0001B330\n#define CS42L43_GPIO_SHADOW\t\t\t\t\t0x0001B334\n#define CS42L43_ASRC_SHADOW\t\t\t\t\t0x0001B338\n#define CS42L43_HP_OUT_SHADOW\t\t\t\t\t0x0001B33C\n#define CS42L43_BOOT_CONTROL\t\t\t\t\t0x00101000\n#define CS42L43_BLOCK_EN\t\t\t\t\t0x00101008\n#define CS42L43_SHUTTER_CONTROL\t\t\t\t\t0x0010100C\n#define CS42L43_MCU_SW_REV\t\t\t\t\t0x00114000\n#define CS42L43_PATCH_START_ADDR\t\t\t\t0x00114004\n#define CS42L43_NEED_CONFIGS\t\t\t\t\t0x0011400C\n#define CS42L43_BOOT_STATUS\t\t\t\t\t0x0011401C\n#define CS42L43_FW_SH_BOOT_CFG_NEED_CONFIGS\t\t\t0x0011F8F8\n#define CS42L43_FW_MISSION_CTRL_NEED_CONFIGS\t\t\t0x0011FE00\n#define CS42L43_FW_MISSION_CTRL_HAVE_CONFIGS\t\t\t0x0011FE04\n#define CS42L43_FW_MISSION_CTRL_MM_CTRL_SELECTION\t\t0x0011FE0C\n#define CS42L43_FW_MISSION_CTRL_MM_MCU_CFG_REG\t\t\t0x0011FE10\n#define CS42L43_MCU_RAM_MAX\t\t\t\t\t0x0011FFFF\n\n \n#define CS42L43_DEVID_VAL\t\t\t\t\t0x00042A43\n\n \n#define CS42L43_INT_STAT_GEN1_MASK\t\t\t\t0x00000001\n#define CS42L43_INT_STAT_GEN1_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SFT_RESET_MASK\t\t\t\t\t0xFF000000\n#define CS42L43_SFT_RESET_SHIFT\t\t\t\t\t24\n\n#define CS42L43_SFT_RESET_VAL\t\t\t\t\t0x5A000000\n\n \n#define CS42L43_ASP_DOUT_DRV_MASK\t\t\t\t0x00038000\n#define CS42L43_ASP_DOUT_DRV_SHIFT\t\t\t\t15\n#define CS42L43_ASP_FSYNC_DRV_MASK\t\t\t\t0x00000E00\n#define CS42L43_ASP_FSYNC_DRV_SHIFT\t\t\t\t9\n#define CS42L43_ASP_BCLK_DRV_MASK\t\t\t\t0x000001C0\n#define CS42L43_ASP_BCLK_DRV_SHIFT\t\t\t\t6\n\n \n#define CS42L43_I2C_ADDR_DRV_MASK\t\t\t\t0x30000000\n#define CS42L43_I2C_ADDR_DRV_SHIFT\t\t\t\t28\n#define CS42L43_I2C_SDA_DRV_MASK\t\t\t\t0x0C000000\n#define CS42L43_I2C_SDA_DRV_SHIFT\t\t\t\t26\n#define CS42L43_PDMOUT2_CLK_DRV_MASK\t\t\t\t0x00E00000\n#define CS42L43_PDMOUT2_CLK_DRV_SHIFT\t\t\t\t21\n#define CS42L43_PDMOUT2_DATA_DRV_MASK\t\t\t\t0x001C0000\n#define CS42L43_PDMOUT2_DATA_DRV_SHIFT\t\t\t\t18\n#define CS42L43_PDMOUT1_CLK_DRV_MASK\t\t\t\t0x00038000\n#define CS42L43_PDMOUT1_CLK_DRV_SHIFT\t\t\t\t15\n#define CS42L43_PDMOUT1_DATA_DRV_MASK\t\t\t\t0x00007000\n#define CS42L43_PDMOUT1_DATA_DRV_SHIFT\t\t\t\t12\n#define CS42L43_SPI_MISO_DRV_MASK\t\t\t\t0x00000038\n#define CS42L43_SPI_MISO_DRV_SHIFT\t\t\t\t3\n\n \n#define CS42L43_GPIO3_DRV_MASK\t\t\t\t\t0x00000E00\n#define CS42L43_GPIO3_DRV_SHIFT\t\t\t\t\t9\n#define CS42L43_GPIO2_DRV_MASK\t\t\t\t\t0x000001C0\n#define CS42L43_GPIO2_DRV_SHIFT\t\t\t\t\t6\n#define CS42L43_GPIO1_DRV_MASK\t\t\t\t\t0x00000038\n#define CS42L43_GPIO1_DRV_SHIFT\t\t\t\t\t3\n\n \n#define CS42L43_I2C_SCL_DRV_MASK\t\t\t\t0x18000000\n#define CS42L43_I2C_SCL_DRV_SHIFT\t\t\t\t27\n#define CS42L43_SPI_SCK_DRV_MASK\t\t\t\t0x07000000\n#define CS42L43_SPI_SCK_DRV_SHIFT\t\t\t\t24\n#define CS42L43_SPI_MOSI_DRV_MASK\t\t\t\t0x00E00000\n#define CS42L43_SPI_MOSI_DRV_SHIFT\t\t\t\t21\n#define CS42L43_SPI_SSB_DRV_MASK\t\t\t\t0x001C0000\n#define CS42L43_SPI_SSB_DRV_SHIFT\t\t\t\t18\n#define CS42L43_ASP_DIN_DRV_MASK\t\t\t\t0x000001C0\n#define CS42L43_ASP_DIN_DRV_SHIFT\t\t\t\t6\n\n \n#define CS42L43_GPIO3_POL_MASK\t\t\t\t\t0x00040000\n#define CS42L43_GPIO3_POL_SHIFT\t\t\t\t\t18\n#define CS42L43_GPIO2_POL_MASK\t\t\t\t\t0x00020000\n#define CS42L43_GPIO2_POL_SHIFT\t\t\t\t\t17\n#define CS42L43_GPIO1_POL_MASK\t\t\t\t\t0x00010000\n#define CS42L43_GPIO1_POL_SHIFT\t\t\t\t\t16\n#define CS42L43_GPIO3_LVL_MASK\t\t\t\t\t0x00000400\n#define CS42L43_GPIO3_LVL_SHIFT\t\t\t\t\t10\n#define CS42L43_GPIO2_LVL_MASK\t\t\t\t\t0x00000200\n#define CS42L43_GPIO2_LVL_SHIFT\t\t\t\t\t9\n#define CS42L43_GPIO1_LVL_MASK\t\t\t\t\t0x00000100\n#define CS42L43_GPIO1_LVL_SHIFT\t\t\t\t\t8\n#define CS42L43_GPIO3_DIR_MASK\t\t\t\t\t0x00000004\n#define CS42L43_GPIO3_DIR_SHIFT\t\t\t\t\t2\n#define CS42L43_GPIO2_DIR_MASK\t\t\t\t\t0x00000002\n#define CS42L43_GPIO2_DIR_SHIFT\t\t\t\t\t1\n#define CS42L43_GPIO1_DIR_MASK\t\t\t\t\t0x00000001\n#define CS42L43_GPIO1_DIR_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_GPIO3_DEGLITCH_BYP_MASK\t\t\t\t0x00000004\n#define CS42L43_GPIO3_DEGLITCH_BYP_SHIFT\t\t\t2\n#define CS42L43_GPIO2_DEGLITCH_BYP_MASK\t\t\t\t0x00000002\n#define CS42L43_GPIO2_DEGLITCH_BYP_SHIFT\t\t\t1\n#define CS42L43_GPIO1_DEGLITCH_BYP_MASK\t\t\t\t0x00000001\n#define CS42L43_GPIO1_DEGLITCH_BYP_SHIFT\t\t\t0\n\n \n#define CS42L43_GPIO3_STS_MASK\t\t\t\t\t0x00000004\n#define CS42L43_GPIO3_STS_SHIFT\t\t\t\t\t2\n#define CS42L43_GPIO2_STS_MASK\t\t\t\t\t0x00000002\n#define CS42L43_GPIO2_STS_SHIFT\t\t\t\t\t1\n#define CS42L43_GPIO1_STS_MASK\t\t\t\t\t0x00000001\n#define CS42L43_GPIO1_STS_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_GPIO3_FN_SEL_MASK\t\t\t\t0x00000004\n#define CS42L43_GPIO3_FN_SEL_SHIFT\t\t\t\t2\n#define CS42L43_GPIO1_FN_SEL_MASK\t\t\t\t0x00000001\n#define CS42L43_GPIO1_FN_SEL_SHIFT\t\t\t\t0\n\n \n#define CS42L43_OSC_PLL_MCLK_SEL_MASK\t\t\t\t0x00000001\n#define CS42L43_OSC_PLL_MCLK_SEL_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SAMPLE_RATE_MASK\t\t\t\t0x0000001F\n#define CS42L43_SAMPLE_RATE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PLL_REFCLK_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_PLL_REFCLK_EN_SHIFT\t\t\t\t3\n#define CS42L43_PLL_REFCLK_DIV_MASK\t\t\t\t0x00000006\n#define CS42L43_PLL_REFCLK_DIV_SHIFT\t\t\t\t1\n#define CS42L43_PLL_REFCLK_SRC_MASK\t\t\t\t0x00000001\n#define CS42L43_PLL_REFCLK_SRC_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_RATE_MASK\t\t\t\t\t0x00000003\n#define CS42L43_ASP_RATE_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_ASRC_DEC_OUT_RATE_MASK\t\t\t\t0x000000C0\n#define CS42L43_ASRC_DEC_OUT_RATE_SHIFT\t\t\t\t6\n#define CS42L43_ASRC_INT_OUT_RATE_MASK\t\t\t\t0x00000030\n#define CS42L43_ASRC_INT_OUT_RATE_SHIFT\t\t\t\t4\n#define CS42L43_ASRC_DEC_IN_RATE_MASK\t\t\t\t0x0000000C\n#define CS42L43_ASRC_DEC_IN_RATE_SHIFT\t\t\t\t2\n#define CS42L43_ASRC_INT_IN_RATE_MASK\t\t\t\t0x00000003\n#define CS42L43_ASRC_INT_IN_RATE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HPOUT_RATE_MASK\t\t\t\t\t0x0000C000\n#define CS42L43_HPOUT_RATE_SHIFT\t\t\t\t14\n#define CS42L43_EQZ_RATE_MASK\t\t\t\t\t0x00003000\n#define CS42L43_EQZ_RATE_SHIFT\t\t\t\t\t12\n#define CS42L43_DIAGGEN_RATE_MASK\t\t\t\t0x00000C00\n#define CS42L43_DIAGGEN_RATE_SHIFT\t\t\t\t10\n#define CS42L43_DECIM_CH4_RATE_MASK\t\t\t\t0x00000300\n#define CS42L43_DECIM_CH4_RATE_SHIFT\t\t\t\t8\n#define CS42L43_DECIM_CH3_RATE_MASK\t\t\t\t0x000000C0\n#define CS42L43_DECIM_CH3_RATE_SHIFT\t\t\t\t6\n#define CS42L43_DECIM_CH2_RATE_MASK\t\t\t\t0x00000030\n#define CS42L43_DECIM_CH2_RATE_SHIFT\t\t\t\t4\n#define CS42L43_DECIM_CH1_RATE_MASK\t\t\t\t0x0000000C\n#define CS42L43_DECIM_CH1_RATE_SHIFT\t\t\t\t2\n#define CS42L43_AMP1_2_RATE_MASK\t\t\t\t0x00000003\n#define CS42L43_AMP1_2_RATE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SW_DP7_RATE_MASK\t\t\t\t0x00C00000\n#define CS42L43_SW_DP7_RATE_SHIFT\t\t\t\t22\n#define CS42L43_SW_DP6_RATE_MASK\t\t\t\t0x00300000\n#define CS42L43_SW_DP6_RATE_SHIFT\t\t\t\t20\n#define CS42L43_SPDIF_RATE_MASK\t\t\t\t\t0x000C0000\n#define CS42L43_SPDIF_RATE_SHIFT\t\t\t\t18\n#define CS42L43_SW_DP5_RATE_MASK\t\t\t\t0x00030000\n#define CS42L43_SW_DP5_RATE_SHIFT\t\t\t\t16\n#define CS42L43_SW_DP4_RATE_MASK\t\t\t\t0x0000C000\n#define CS42L43_SW_DP4_RATE_SHIFT\t\t\t\t14\n#define CS42L43_SW_DP3_RATE_MASK\t\t\t\t0x00003000\n#define CS42L43_SW_DP3_RATE_SHIFT\t\t\t\t12\n#define CS42L43_SW_DP2_RATE_MASK\t\t\t\t0x00000C00\n#define CS42L43_SW_DP2_RATE_SHIFT\t\t\t\t10\n#define CS42L43_SW_DP1_RATE_MASK\t\t\t\t0x00000300\n#define CS42L43_SW_DP1_RATE_SHIFT\t\t\t\t8\n#define CS42L43_ISRC2_LOW_RATE_MASK\t\t\t\t0x000000C0\n#define CS42L43_ISRC2_LOW_RATE_SHIFT\t\t\t\t6\n#define CS42L43_ISRC2_HIGH_RATE_MASK\t\t\t\t0x00000030\n#define CS42L43_ISRC2_HIGH_RATE_SHIFT\t\t\t\t4\n#define CS42L43_ISRC1_LOW_RATE_MASK\t\t\t\t0x0000000C\n#define CS42L43_ISRC1_LOW_RATE_SHIFT\t\t\t\t2\n#define CS42L43_ISRC1_HIGH_RATE_MASK\t\t\t\t0x00000003\n#define CS42L43_ISRC1_HIGH_RATE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PDM2_CLK_DIV_MASK\t\t\t\t0x0000000C\n#define CS42L43_PDM2_CLK_DIV_SHIFT\t\t\t\t2\n#define CS42L43_PDM1_CLK_DIV_MASK\t\t\t\t0x00000003\n#define CS42L43_PDM1_CLK_DIV_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_BCLK_N_MASK\t\t\t\t\t0x03FF0000\n#define CS42L43_ASP_BCLK_N_SHIFT\t\t\t\t16\n#define CS42L43_ASP_BCLK_M_MASK\t\t\t\t\t0x000003FF\n#define CS42L43_ASP_BCLK_M_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_MASTER_MODE_MASK\t\t\t\t0x00000002\n#define CS42L43_ASP_MASTER_MODE_SHIFT\t\t\t\t1\n#define CS42L43_ASP_BCLK_INV_MASK\t\t\t\t0x00000001\n#define CS42L43_ASP_BCLK_INV_SHIFT\t\t\t\t0\n\n \n#define CS42L43_OSC_DIV2_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_OSC_DIV2_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PGA_WIDESWING_MODE_EN_MASK\t\t\t0x00000080\n#define CS42L43_PGA_WIDESWING_MODE_EN_SHIFT\t\t\t7\n#define CS42L43_ADC_AIN_SEL_MASK\t\t\t\t0x00000010\n#define CS42L43_ADC_AIN_SEL_SHIFT\t\t\t\t4\n#define CS42L43_ADC_PGA_GAIN_MASK\t\t\t\t0x0000000F\n#define CS42L43_ADC_PGA_GAIN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_DECIM_WNF_CF_MASK\t\t\t\t0x00000070\n#define CS42L43_DECIM_WNF_CF_SHIFT\t\t\t\t4\n#define CS42L43_DECIM_WNF_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_DECIM_WNF_EN_SHIFT\t\t\t\t3\n#define CS42L43_DECIM_HPF_CF_MASK\t\t\t\t0x00000006\n#define CS42L43_DECIM_HPF_CF_SHIFT\t\t\t\t1\n#define CS42L43_DECIM_HPF_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_DECIM_HPF_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PDM2R_INV_MASK\t\t\t\t\t0x00000020\n#define CS42L43_PDM2R_INV_SHIFT\t\t\t\t\t5\n#define CS42L43_PDM2L_INV_MASK\t\t\t\t\t0x00000010\n#define CS42L43_PDM2L_INV_SHIFT\t\t\t\t\t4\n#define CS42L43_PDM1R_INV_MASK\t\t\t\t\t0x00000008\n#define CS42L43_PDM1R_INV_SHIFT\t\t\t\t\t3\n#define CS42L43_PDM1L_INV_MASK\t\t\t\t\t0x00000004\n#define CS42L43_PDM1L_INV_SHIFT\t\t\t\t\t2\n\n \n#define CS42L43_DECIM2_MUTE_MASK\t\t\t\t0x80000000\n#define CS42L43_DECIM2_MUTE_SHIFT\t\t\t\t31\n#define CS42L43_DECIM2_VOL_MASK\t\t\t\t\t0x3FC00000\n#define CS42L43_DECIM2_VOL_SHIFT\t\t\t\t22\n#define CS42L43_DECIM2_VD_RAMP_MASK\t\t\t\t0x00380000\n#define CS42L43_DECIM2_VD_RAMP_SHIFT\t\t\t\t19\n#define CS42L43_DECIM2_VI_RAMP_MASK\t\t\t\t0x00070000\n#define CS42L43_DECIM2_VI_RAMP_SHIFT\t\t\t\t16\n#define CS42L43_DECIM1_MUTE_MASK\t\t\t\t0x00008000\n#define CS42L43_DECIM1_MUTE_SHIFT\t\t\t\t15\n#define CS42L43_DECIM1_VOL_MASK\t\t\t\t\t0x00003FC0\n#define CS42L43_DECIM1_VOL_SHIFT\t\t\t\t6\n#define CS42L43_DECIM1_VD_RAMP_MASK\t\t\t\t0x00000038\n#define CS42L43_DECIM1_VD_RAMP_SHIFT\t\t\t\t3\n#define CS42L43_DECIM1_VI_RAMP_MASK\t\t\t\t0x00000007\n#define CS42L43_DECIM1_VI_RAMP_SHIFT\t\t\t\t0\n\n \n#define CS42L43_DECIM4_MUTE_MASK\t\t\t\t0x80000000\n#define CS42L43_DECIM4_MUTE_SHIFT\t\t\t\t31\n#define CS42L43_DECIM4_VOL_MASK\t\t\t\t\t0x3FC00000\n#define CS42L43_DECIM4_VOL_SHIFT\t\t\t\t22\n#define CS42L43_DECIM4_VD_RAMP_MASK\t\t\t\t0x00380000\n#define CS42L43_DECIM4_VD_RAMP_SHIFT\t\t\t\t19\n#define CS42L43_DECIM4_VI_RAMP_MASK\t\t\t\t0x00070000\n#define CS42L43_DECIM4_VI_RAMP_SHIFT\t\t\t\t16\n#define CS42L43_DECIM3_MUTE_MASK\t\t\t\t0x00008000\n#define CS42L43_DECIM3_MUTE_SHIFT\t\t\t\t15\n#define CS42L43_DECIM3_VOL_MASK\t\t\t\t\t0x00003FC0\n#define CS42L43_DECIM3_VOL_SHIFT\t\t\t\t6\n#define CS42L43_DECIM3_VD_RAMP_MASK\t\t\t\t0x00000038\n#define CS42L43_DECIM3_VD_RAMP_SHIFT\t\t\t\t3\n#define CS42L43_DECIM3_VI_RAMP_MASK\t\t\t\t0x00000007\n#define CS42L43_DECIM3_VI_RAMP_SHIFT\t\t\t\t0\n\n \n#define CS42L43_DECIM4_VOL_UPDATE_MASK\t\t\t\t0x00000008\n#define CS42L43_DECIM4_VOL_UPDATE_SHIFT\t\t\t\t3\n#define CS42L43_DECIM3_VOL_UPDATE_MASK\t\t\t\t0x00000004\n#define CS42L43_DECIM3_VOL_UPDATE_SHIFT\t\t\t\t2\n#define CS42L43_DECIM2_VOL_UPDATE_MASK\t\t\t\t0x00000002\n#define CS42L43_DECIM2_VOL_UPDATE_SHIFT\t\t\t\t1\n#define CS42L43_DECIM1_VOL_UPDATE_MASK\t\t\t\t0x00000001\n#define CS42L43_DECIM1_VOL_UPDATE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_AMP1_2_VU_MASK\t\t\t\t\t0x00000200\n#define CS42L43_AMP1_2_VU_SHIFT\t\t\t\t\t9\n#define CS42L43_AMP_MUTE_MASK\t\t\t\t\t0x00000100\n#define CS42L43_AMP_MUTE_SHIFT\t\t\t\t\t8\n#define CS42L43_AMP_VOL_MASK\t\t\t\t\t0x000000FF\n#define CS42L43_AMP_VOL_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_AMP1_2_VD_RAMP_MASK\t\t\t\t0x00000070\n#define CS42L43_AMP1_2_VD_RAMP_SHIFT\t\t\t\t4\n#define CS42L43_AMP1_2_VI_RAMP_MASK\t\t\t\t0x00000007\n#define CS42L43_AMP1_2_VI_RAMP_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_FSYNC_MODE_MASK\t\t\t\t0x00000004\n#define CS42L43_ASP_FSYNC_MODE_SHIFT\t\t\t\t2\n#define CS42L43_ASP_BCLK_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ASP_BCLK_EN_SHIFT\t\t\t\t1\n#define CS42L43_ASP_FSYNC_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ASP_FSYNC_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_FSYNC_M_MASK\t\t\t\t0x0007FFFF\n#define CS42L43_ASP_FSYNC_M_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_FSYNC_IN_INV_MASK\t\t\t\t0x00000002\n#define CS42L43_ASP_FSYNC_IN_INV_SHIFT\t\t\t\t1\n#define CS42L43_ASP_FSYNC_OUT_INV_MASK\t\t\t\t0x00000001\n#define CS42L43_ASP_FSYNC_OUT_INV_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_NUM_BCLKS_PER_FSYNC_MASK\t\t\t0x00001FFE\n#define CS42L43_ASP_NUM_BCLKS_PER_FSYNC_SHIFT\t\t\t1\n\n \n#define CS42L43_ASP_FSYNC_FRAME_START_PHASE_MASK\t\t0x00000008\n#define CS42L43_ASP_FSYNC_FRAME_START_PHASE_SHIFT\t\t3\n#define CS42L43_ASP_FSYNC_FRAME_START_DLY_MASK\t\t\t0x00000007\n#define CS42L43_ASP_FSYNC_FRAME_START_DLY_SHIFT\t\t\t0\n\n \n#define CS42L43_ASP_RX_CH6_EN_MASK\t\t\t\t0x00000020\n#define CS42L43_ASP_RX_CH6_EN_SHIFT\t\t\t\t5\n#define CS42L43_ASP_RX_CH5_EN_MASK\t\t\t\t0x00000010\n#define CS42L43_ASP_RX_CH5_EN_SHIFT\t\t\t\t4\n#define CS42L43_ASP_RX_CH4_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_ASP_RX_CH4_EN_SHIFT\t\t\t\t3\n#define CS42L43_ASP_RX_CH3_EN_MASK\t\t\t\t0x00000004\n#define CS42L43_ASP_RX_CH3_EN_SHIFT\t\t\t\t2\n#define CS42L43_ASP_RX_CH2_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ASP_RX_CH2_EN_SHIFT\t\t\t\t1\n#define CS42L43_ASP_RX_CH1_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ASP_RX_CH1_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_TX_CH6_EN_MASK\t\t\t\t0x00000020\n#define CS42L43_ASP_TX_CH6_EN_SHIFT\t\t\t\t5\n#define CS42L43_ASP_TX_CH5_EN_MASK\t\t\t\t0x00000010\n#define CS42L43_ASP_TX_CH5_EN_SHIFT\t\t\t\t4\n#define CS42L43_ASP_TX_CH4_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_ASP_TX_CH4_EN_SHIFT\t\t\t\t3\n#define CS42L43_ASP_TX_CH3_EN_MASK\t\t\t\t0x00000004\n#define CS42L43_ASP_TX_CH3_EN_SHIFT\t\t\t\t2\n#define CS42L43_ASP_TX_CH2_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ASP_TX_CH2_EN_SHIFT\t\t\t\t1\n#define CS42L43_ASP_TX_CH1_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ASP_TX_CH1_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASP_CH_WIDTH_MASK\t\t\t\t0x001F0000\n#define CS42L43_ASP_CH_WIDTH_SHIFT\t\t\t\t16\n#define CS42L43_ASP_CH_SLOT_MASK\t\t\t\t0x00001FFE\n#define CS42L43_ASP_CH_SLOT_SHIFT\t\t\t\t1\n#define CS42L43_ASP_CH_SLOT_PHASE_MASK\t\t\t\t0x00000001\n#define CS42L43_ASP_CH_SLOT_PHASE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_MIXER_VOL_MASK\t\t\t\t\t0x00FE0000\n#define CS42L43_MIXER_VOL_SHIFT\t\t\t\t\t17\n#define CS42L43_MIXER_SRC_MASK\t\t\t\t\t0x000001FF\n#define CS42L43_MIXER_SRC_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_ASRC_INT4_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_ASRC_INT4_EN_SHIFT\t\t\t\t3\n#define CS42L43_ASRC_INT3_EN_MASK\t\t\t\t0x00000004\n#define CS42L43_ASRC_INT3_EN_SHIFT\t\t\t\t2\n#define CS42L43_ASRC_INT2_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ASRC_INT2_EN_SHIFT\t\t\t\t1\n#define CS42L43_ASRC_INT1_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ASRC_INT1_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ASRC_DEC4_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_ASRC_DEC4_EN_SHIFT\t\t\t\t3\n#define CS42L43_ASRC_DEC3_EN_MASK\t\t\t\t0x00000004\n#define CS42L43_ASRC_DEC3_EN_SHIFT\t\t\t\t2\n#define CS42L43_ASRC_DEC2_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ASRC_DEC2_EN_SHIFT\t\t\t\t1\n#define CS42L43_ASRC_DEC1_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ASRC_DEC1_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_RING_SENSE_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_RING_SENSE_EN_SHIFT\t\t\t\t1\n\n \n#define CS42L43_RINGSENSE_INV_MASK\t\t\t\t0x00000080\n#define CS42L43_RINGSENSE_INV_SHIFT\t\t\t\t7\n#define CS42L43_RINGSENSE_PULLUP_PDNB_MASK\t\t\t0x00000040\n#define CS42L43_RINGSENSE_PULLUP_PDNB_SHIFT\t\t\t6\n#define CS42L43_RINGSENSE_FALLING_DB_TIME_MASK\t\t\t0x00000038\n#define CS42L43_RINGSENSE_FALLING_DB_TIME_SHIFT\t\t\t3\n#define CS42L43_RINGSENSE_RISING_DB_TIME_MASK\t\t\t0x00000007\n#define CS42L43_RINGSENSE_RISING_DB_TIME_SHIFT\t\t\t0\n\n \n#define CS42L43_TIPSENSE_INV_MASK\t\t\t\t0x00000080\n#define CS42L43_TIPSENSE_INV_SHIFT\t\t\t\t7\n#define CS42L43_TIPSENSE_FALLING_DB_TIME_MASK\t\t\t0x00000038\n#define CS42L43_TIPSENSE_FALLING_DB_TIME_SHIFT\t\t\t3\n#define CS42L43_TIPSENSE_RISING_DB_TIME_MASK\t\t\t0x00000007\n#define CS42L43_TIPSENSE_RISING_DB_TIME_SHIFT\t\t\t0\n\n \n#define CS42L43_TIPSENSE_UNPLUG_DB_STS_MASK\t\t\t0x00000008\n#define CS42L43_TIPSENSE_UNPLUG_DB_STS_SHIFT\t\t\t3\n#define CS42L43_TIPSENSE_PLUG_DB_STS_MASK\t\t\t0x00000004\n#define CS42L43_TIPSENSE_PLUG_DB_STS_SHIFT\t\t\t2\n#define CS42L43_RINGSENSE_UNPLUG_DB_STS_MASK\t\t\t0x00000002\n#define CS42L43_RINGSENSE_UNPLUG_DB_STS_SHIFT\t\t\t1\n#define CS42L43_RINGSENSE_PLUG_DB_STS_MASK\t\t\t0x00000001\n#define CS42L43_RINGSENSE_PLUG_DB_STS_SHIFT\t\t\t0\n\n \n#define CS42L43_HS_CLAMP_DISABLE_MASK\t\t\t\t0x10000000\n#define CS42L43_HS_CLAMP_DISABLE_SHIFT\t\t\t\t28\n#define CS42L43_HSBIAS_RAMP_MASK\t\t\t\t0x0C000000\n#define CS42L43_HSBIAS_RAMP_SHIFT\t\t\t\t26\n#define CS42L43_HSDET_MODE_MASK\t\t\t\t\t0x00018000\n#define CS42L43_HSDET_MODE_SHIFT\t\t\t\t15\n#define CS42L43_HSDET_MANUAL_MODE_MASK\t\t\t\t0x00006000\n#define CS42L43_HSDET_MANUAL_MODE_SHIFT\t\t\t\t13\n#define CS42L43_AUTO_HSDET_TIME_MASK\t\t\t\t0x00000700\n#define CS42L43_AUTO_HSDET_TIME_SHIFT\t\t\t\t8\n#define CS42L43_AMP3_4_GNDREF_HS3_SEL_MASK\t\t\t0x00000080\n#define CS42L43_AMP3_4_GNDREF_HS3_SEL_SHIFT\t\t\t7\n#define CS42L43_AMP3_4_GNDREF_HS4_SEL_MASK\t\t\t0x00000040\n#define CS42L43_AMP3_4_GNDREF_HS4_SEL_SHIFT\t\t\t6\n#define CS42L43_HSBIAS_GNDREF_HS3_SEL_MASK\t\t\t0x00000020\n#define CS42L43_HSBIAS_GNDREF_HS3_SEL_SHIFT\t\t\t5\n#define CS42L43_HSBIAS_GNDREF_HS4_SEL_MASK\t\t\t0x00000010\n#define CS42L43_HSBIAS_GNDREF_HS4_SEL_SHIFT\t\t\t4\n#define CS42L43_HSBIAS_OUT_HS3_SEL_MASK\t\t\t\t0x00000008\n#define CS42L43_HSBIAS_OUT_HS3_SEL_SHIFT\t\t\t3\n#define CS42L43_HSBIAS_OUT_HS4_SEL_MASK\t\t\t\t0x00000004\n#define CS42L43_HSBIAS_OUT_HS4_SEL_SHIFT\t\t\t2\n#define CS42L43_HSGND_HS3_SEL_MASK\t\t\t\t0x00000002\n#define CS42L43_HSGND_HS3_SEL_SHIFT\t\t\t\t1\n#define CS42L43_HSGND_HS4_SEL_MASK\t\t\t\t0x00000001\n#define CS42L43_HSGND_HS4_SEL_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HSDET_TYPE_STS_MASK\t\t\t\t0x00000007\n#define CS42L43_HSDET_TYPE_STS_SHIFT\t\t\t\t0\n\n \n#define CS42L43_CONTROL_IND_MASK\t\t\t\t0x00000004\n#define CS42L43_CONTROL_IND_SHIFT\t\t\t\t2\n#define CS42L43_CONFIGS_IND_MASK\t\t\t\t0x00000002\n#define CS42L43_CONFIGS_IND_SHIFT\t\t\t\t1\n#define CS42L43_PATCH_IND_MASK\t\t\t\t\t0x00000001\n#define CS42L43_PATCH_IND_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_HS2_BIAS_SENSE_EN_MASK\t\t\t\t0x00000020\n#define CS42L43_HS2_BIAS_SENSE_EN_SHIFT\t\t\t\t5\n#define CS42L43_HS1_BIAS_SENSE_EN_MASK\t\t\t\t0x00000010\n#define CS42L43_HS1_BIAS_SENSE_EN_SHIFT\t\t\t\t4\n#define CS42L43_HS2_BIAS_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_HS2_BIAS_EN_SHIFT\t\t\t\t3\n#define CS42L43_HS1_BIAS_EN_MASK\t\t\t\t0x00000004\n#define CS42L43_HS1_BIAS_EN_SHIFT\t\t\t\t2\n#define CS42L43_JACK_STEREO_CONFIG_MASK\t\t\t\t0x00000003\n#define CS42L43_JACK_STEREO_CONFIG_SHIFT\t\t\t0\n\n \n#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_VAL_MASK\t\t0x00000002\n#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_VAL_SHIFT\t\t1\n#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_MASK\t\t\t0x00000001\n#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_SHIFT\t\t\t0\n\n \n#define CS42L43_SPI_MSTR_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_SPI_MSTR_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PDM2_DIN_R_EN_MASK\t\t\t\t0x00000020\n#define CS42L43_PDM2_DIN_R_EN_SHIFT\t\t\t\t5\n#define CS42L43_PDM2_DIN_L_EN_MASK\t\t\t\t0x00000010\n#define CS42L43_PDM2_DIN_L_EN_SHIFT\t\t\t\t4\n#define CS42L43_PDM1_DIN_R_EN_MASK\t\t\t\t0x00000008\n#define CS42L43_PDM1_DIN_R_EN_SHIFT\t\t\t\t3\n#define CS42L43_PDM1_DIN_L_EN_MASK\t\t\t\t0x00000004\n#define CS42L43_PDM1_DIN_L_EN_SHIFT\t\t\t\t2\n#define CS42L43_ADC2_EN_MASK\t\t\t\t\t0x00000002\n#define CS42L43_ADC2_EN_SHIFT\t\t\t\t\t1\n#define CS42L43_ADC1_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_ADC1_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_ASRC_DEC_BANK_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ASRC_DEC_BANK_EN_SHIFT\t\t\t\t1\n#define CS42L43_ASRC_INT_BANK_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ASRC_INT_BANK_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ISRC2_BANK_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ISRC2_BANK_EN_SHIFT\t\t\t\t1\n#define CS42L43_ISRC1_BANK_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ISRC1_BANK_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_MIXER_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_MIXER_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_EQ_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_EQ_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_HP_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_HP_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_TONE_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_TONE_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_AMP2_EN_MASK\t\t\t\t\t0x00000002\n#define CS42L43_AMP2_EN_SHIFT\t\t\t\t\t1\n#define CS42L43_AMP1_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_AMP1_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_SPDIF_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_SPDIF_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_TONE_FREQ_MASK\t\t\t\t\t0x00000070\n#define CS42L43_TONE_FREQ_SHIFT\t\t\t\t\t4\n#define CS42L43_TONE_SEL_MASK\t\t\t\t\t0x0000000F\n#define CS42L43_TONE_SEL_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_BUTTON_DETECT_MODE_MASK\t\t\t\t0x00000018\n#define CS42L43_BUTTON_DETECT_MODE_SHIFT\t\t\t3\n#define CS42L43_HSBIAS_MODE_MASK\t\t\t\t0x00000006\n#define CS42L43_HSBIAS_MODE_SHIFT\t\t\t\t1\n#define CS42L43_MIC_LVL_DET_DISABLE_MASK\t\t\t0x00000001\n#define CS42L43_MIC_LVL_DET_DISABLE_SHIFT\t\t\t0\n\n \n#define CS42L43_HSDET_DC_STS_MASK\t\t\t\t0x01FF0000\n#define CS42L43_HSDET_DC_STS_SHIFT\t\t\t\t16\n#define CS42L43_JACKDET_STS_MASK\t\t\t\t0x00000080\n#define CS42L43_JACKDET_STS_SHIFT\t\t\t\t7\n#define CS42L43_HSBIAS_CLAMP_STS_MASK\t\t\t\t0x00000040\n#define CS42L43_HSBIAS_CLAMP_STS_SHIFT\t\t\t\t6\n\n \n#define CS42L43_JACKDET_MODE_MASK\t\t\t\t0xC0000000\n#define CS42L43_JACKDET_MODE_SHIFT\t\t\t\t30\n#define CS42L43_JACKDET_INV_MASK\t\t\t\t0x20000000\n#define CS42L43_JACKDET_INV_SHIFT\t\t\t\t29\n#define CS42L43_JACKDET_DB_TIME_MASK\t\t\t\t0x03000000\n#define CS42L43_JACKDET_DB_TIME_SHIFT\t\t\t\t24\n#define CS42L43_S0_AUTO_ADCMUTE_DISABLE_MASK\t\t\t0x00800000\n#define CS42L43_S0_AUTO_ADCMUTE_DISABLE_SHIFT\t\t\t23\n#define CS42L43_HSBIAS_SENSE_EN_MASK\t\t\t\t0x00000080\n#define CS42L43_HSBIAS_SENSE_EN_SHIFT\t\t\t\t7\n#define CS42L43_AUTO_HSBIAS_CLAMP_EN_MASK\t\t\t0x00000040\n#define CS42L43_AUTO_HSBIAS_CLAMP_EN_SHIFT\t\t\t6\n#define CS42L43_JACKDET_SENSE_EN_MASK\t\t\t\t0x00000020\n#define CS42L43_JACKDET_SENSE_EN_SHIFT\t\t\t\t5\n#define CS42L43_HSBIAS_SENSE_TRIP_MASK\t\t\t\t0x00000007\n#define CS42L43_HSBIAS_SENSE_TRIP_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HSDET_LVL_COMBWIDTH_MASK\t\t\t0xC0000000\n#define CS42L43_HSDET_LVL_COMBWIDTH_SHIFT\t\t\t30\n#define CS42L43_HSDET_LVL2_THRESH_MASK\t\t\t\t0x01FF0000\n#define CS42L43_HSDET_LVL2_THRESH_SHIFT\t\t\t\t16\n#define CS42L43_HSDET_LVL1_THRESH_MASK\t\t\t\t0x000001FF\n#define CS42L43_HSDET_LVL1_THRESH_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ISRC_INT2_EN_MASK\t\t\t\t0x00000200\n#define CS42L43_ISRC_INT2_EN_SHIFT\t\t\t\t9\n#define CS42L43_ISRC_INT1_EN_MASK\t\t\t\t0x00000100\n#define CS42L43_ISRC_INT1_EN_SHIFT\t\t\t\t8\n#define CS42L43_ISRC_DEC2_EN_MASK\t\t\t\t0x00000002\n#define CS42L43_ISRC_DEC2_EN_SHIFT\t\t\t\t1\n#define CS42L43_ISRC_DEC1_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_ISRC_DEC1_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PLL_MODE_BYPASS_500_MASK\t\t\t0x00000004\n#define CS42L43_PLL_MODE_BYPASS_500_SHIFT\t\t\t2\n#define CS42L43_PLL_MODE_BYPASS_1029_MASK\t\t\t0x00000002\n#define CS42L43_PLL_MODE_BYPASS_1029_SHIFT\t\t\t1\n#define CS42L43_PLL_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_PLL_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_PLL_DIV_INT_MASK\t\t\t\t0xFF000000\n#define CS42L43_PLL_DIV_INT_SHIFT\t\t\t\t24\n#define CS42L43_PLL_DIV_FRAC_BYTE2_MASK\t\t\t\t0x00FF0000\n#define CS42L43_PLL_DIV_FRAC_BYTE2_SHIFT\t\t\t16\n#define CS42L43_PLL_DIV_FRAC_BYTE1_MASK\t\t\t\t0x0000FF00\n#define CS42L43_PLL_DIV_FRAC_BYTE1_SHIFT\t\t\t8\n#define CS42L43_PLL_DIV_FRAC_BYTE0_MASK\t\t\t\t0x000000FF\n#define CS42L43_PLL_DIV_FRAC_BYTE0_SHIFT\t\t\t0\n\n \n#define CS42L43_PLL_CAL_RATIO_MASK\t\t\t\t0x000000FF\n#define CS42L43_PLL_CAL_RATIO_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SCLK_DIV_MASK\t\t\t\t\t0x0000000F\n#define CS42L43_SCLK_DIV_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_SPI_SS_IDLE_DUR_MASK\t\t\t\t0x0F000000\n#define CS42L43_SPI_SS_IDLE_DUR_SHIFT\t\t\t\t24\n#define CS42L43_SPI_SS_DELAY_DUR_MASK\t\t\t\t0x000F0000\n#define CS42L43_SPI_SS_DELAY_DUR_SHIFT\t\t\t\t16\n#define CS42L43_SPI_THREE_WIRE_MASK\t\t\t\t0x00000100\n#define CS42L43_SPI_THREE_WIRE_SHIFT\t\t\t\t8\n#define CS42L43_SPI_DPHA_MASK\t\t\t\t\t0x00000040\n#define CS42L43_SPI_DPHA_SHIFT\t\t\t\t\t6\n#define CS42L43_SPI_CPHA_MASK\t\t\t\t\t0x00000020\n#define CS42L43_SPI_CPHA_SHIFT\t\t\t\t\t5\n#define CS42L43_SPI_CPOL_MASK\t\t\t\t\t0x00000010\n#define CS42L43_SPI_CPOL_SHIFT\t\t\t\t\t4\n#define CS42L43_SPI_SS_SEL_MASK\t\t\t\t\t0x00000007\n#define CS42L43_SPI_SS_SEL_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_SS_FRC_MASK\t\t\t\t\t0x00000001\n#define CS42L43_SPI_SS_FRC_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_WDT_ENA_MASK\t\t\t\t0x00000001\n#define CS42L43_SPI_WDT_ENA_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_STALL_ENA_MASK\t\t\t\t0x00010000\n#define CS42L43_SPI_STALL_ENA_SHIFT\t\t\t\t16\n\n \n#define CS42L43_SPI_ABORT_STS_MASK\t\t\t\t0x00000002\n#define CS42L43_SPI_ABORT_STS_SHIFT\t\t\t\t1\n#define CS42L43_SPI_DONE_STS_MASK\t\t\t\t0x00000001\n#define CS42L43_SPI_DONE_STS_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_RX_DONE_STS_MASK\t\t\t\t0x00000010\n#define CS42L43_SPI_RX_DONE_STS_SHIFT\t\t\t\t4\n#define CS42L43_SPI_TX_DONE_STS_MASK\t\t\t\t0x00000001\n#define CS42L43_SPI_TX_DONE_STS_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_START_MASK\t\t\t\t\t0x00000001\n#define CS42L43_SPI_START_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_SPI_ABORT_MASK\t\t\t\t\t0x00000001\n#define CS42L43_SPI_ABORT_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_SPI_WORD_SIZE_MASK\t\t\t\t0x00070000\n#define CS42L43_SPI_WORD_SIZE_SHIFT\t\t\t\t16\n#define CS42L43_SPI_CMD_MASK\t\t\t\t\t0x00000003\n#define CS42L43_SPI_CMD_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_SPI_TX_LENGTH_MASK\t\t\t\t0x0000FFFF\n#define CS42L43_SPI_TX_LENGTH_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_RX_LENGTH_MASK\t\t\t\t0x0000FFFF\n#define CS42L43_SPI_RX_LENGTH_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_TX_BLOCK_LENGTH_MASK\t\t\t0x0000000F\n#define CS42L43_SPI_TX_BLOCK_LENGTH_SHIFT\t\t\t0\n\n \n#define CS42L43_SPI_RX_BLOCK_LENGTH_MASK\t\t\t0x0000000F\n#define CS42L43_SPI_RX_BLOCK_LENGTH_SHIFT\t\t\t0\n\n \n#define CS42L43_SPI_RX_DONE_MASK\t\t\t\t0x00000010\n#define CS42L43_SPI_RX_DONE_SHIFT\t\t\t\t4\n#define CS42L43_SPI_TX_DONE_MASK\t\t\t\t0x00000001\n#define CS42L43_SPI_TX_DONE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_BUSY_STS_MASK\t\t\t\t0x00000100\n#define CS42L43_SPI_BUSY_STS_SHIFT\t\t\t\t8\n#define CS42L43_SPI_RX_REQUEST_MASK\t\t\t\t0x00000010\n#define CS42L43_SPI_RX_REQUEST_SHIFT\t\t\t\t4\n#define CS42L43_SPI_TX_REQUEST_MASK\t\t\t\t0x00000001\n#define CS42L43_SPI_TX_REQUEST_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_TX_BYTE_COUNT_MASK\t\t\t\t0x0000FFFF\n#define CS42L43_SPI_TX_BYTE_COUNT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_RX_BYTE_COUNT_MASK\t\t\t\t0x0000FFFF\n#define CS42L43_SPI_RX_BYTE_COUNT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_TX_DATA_MASK\t\t\t\t0xFFFFFFFF\n#define CS42L43_SPI_TX_DATA_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SPI_RX_DATA_MASK\t\t\t\t0xFFFFFFFF\n#define CS42L43_SPI_RX_DATA_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HP_MSTR_VOL_CTRL_EN_MASK\t\t\t0x00000008\n#define CS42L43_HP_MSTR_VOL_CTRL_EN_SHIFT\t\t\t3\n#define CS42L43_AMP4_INV_MASK\t\t\t\t\t0x00000002\n#define CS42L43_AMP4_INV_SHIFT\t\t\t\t\t1\n#define CS42L43_AMP3_INV_MASK\t\t\t\t\t0x00000001\n#define CS42L43_AMP3_INV_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_HP_AUTO_CLAMP_DISABLE_MASK\t\t\t0x00000002\n#define CS42L43_HP_AUTO_CLAMP_DISABLE_SHIFT\t\t\t1\n#define CS42L43_HP_HPF_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_HP_HPF_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_AMP4_PATH_VOL_MASK\t\t\t\t0x01FF0000\n#define CS42L43_AMP4_PATH_VOL_SHIFT\t\t\t\t16\n#define CS42L43_AMP3_PATH_VOL_MASK\t\t\t\t0x000001FF\n#define CS42L43_AMP3_PATH_VOL_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HP_PATH_VOL_RAMP_MASK\t\t\t\t0x0003C000\n#define CS42L43_HP_PATH_VOL_RAMP_SHIFT\t\t\t\t14\n#define CS42L43_HP_PATH_VOL_ZC_MASK\t\t\t\t0x00002000\n#define CS42L43_HP_PATH_VOL_ZC_SHIFT\t\t\t\t13\n#define CS42L43_HP_PATH_VOL_SFT_MASK\t\t\t\t0x00001000\n#define CS42L43_HP_PATH_VOL_SFT_SHIFT\t\t\t\t12\n#define CS42L43_HP_DIG_VOL_RAMP_MASK\t\t\t\t0x00000F00\n#define CS42L43_HP_DIG_VOL_RAMP_SHIFT\t\t\t\t8\n#define CS42L43_HP_ANA_VOL_RAMP_MASK\t\t\t\t0x0000000F\n#define CS42L43_HP_ANA_VOL_RAMP_SHIFT\t\t\t\t0\n\n \n#define CS42L43_AMP3_RES_DET_MASK\t\t\t\t0x00000003\n#define CS42L43_AMP3_RES_DET_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HPLOAD_DET_EN_MASK\t\t\t\t0x00000001\n#define CS42L43_HPLOAD_DET_EN_SHIFT\t\t\t\t0\n\n \n#define CS42L43_ADPTPWR_MODE_MASK\t\t\t\t0x00000007\n#define CS42L43_ADPTPWR_MODE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_WRITE_MODE_MASK\t\t\t\t\t0x00000002\n#define CS42L43_WRITE_MODE_SHIFT\t\t\t\t1\n\n \n#define CS42L43_INITIALIZE_DONE_MASK\t\t\t\t0x00000001\n#define CS42L43_INITIALIZE_DONE_SHIFT\t\t\t\t0\n\n \n#define CS42L43_START_FILTER_MASK\t\t\t\t0x00000001\n#define CS42L43_START_FILTER_SHIFT\t\t\t\t0\n\n \n#define CS42L43_MUTE_EQ_CH2_MASK\t\t\t\t0x00000002\n#define CS42L43_MUTE_EQ_CH2_SHIFT\t\t\t\t1\n#define CS42L43_MUTE_EQ_CH1_MASK\t\t\t\t0x00000001\n#define CS42L43_MUTE_EQ_CH1_SHIFT\t\t\t\t0\n\n \n#define CS42L43_PLL_LOST_LOCK_INT_MASK\t\t\t\t0x00000002\n#define CS42L43_PLL_LOST_LOCK_INT_SHIFT\t\t\t\t1\n#define CS42L43_PLL_READY_INT_MASK\t\t\t\t0x00000001\n#define CS42L43_PLL_READY_INT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_CONTROL_APPLIED_INT_MASK\t\t\t0x00000010\n#define CS42L43_CONTROL_APPLIED_INT_SHIFT\t\t\t4\n#define CS42L43_CONTROL_WARN_INT_MASK\t\t\t\t0x00000008\n#define CS42L43_CONTROL_WARN_INT_SHIFT\t\t\t\t3\n#define CS42L43_PATCH_WARN_INT_MASK\t\t\t\t0x00000002\n#define CS42L43_PATCH_WARN_INT_SHIFT\t\t\t\t1\n#define CS42L43_PATCH_APPLIED_INT_MASK\t\t\t\t0x00000001\n#define CS42L43_PATCH_APPLIED_INT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HP_STARTUP_DONE_INT_MASK\t\t\t0x00000800\n#define CS42L43_HP_STARTUP_DONE_INT_SHIFT\t\t\t11\n#define CS42L43_HP_SHUTDOWN_DONE_INT_MASK\t\t\t0x00000400\n#define CS42L43_HP_SHUTDOWN_DONE_INT_SHIFT\t\t\t10\n#define CS42L43_HSDET_DONE_INT_MASK\t\t\t\t0x00000200\n#define CS42L43_HSDET_DONE_INT_SHIFT\t\t\t\t9\n#define CS42L43_TIPSENSE_UNPLUG_DB_INT_MASK\t\t\t0x00000080\n#define CS42L43_TIPSENSE_UNPLUG_DB_INT_SHIFT\t\t\t7\n#define CS42L43_TIPSENSE_PLUG_DB_INT_MASK\t\t\t0x00000040\n#define CS42L43_TIPSENSE_PLUG_DB_INT_SHIFT\t\t\t6\n#define CS42L43_RINGSENSE_UNPLUG_DB_INT_MASK\t\t\t0x00000020\n#define CS42L43_RINGSENSE_UNPLUG_DB_INT_SHIFT\t\t\t5\n#define CS42L43_RINGSENSE_PLUG_DB_INT_MASK\t\t\t0x00000010\n#define CS42L43_RINGSENSE_PLUG_DB_INT_SHIFT\t\t\t4\n#define CS42L43_TIPSENSE_UNPLUG_PDET_INT_MASK\t\t\t0x00000008\n#define CS42L43_TIPSENSE_UNPLUG_PDET_INT_SHIFT\t\t\t3\n#define CS42L43_TIPSENSE_PLUG_PDET_INT_MASK\t\t\t0x00000004\n#define CS42L43_TIPSENSE_PLUG_PDET_INT_SHIFT\t\t\t2\n#define CS42L43_RINGSENSE_UNPLUG_PDET_INT_MASK\t\t\t0x00000002\n#define CS42L43_RINGSENSE_UNPLUG_PDET_INT_SHIFT\t\t\t1\n#define CS42L43_RINGSENSE_PLUG_PDET_INT_MASK\t\t\t0x00000001\n#define CS42L43_RINGSENSE_PLUG_PDET_INT_SHIFT\t\t\t0\n\n \n#define CS42L43_HS2_BIAS_SENSE_INT_MASK\t\t\t\t0x00000800\n#define CS42L43_HS2_BIAS_SENSE_INT_SHIFT\t\t\t11\n#define CS42L43_HS1_BIAS_SENSE_INT_MASK\t\t\t\t0x00000400\n#define CS42L43_HS1_BIAS_SENSE_INT_SHIFT\t\t\t10\n#define CS42L43_DC_DETECT1_FALSE_INT_MASK\t\t\t0x00000080\n#define CS42L43_DC_DETECT1_FALSE_INT_SHIFT\t\t\t7\n#define CS42L43_DC_DETECT1_TRUE_INT_MASK\t\t\t0x00000040\n#define CS42L43_DC_DETECT1_TRUE_INT_SHIFT\t\t\t6\n#define CS42L43_HSBIAS_CLAMPED_INT_MASK\t\t\t\t0x00000008\n#define CS42L43_HSBIAS_CLAMPED_INT_SHIFT\t\t\t3\n#define CS42L43_HS3_4_BIAS_SENSE_INT_MASK\t\t\t0x00000001\n#define CS42L43_HS3_4_BIAS_SENSE_INT_SHIFT\t\t\t0\n\n \n#define CS42L43_IRQ_SPI_STALLING_INT_MASK\t\t\t0x00000004\n#define CS42L43_IRQ_SPI_STALLING_INT_SHIFT\t\t\t2\n#define CS42L43_IRQ_SPI_STS_INT_MASK\t\t\t\t0x00000002\n#define CS42L43_IRQ_SPI_STS_INT_SHIFT\t\t\t\t1\n#define CS42L43_IRQ_SPI_BLOCK_INT_MASK\t\t\t\t0x00000001\n#define CS42L43_IRQ_SPI_BLOCK_INT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_SW2SPI_BUF_OVF_UDF_INT_MASK\t\t\t0x00000001\n#define CS42L43_SW2SPI_BUF_OVF_UDF_INT_SHIFT\t\t\t0\n\n \n#define CS42L43_AMP2_CLK_STOP_FAULT_INT_MASK\t\t\t0x00002000\n#define CS42L43_AMP2_CLK_STOP_FAULT_INT_SHIFT\t\t\t13\n#define CS42L43_AMP1_CLK_STOP_FAULT_INT_MASK\t\t\t0x00001000\n#define CS42L43_AMP1_CLK_STOP_FAULT_INT_SHIFT\t\t\t12\n#define CS42L43_AMP2_VDDSPK_FAULT_INT_MASK\t\t\t0x00000800\n#define CS42L43_AMP2_VDDSPK_FAULT_INT_SHIFT\t\t\t11\n#define CS42L43_AMP1_VDDSPK_FAULT_INT_MASK\t\t\t0x00000400\n#define CS42L43_AMP1_VDDSPK_FAULT_INT_SHIFT\t\t\t10\n#define CS42L43_AMP2_SHUTDOWN_DONE_INT_MASK\t\t\t0x00000200\n#define CS42L43_AMP2_SHUTDOWN_DONE_INT_SHIFT\t\t\t9\n#define CS42L43_AMP1_SHUTDOWN_DONE_INT_MASK\t\t\t0x00000100\n#define CS42L43_AMP1_SHUTDOWN_DONE_INT_SHIFT\t\t\t8\n#define CS42L43_AMP2_STARTUP_DONE_INT_MASK\t\t\t0x00000080\n#define CS42L43_AMP2_STARTUP_DONE_INT_SHIFT\t\t\t7\n#define CS42L43_AMP1_STARTUP_DONE_INT_MASK\t\t\t0x00000040\n#define CS42L43_AMP1_STARTUP_DONE_INT_SHIFT\t\t\t6\n#define CS42L43_AMP2_THERM_SHDN_INT_MASK\t\t\t0x00000020\n#define CS42L43_AMP2_THERM_SHDN_INT_SHIFT\t\t\t5\n#define CS42L43_AMP1_THERM_SHDN_INT_MASK\t\t\t0x00000010\n#define CS42L43_AMP1_THERM_SHDN_INT_SHIFT\t\t\t4\n#define CS42L43_AMP2_THERM_WARN_INT_MASK\t\t\t0x00000008\n#define CS42L43_AMP2_THERM_WARN_INT_SHIFT\t\t\t3\n#define CS42L43_AMP1_THERM_WARN_INT_MASK\t\t\t0x00000004\n#define CS42L43_AMP1_THERM_WARN_INT_SHIFT\t\t\t2\n#define CS42L43_AMP2_SCDET_INT_MASK\t\t\t\t0x00000002\n#define CS42L43_AMP2_SCDET_INT_SHIFT\t\t\t\t1\n#define CS42L43_AMP1_SCDET_INT_MASK\t\t\t\t0x00000001\n#define CS42L43_AMP1_SCDET_INT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_GPIO3_FALL_INT_MASK\t\t\t\t0x00000020\n#define CS42L43_GPIO3_FALL_INT_SHIFT\t\t\t\t5\n#define CS42L43_GPIO3_RISE_INT_MASK\t\t\t\t0x00000010\n#define CS42L43_GPIO3_RISE_INT_SHIFT\t\t\t\t4\n#define CS42L43_GPIO2_FALL_INT_MASK\t\t\t\t0x00000008\n#define CS42L43_GPIO2_FALL_INT_SHIFT\t\t\t\t3\n#define CS42L43_GPIO2_RISE_INT_MASK\t\t\t\t0x00000004\n#define CS42L43_GPIO2_RISE_INT_SHIFT\t\t\t\t2\n#define CS42L43_GPIO1_FALL_INT_MASK\t\t\t\t0x00000002\n#define CS42L43_GPIO1_FALL_INT_SHIFT\t\t\t\t1\n#define CS42L43_GPIO1_RISE_INT_MASK\t\t\t\t0x00000001\n#define CS42L43_GPIO1_RISE_INT_SHIFT\t\t\t\t0\n\n \n#define CS42L43_HP_ILIMIT_INT_MASK\t\t\t\t0x00000002\n#define CS42L43_HP_ILIMIT_INT_SHIFT\t\t\t\t1\n#define CS42L43_HP_LOADDET_DONE_INT_MASK\t\t\t0x00000001\n#define CS42L43_HP_LOADDET_DONE_INT_SHIFT\t\t\t0\n\n \n#define CS42L43_LOCK_HW_STS_MASK\t\t\t\t0x00000002\n#define CS42L43_LOCK_HW_STS_SHIFT\t\t\t\t1\n\n \n#define CS42L43_MCU_EN_MASK\t\t\t\t\t0x00000001\n#define CS42L43_MCU_EN_SHIFT\t\t\t\t\t0\n\n \n#define CS42L43_STATUS_SPK_SHUTTER_MUTE_MASK\t\t\t0x00008000\n#define CS42L43_STATUS_SPK_SHUTTER_MUTE_SHIFT\t\t\t15\n#define CS42L43_SPK_SHUTTER_CFG_MASK\t\t\t\t0x00000F00\n#define CS42L43_SPK_SHUTTER_CFG_SHIFT\t\t\t\t8\n#define CS42L43_STATUS_MIC_SHUTTER_MUTE_MASK\t\t\t0x00000080\n#define CS42L43_STATUS_MIC_SHUTTER_MUTE_SHIFT\t\t\t7\n#define CS42L43_MIC_SHUTTER_CFG_MASK\t\t\t\t0x0000000F\n#define CS42L43_MIC_SHUTTER_CFG_SHIFT\t\t\t\t0\n\n \n#define CS42L43_BIOS_SUBMINOR_REV_MASK\t\t\t\t0xFF000000\n#define CS42L43_BIOS_SUBMINOR_REV_SHIFT\t\t\t\t24\n#define CS42L43_BIOS_MINOR_REV_MASK\t\t\t\t0x00F00000\n#define CS42L43_BIOS_MINOR_REV_SHIFT\t\t\t\t20\n#define CS42L43_BIOS_MAJOR_REV_MASK\t\t\t\t0x000F0000\n#define CS42L43_BIOS_MAJOR_REV_SHIFT\t\t\t\t16\n#define CS42L43_FW_SUBMINOR_REV_MASK\t\t\t\t0x0000FF00\n#define CS42L43_FW_SUBMINOR_REV_SHIFT\t\t\t\t8\n#define CS42L43_FW_MINOR_REV_MASK\t\t\t\t0x000000F0\n#define CS42L43_FW_MINOR_REV_SHIFT\t\t\t\t4\n#define CS42L43_FW_MAJOR_REV_MASK\t\t\t\t0x0000000F\n#define CS42L43_FW_MAJOR_REV_SHIFT\t\t\t\t0\n\n \n#define CS42L43_FW_PATCH_NEED_CFG_MASK\t\t\t\t0x80000000\n#define CS42L43_FW_PATCH_NEED_CFG_SHIFT\t\t\t\t31\n\n \n#define CS42L43_FW_MM_CTRL_MCU_SEL_MASK\t\t\t\t0x00000001\n#define CS42L43_FW_MM_CTRL_MCU_SEL_SHIFT\t\t\t0\n\n \n#define CS42L43_FW_MISSION_CTRL_MM_MCU_CFG_DISABLE_VAL\t\t0xF05AA50F\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}