Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  5 14:02:31 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file exam2_B_timing_summary_routed.rpt -pb exam2_B_timing_summary_routed.pb -rpx exam2_B_timing_summary_routed.rpx -warn_on_violation
| Design       : exam2_B
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: db12/pb_one_pulse_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line57/num_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line58/num_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.112       -8.646                     14                 2114        0.073        0.000                      0                 2114        4.500        0.000                       0                   771  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.112       -8.646                     14                 1395        0.073        0.000                      0                 1395        4.500        0.000                       0                   771  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.037        0.000                      0                  719        0.334        0.000                      0                  719  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.112ns,  Total Violation       -8.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 5.583ns (50.247%)  route 5.528ns (49.753%))
  Logic Levels:           14  (CARRY4=6 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.404     6.929    kd/last_change[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.053 r  kd/guess_4[3]_i_111/O
                         net (fo=1, routed)           0.000     7.053    kd/guess_4[3]_i_111_n_0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     7.267 r  kd/guess_4_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     7.267    kd/guess_4_reg[3]_i_53_n_0
    SLICE_X34Y67         MUXF8 (Prop_muxf8_I1_O)      0.088     7.355 r  kd/guess_4_reg[3]_i_24/O
                         net (fo=1, routed)           1.018     8.373    kd/guess_4_reg[3]_i_24_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.319     8.692 r  kd/guess_4[3]_i_11/O
                         net (fo=1, routed)           0.000     8.692    kd/guess_4[3]_i_11_n_0
    SLICE_X36Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.909 r  kd/guess_4_reg[3]_i_7/O
                         net (fo=3, routed)           0.000     8.909    kd/guess_4_reg[3]_i_7_n_0
    SLICE_X36Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     9.003 r  kd/guess_password_reg[4]_i_14/O
                         net (fo=20, routed)          0.666     9.669    kd/guess_password_reg[4]_i_14_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.316     9.985 r  kd/guess_password[4]_i_15/O
                         net (fo=2, routed)           0.650    10.635    kd/guess_password[4]_i_15_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.759 r  kd/guess_password[14]_i_22/O
                         net (fo=1, routed)           0.000    10.759    kd/guess_password[14]_i_22_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.309 r  kd/guess_password_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.309    kd/guess_password_reg[14]_i_13_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.531 r  kd/guess_password_reg[14]_i_10/O[0]
                         net (fo=1, routed)           0.705    12.236    kd/guess_password3[9]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    13.175 r  kd/guess_password_reg[14]_i_7/O[3]
                         net (fo=1, routed)           0.597    13.772    kd/guess_password_reg[14]_i_7_n_4
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884    14.656 r  kd/guess_password_reg[14]_i_4/O[2]
                         net (fo=1, routed)           0.488    15.144    kd/p_0_in[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    15.846 r  kd/guess_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.846    kd/guess_password_reg[12]_i_1_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.180 r  kd/guess_password_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.180    guess_password0[14]
    SLICE_X39Y66         FDRE                                         r  guess_password_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  guess_password_reg[14]/C
                         clock pessimism              0.273    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.062    15.069    guess_password_reg[14]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -16.180    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 5.652ns (51.568%)  route 5.308ns (48.432%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.412    10.245    kd/set_11
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.124    10.369 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.492    10.861    kd/set_password[14]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.398 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.464    11.862    kd/set_password3[7]
    SLICE_X35Y66         LUT5 (Prop_lut5_I4_O)        0.302    12.164 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    12.164    kd/set_password[8]_i_9_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.565    kd/set_password_reg[8]_i_3_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.899 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.570    13.469    kd/set_password_reg[14]_i_7_n_6
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.303    13.772 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.772    kd/set_password[12]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    kd/set_password_reg[12]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.507 r  kd/set_password_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.516    15.023    kd/p_0_in__0[11]
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    15.706 r  kd/set_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.706    kd/set_password_reg[12]_i_1_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.029 r  kd/set_password_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.029    set_password0[14]
    SLICE_X34Y66         FDRE                                         r  set_password_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  set_password_reg[14]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.109    15.028    set_password_reg[14]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -16.029    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 5.472ns (49.745%)  route 5.528ns (50.255%))
  Logic Levels:           14  (CARRY4=6 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.404     6.929    kd/last_change[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.053 r  kd/guess_4[3]_i_111/O
                         net (fo=1, routed)           0.000     7.053    kd/guess_4[3]_i_111_n_0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     7.267 r  kd/guess_4_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     7.267    kd/guess_4_reg[3]_i_53_n_0
    SLICE_X34Y67         MUXF8 (Prop_muxf8_I1_O)      0.088     7.355 r  kd/guess_4_reg[3]_i_24/O
                         net (fo=1, routed)           1.018     8.373    kd/guess_4_reg[3]_i_24_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.319     8.692 r  kd/guess_4[3]_i_11/O
                         net (fo=1, routed)           0.000     8.692    kd/guess_4[3]_i_11_n_0
    SLICE_X36Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.909 r  kd/guess_4_reg[3]_i_7/O
                         net (fo=3, routed)           0.000     8.909    kd/guess_4_reg[3]_i_7_n_0
    SLICE_X36Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     9.003 r  kd/guess_password_reg[4]_i_14/O
                         net (fo=20, routed)          0.666     9.669    kd/guess_password_reg[4]_i_14_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.316     9.985 r  kd/guess_password[4]_i_15/O
                         net (fo=2, routed)           0.650    10.635    kd/guess_password[4]_i_15_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.759 r  kd/guess_password[14]_i_22/O
                         net (fo=1, routed)           0.000    10.759    kd/guess_password[14]_i_22_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.309 r  kd/guess_password_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.309    kd/guess_password_reg[14]_i_13_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.531 r  kd/guess_password_reg[14]_i_10/O[0]
                         net (fo=1, routed)           0.705    12.236    kd/guess_password3[9]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    13.175 r  kd/guess_password_reg[14]_i_7/O[3]
                         net (fo=1, routed)           0.597    13.772    kd/guess_password_reg[14]_i_7_n_4
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884    14.656 r  kd/guess_password_reg[14]_i_4/O[2]
                         net (fo=1, routed)           0.488    15.144    kd/p_0_in[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    15.846 r  kd/guess_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.846    kd/guess_password_reg[12]_i_1_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.069 r  kd/guess_password_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.069    guess_password0[13]
    SLICE_X39Y66         FDRE                                         r  guess_password_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  guess_password_reg[13]/C
                         clock pessimism              0.273    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.062    15.069    guess_password_reg[13]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.856ns  (logic 5.548ns (51.104%)  route 5.308ns (48.896%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.412    10.245    kd/set_11
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.124    10.369 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.492    10.861    kd/set_password[14]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.398 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.464    11.862    kd/set_password3[7]
    SLICE_X35Y66         LUT5 (Prop_lut5_I4_O)        0.302    12.164 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    12.164    kd/set_password[8]_i_9_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.565    kd/set_password_reg[8]_i_3_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.899 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.570    13.469    kd/set_password_reg[14]_i_7_n_6
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.303    13.772 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.772    kd/set_password[12]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    kd/set_password_reg[12]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.507 r  kd/set_password_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.516    15.023    kd/p_0_in__0[11]
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    15.706 r  kd/set_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.706    kd/set_password_reg[12]_i_1_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.925 r  kd/set_password_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.925    set_password0[13]
    SLICE_X34Y66         FDRE                                         r  set_password_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  set_password_reg[13]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.109    15.028    set_password_reg[13]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 5.326ns (49.314%)  route 5.474ns (50.686%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.684    10.517    kd/set_11
    SLICE_X37Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  kd/guess_password[14]_i_23/O
                         net (fo=1, routed)           0.000    10.641    kd/guess_password[14]_i_23_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.065 r  kd/guess_password_reg[14]_i_13/O[1]
                         net (fo=2, routed)           0.899    11.964    kd/guess_password3[6]
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.303    12.267 r  kd/guess_password[8]_i_10/O
                         net (fo=1, routed)           0.000    12.267    kd/guess_password[8]_i_10_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.665 r  kd/guess_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.665    kd/guess_password_reg[8]_i_3_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.999 r  kd/guess_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.449    13.447    kd/guess_password_reg[14]_i_7_n_6
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.303    13.750 r  kd/guess_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.750    kd/guess_password[12]_i_4_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.126 r  kd/guess_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.126    kd/guess_password_reg[12]_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.345 r  kd/guess_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.589    14.934    kd/p_0_in[10]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    15.869 r  kd/guess_password_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.869    guess_password0[12]
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[12]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.062    15.070    guess_password_reg[12]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 5.266ns (49.031%)  route 5.474ns (50.969%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.684    10.517    kd/set_11
    SLICE_X37Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  kd/guess_password[14]_i_23/O
                         net (fo=1, routed)           0.000    10.641    kd/guess_password[14]_i_23_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.065 r  kd/guess_password_reg[14]_i_13/O[1]
                         net (fo=2, routed)           0.899    11.964    kd/guess_password3[6]
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.303    12.267 r  kd/guess_password[8]_i_10/O
                         net (fo=1, routed)           0.000    12.267    kd/guess_password[8]_i_10_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.665 r  kd/guess_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.665    kd/guess_password_reg[8]_i_3_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.999 r  kd/guess_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.449    13.447    kd/guess_password_reg[14]_i_7_n_6
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.303    13.750 r  kd/guess_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.750    kd/guess_password[12]_i_4_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.126 r  kd/guess_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.126    kd/guess_password_reg[12]_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.345 r  kd/guess_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.589    14.934    kd/p_0_in[10]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    15.809 r  kd/guess_password_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.809    guess_password0[11]
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[11]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.062    15.070    guess_password_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.609ns  (logic 5.301ns (49.966%)  route 5.308ns (50.034%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.412    10.245    kd/set_11
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.124    10.369 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.492    10.861    kd/set_password[14]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.398 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.464    11.862    kd/set_password3[7]
    SLICE_X35Y66         LUT5 (Prop_lut5_I4_O)        0.302    12.164 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    12.164    kd/set_password[8]_i_9_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.565    kd/set_password_reg[8]_i_3_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.899 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.570    13.469    kd/set_password_reg[14]_i_7_n_6
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.303    13.772 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.772    kd/set_password[12]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    kd/set_password_reg[12]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.507 r  kd/set_password_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.516    15.023    kd/p_0_in__0[11]
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655    15.678 r  kd/set_password_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.678    set_password0[12]
    SLICE_X34Y65         FDRE                                         r  set_password_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  set_password_reg[12]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.109    15.029    set_password_reg[12]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -15.678    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.616ns  (logic 5.033ns (47.409%)  route 5.583ns (52.591%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.684    10.517    kd/set_11
    SLICE_X37Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  kd/guess_password[14]_i_23/O
                         net (fo=1, routed)           0.000    10.641    kd/guess_password[14]_i_23_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.065 r  kd/guess_password_reg[14]_i_13/O[1]
                         net (fo=2, routed)           0.899    11.964    kd/guess_password3[6]
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.303    12.267 r  kd/guess_password[8]_i_10/O
                         net (fo=1, routed)           0.000    12.267    kd/guess_password[8]_i_10_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.619 r  kd/guess_password_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.566    13.184    kd/guess_password_reg[8]_i_3_n_4
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.306    13.490 r  kd/guess_password[12]_i_6/O
                         net (fo=1, routed)           0.000    13.490    kd/guess_password[12]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.068 r  kd/guess_password_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.581    14.649    kd/p_0_in[8]
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    15.351 r  kd/guess_password_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.351    kd/guess_password_reg[8]_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.685 r  kd/guess_password_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.685    guess_password0[10]
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[10]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.062    15.070    guess_password_reg[10]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.531ns  (logic 5.411ns (51.382%)  route 5.120ns (48.618%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.412    10.245    kd/set_11
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.124    10.369 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.492    10.861    kd/set_password[14]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.398 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.464    11.862    kd/set_password3[7]
    SLICE_X35Y66         LUT5 (Prop_lut5_I4_O)        0.302    12.164 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    12.164    kd/set_password[8]_i_9_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.565    kd/set_password_reg[8]_i_3_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.899 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.570    13.469    kd/set_password_reg[14]_i_7_n_6
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.303    13.772 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.772    kd/set_password[12]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    kd/set_password_reg[12]_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.395 r  kd/set_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.328    14.723    kd/p_0_in__0[10]
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.600 r  kd/set_password_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.600    set_password0[11]
    SLICE_X34Y65         FDRE                                         r  set_password_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  set_password_reg[11]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.109    15.029    set_password_reg[11]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 kd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.505ns  (logic 4.922ns (46.854%)  route 5.583ns (53.146%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.548     5.069    kd/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  kd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  kd/key_reg[0]/Q
                         net (fo=166, routed)         1.292     6.817    kd/last_change[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.941 r  kd/task_finish_i_118/O
                         net (fo=1, routed)           0.000     6.941    kd/task_finish_i_118_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.186 r  kd/task_finish_reg_i_55/O
                         net (fo=1, routed)           0.000     7.186    kd/task_finish_reg_i_55_n_0
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.290 r  kd/task_finish_reg_i_24/O
                         net (fo=1, routed)           0.850     8.140    kd/task_finish_reg_i_24_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.456 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.456    kd/task_finish_i_8_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.701 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.701    kd/task_finish_reg_i_4_n_0
    SLICE_X36Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.805 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.712     9.517    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     9.833 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.684    10.517    kd/set_11
    SLICE_X37Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  kd/guess_password[14]_i_23/O
                         net (fo=1, routed)           0.000    10.641    kd/guess_password[14]_i_23_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.065 r  kd/guess_password_reg[14]_i_13/O[1]
                         net (fo=2, routed)           0.899    11.964    kd/guess_password3[6]
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.303    12.267 r  kd/guess_password[8]_i_10/O
                         net (fo=1, routed)           0.000    12.267    kd/guess_password[8]_i_10_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.619 r  kd/guess_password_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.566    13.184    kd/guess_password_reg[8]_i_3_n_4
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.306    13.490 r  kd/guess_password[12]_i_6/O
                         net (fo=1, routed)           0.000    13.490    kd/guess_password[12]_i_6_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.068 r  kd/guess_password_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.581    14.649    kd/p_0_in[8]
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    15.351 r  kd/guess_password_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.351    kd/guess_password_reg[8]_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.574 r  kd/guess_password_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.574    guess_password0[9]
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  guess_password_reg[9]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.062    15.070    guess_password_reg[9]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -15.574    
  -------------------------------------------------------------------
                         slack                                 -0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.261%)  route 0.244ns (56.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y46         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.244     1.831    kd/inst/inst/Ps2Interface_i/state_next1
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  kd/inst/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    kd/inst/inst/Ps2Interface_i/counter[4]_i_1_n_0
    SLICE_X31Y47         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.833     1.960    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y47         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X31Y47         FDCE (Hold_fdce_C_D)         0.092     1.803    kd/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.227ns (49.437%)  route 0.232ns (50.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y50         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.232     1.805    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X31Y49         LUT4 (Prop_lut4_I1_O)        0.099     1.904 r  kd/inst/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.904    kd/inst/inst/Ps2Interface_i/counter[9]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.833     1.960    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y49         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.107     1.823    kd/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line57/num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.564     1.447    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  nolabel_line57/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  nolabel_line57/num_reg[10]/Q
                         net (fo=1, routed)           0.114     1.726    nolabel_line57/num_reg_n_0_[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  nolabel_line57/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line57/num_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.935 r  nolabel_line57/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    nolabel_line57/num_reg[12]_i_1_n_7
    SLICE_X42Y50         FDCE                                         r  nolabel_line57/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.832     1.959    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  nolabel_line57/num_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.134     1.849    nolabel_line57/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.227ns (49.437%)  route 0.232ns (50.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y50         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.232     1.805    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X31Y49         LUT4 (Prop_lut4_I1_O)        0.099     1.904 r  kd/inst/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.904    kd/inst/inst/Ps2Interface_i/counter[6]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.833     1.960    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y49         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     1.808    kd/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line57/num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.564     1.447    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  nolabel_line57/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  nolabel_line57/num_reg[10]/Q
                         net (fo=1, routed)           0.114     1.726    nolabel_line57/num_reg_n_0_[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  nolabel_line57/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line57/num_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.948 r  nolabel_line57/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.948    nolabel_line57/num_reg[12]_i_1_n_5
    SLICE_X42Y50         FDCE                                         r  nolabel_line57/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.832     1.959    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  nolabel_line57/num_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.134     1.849    nolabel_line57/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line58/num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/num_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.565     1.448    nolabel_line58/clk
    SLICE_X44Y49         FDCE                                         r  nolabel_line58/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  nolabel_line58/num_reg[14]/Q
                         net (fo=1, routed)           0.121     1.711    nolabel_line58/num_reg_n_0_[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  nolabel_line58/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    nolabel_line58/num_reg[12]_i_1__0_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  nolabel_line58/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    nolabel_line58/num_reg[16]_i_1_n_7
    SLICE_X44Y50         FDCE                                         r  nolabel_line58/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.833     1.960    nolabel_line58/clk
    SLICE_X44Y50         FDCE                                         r  nolabel_line58/num_reg[16]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    nolabel_line58/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 kd/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.227ns (48.344%)  route 0.243ns (51.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.559     1.442    kd/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  kd/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.128     1.570 f  kd/key_reg[8]/Q
                         net (fo=64, routed)          0.243     1.813    kd/key_reg_n_0_[8]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.099     1.912 r  kd/key_down[41]_i_1/O
                         net (fo=1, routed)           0.000     1.912    kd/p_0_in_0[41]
    SLICE_X39Y57         FDCE                                         r  kd/key_down_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.956    kd/clk_IBUF_BUFG
    SLICE_X39Y57         FDCE                                         r  kd/key_down_reg[41]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.092     1.799    kd/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line58/num_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/num_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.565     1.448    nolabel_line58/clk
    SLICE_X44Y49         FDCE                                         r  nolabel_line58/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  nolabel_line58/num_reg[14]/Q
                         net (fo=1, routed)           0.121     1.711    nolabel_line58/num_reg_n_0_[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  nolabel_line58/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    nolabel_line58/num_reg[12]_i_1__0_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  nolabel_line58/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    nolabel_line58/num_reg[16]_i_1_n_5
    SLICE_X44Y50         FDCE                                         r  nolabel_line58/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.833     1.960    nolabel_line58/clk
    SLICE_X44Y50         FDCE                                         r  nolabel_line58/num_reg[18]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    nolabel_line58/num_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.208ns (42.666%)  route 0.280ns (57.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.280     1.888    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.044     1.932 r  kd/inst/inst/Ps2Interface_i/bits_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.932    kd/inst/inst/Ps2Interface_i/bits_count[3]_i_2_n_0
    SLICE_X36Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.830     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.107     1.816    kd/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 kd/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.227ns (48.037%)  route 0.246ns (51.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.559     1.442    kd/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  kd/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.128     1.570 f  kd/key_reg[8]/Q
                         net (fo=64, routed)          0.246     1.816    kd/key_reg_n_0_[8]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.099     1.915 r  kd/key_down[47]_i_1/O
                         net (fo=1, routed)           0.000     1.915    kd/p_0_in_0[47]
    SLICE_X39Y57         FDCE                                         r  kd/key_down_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.956    kd/clk_IBUF_BUFG
    SLICE_X39Y57         FDCE                                         r  kd/key_down_reg[47]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.092     1.799    kd/key_down_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60   guess_4_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   guess_password_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   guess_password_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   guess_password_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   guess_password_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y66   guess_password_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y66   guess_password_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y62   guess_password_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y63   guess_password_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   kd/inst/inst/Ps2Interface_i/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   kd/inst/inst/Ps2Interface_i/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   kd/inst/inst/Ps2Interface_i/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   kd/inst/inst/Ps2Interface_i/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   kd/inst/inst/Ps2Interface_i/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   kd/inst/inst/Ps2Interface_i/data_inter_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   guess_4_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   guess_password_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   guess_password_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   guess_password_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   guess_password_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y66   guess_password_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y66   guess_password_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   guess_password_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   kd/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   kd/inst/inst/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[486]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.456ns (10.413%)  route 3.923ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.923     9.466    kd/rst2
    SLICE_X35Y69         FDCE                                         f  kd/key_down_reg[486]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y69         FDCE                                         r  kd/key_down_reg[486]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[486]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[487]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.456ns (10.413%)  route 3.923ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.923     9.466    kd/rst2
    SLICE_X35Y69         FDCE                                         f  kd/key_down_reg[487]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y69         FDCE                                         r  kd/key_down_reg[487]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[487]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[490]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.456ns (10.413%)  route 3.923ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.923     9.466    kd/rst2
    SLICE_X35Y69         FDCE                                         f  kd/key_down_reg[490]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y69         FDCE                                         r  kd/key_down_reg[490]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[490]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[491]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.456ns (10.413%)  route 3.923ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.923     9.466    kd/rst2
    SLICE_X35Y69         FDCE                                         f  kd/key_down_reg[491]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y69         FDCE                                         r  kd/key_down_reg[491]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[491]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[401]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.456ns (10.776%)  route 3.776ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.776     9.319    kd/rst2
    SLICE_X35Y70         FDCE                                         f  kd/key_down_reg[401]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  kd/key_down_reg[401]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[401]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[480]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.456ns (10.776%)  route 3.776ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.776     9.319    kd/rst2
    SLICE_X35Y70         FDCE                                         f  kd/key_down_reg[480]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  kd/key_down_reg[480]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[480]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[488]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.456ns (10.776%)  route 3.776ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.776     9.319    kd/rst2
    SLICE_X35Y70         FDCE                                         f  kd/key_down_reg[488]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  kd/key_down_reg[488]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[488]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[489]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.456ns (10.776%)  route 3.776ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.776     9.319    kd/rst2
    SLICE_X35Y70         FDCE                                         f  kd/key_down_reg[489]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  kd/key_down_reg[489]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    kd/key_down_reg[489]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[465]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.456ns (10.776%)  route 3.776ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.776     9.319    kd/rst2
    SLICE_X34Y70         FDCE                                         f  kd/key_down_reg[465]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X34Y70         FDCE                                         r  kd/key_down_reg[465]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X34Y70         FDCE (Recov_fdce_C_CLR)     -0.319    14.589    kd/key_down_reg[465]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[470]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.456ns (10.776%)  route 3.776ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         3.776     9.319    kd/rst2
    SLICE_X34Y70         FDCE                                         f  kd/key_down_reg[470]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.423    14.764    kd/clk_IBUF_BUFG
    SLICE_X34Y70         FDCE                                         r  kd/key_down_reg[470]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X34Y70         FDCE (Recov_fdce_C_CLR)     -0.319    14.589    kd/key_down_reg[470]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[1]_replica_4/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.729%)  route 0.367ns (72.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         0.367     1.956    kd/rst2
    SLICE_X43Y55         FDCE                                         f  kd/key_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.831     1.958    kd/clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  kd/key_reg[1]_replica_4/C
                         clock pessimism             -0.244     1.714    
    SLICE_X43Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    kd/key_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.328%)  route 0.358ns (73.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.358     1.932    nolabel_line57/pb_one_pulse
    SLICE_X42Y49         FDCE                                         f  nolabel_line57/num_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  nolabel_line57/num_reg[10]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.328%)  route 0.358ns (73.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.358     1.932    nolabel_line57/pb_one_pulse
    SLICE_X42Y49         FDCE                                         f  nolabel_line57/num_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  nolabel_line57/num_reg[11]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.328%)  route 0.358ns (73.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.358     1.932    nolabel_line57/pb_one_pulse
    SLICE_X42Y49         FDCE                                         f  nolabel_line57/num_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  nolabel_line57/num_reg[8]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.328%)  route 0.358ns (73.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.358     1.932    nolabel_line57/pb_one_pulse
    SLICE_X42Y49         FDCE                                         f  nolabel_line57/num_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  nolabel_line57/num_reg[9]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.060%)  route 0.363ns (73.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.363     1.937    nolabel_line57/pb_one_pulse
    SLICE_X42Y48         FDCE                                         f  nolabel_line57/num_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  nolabel_line57/num_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.060%)  route 0.363ns (73.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.363     1.937    nolabel_line57/pb_one_pulse
    SLICE_X42Y48         FDCE                                         f  nolabel_line57/num_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  nolabel_line57/num_reg[5]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.060%)  route 0.363ns (73.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.363     1.937    nolabel_line57/pb_one_pulse
    SLICE_X42Y48         FDCE                                         f  nolabel_line57/num_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  nolabel_line57/num_reg[6]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 db32/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/num_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.060%)  route 0.363ns (73.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.563     1.446    db32/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  db32/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  db32/pb_one_pulse_reg/Q
                         net (fo=40, routed)          0.363     1.937    nolabel_line57/pb_one_pulse
    SLICE_X42Y48         FDCE                                         f  nolabel_line57/num_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.834     1.961    nolabel_line57/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  nolabel_line57/num_reg[7]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.121     1.596    nolabel_line57/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[154]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.820%)  route 0.385ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=687, routed)         0.385     1.973    kd/rst2
    SLICE_X41Y55         FDCE                                         f  kd/key_down_reg[154]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.831     1.958    kd/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  kd/key_down_reg[154]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    kd/key_down_reg[154]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.351    





