#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb  6 11:20:20 2025
# Process ID: 5396
# Current directory: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14860 C:\Users\Boyang\Desktop\FPGA-Matrix-Accelerator\Baseline\Baseline.xpr
# Log file: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/vivado.log
# Journal file: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline\vivado.jou
# Running On: CANOPUS637, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33730 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2142.984 ; gain = 335.773
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SystolicArray_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SystolicArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj SystolicArray_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SystolicArray_tb_behav -key {Behavioral:sim_1:Functional:SystolicArray_tb} -tclbatch {SystolicArray_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SystolicArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SystolicArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2236.324 ; gain = 21.172
run 10 ns

======= t = 15 =======
A Pipe:
   0    0    0 
   0    0    0 
B Pipe:
   0    0 
   0    0 
   0    0 
C Pipe:
     0      0 
     0      0 
run 10 ns

======= t = 15 =======
A Pipe:
   0    0    0 
   0    0    0 
B Pipe:
   0    0 
   0    0 
   0    0 
C Pipe:
     0      0 
     0      0 
run 10 ns

======= t = 0 =======
A Pipe:
   1    0    0 
   0    0    0 
B Pipe:
   5    0 
   0    0 
   0    0 
C Pipe:
     0      0 
     0      0 
run 10 ns

======= t = 1 =======
A Pipe:
   2    1    0 
   3    0    0 
B Pipe:
   7    6 
   5    0 
   0    0 
C Pipe:
     0      0 
     0      0 
run 10 ns

======= t = 2 =======
A Pipe:
   0    2    1 
   4    3    0 
B Pipe:
   0    8 
   7    6 
   5    0 
C Pipe:
     5      0 
     0      0 
run 10 ns

======= t = 3 =======
A Pipe:
   0    0    2 
   0    4    3 
B Pipe:
   0    0 
   0    8 
   7    6 
C Pipe:
    19      6 
    15      0 
run 10 ns

======= t = 4 =======
A Pipe:
   0    0    0 
   0    0    4 
B Pipe:
   0    0 
   0    0 
   0    8 
C Pipe:
    19     22 
    43     18 
run 10 ns

======= t = 5 =======
A Pipe:
   0    0    0 
   0    0    0 
B Pipe:
   0    0 
   0    0 
   0    0 
C Pipe:
    19     22 
    43     50 
run 10 ns

======= t = 6 =======
A Pipe:
   0    0    0 
   0    0    0 
B Pipe:
   0    0 
   0    0 
   0    0 
C Pipe:
    19     22 
    43     50 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 12:06:39 2025...
