#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 22 20:08:24 2025
# Process ID: 1588
# Current directory: D:/FPGA_Learning_Journey/Pro/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21876 D:\FPGA_Learning_Journey\Pro\VGA\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/VGA/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/VGA/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 20:09:31 2025...
