// Seed: 4117053589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
  id_6 :
  assert property (@(negedge -1) 1)
  else;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_1 = 32'd95
) (
    input tri  _id_0,
    input tri0 _id_1
);
  tri [id_1  +  -1 : 1 'd0 -  id_0] id_3;
  uwire ["" : -1 'b0] id_4;
  wire id_5;
  logic id_6[(  (  1  )  )  -  -1 : 1] = id_0;
  assign id_4 = -1'b0;
  wire id_7;
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_4,
      id_3
  );
  parameter id_9 = id_8;
  assign id_3 = -1;
endmodule
