#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Apr 29 14:36:36 2020
# Process ID: 12928
# Current directory: C:/Programs/lab5_GuevaraNishioka
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30128 C:\Programs\lab5_GuevaraNishioka\lab5_GuevaraNishioka.xpr
# Log file: C:/Programs/lab5_GuevaraNishioka/vivado.log
# Journal file: C:/Programs/lab5_GuevaraNishioka\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 768.625 ; gain = 95.605
update_compile_order -fileset sources_1
open_bd_design {C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding component instance block -- xilinx.com:module_ref:datamem:1.0 - datamem_0
Adding component instance block -- xilinx.com:module_ref:instmem:1.0 - instmem_0
Adding component instance block -- xilinx.com:module_ref:mux2x1_5bit:1.0 - mux2x1_5bit_0
Adding component instance block -- xilinx.com:module_ref:programCounterADD:1.0 - programCounterADD_0
Adding component instance block -- xilinx.com:module_ref:regfile:1.0 - regfile_0
Adding component instance block -- xilinx.com:module_ref:shiftleft2:1.0 - shiftleft2_0
Adding component instance block -- xilinx.com:module_ref:sign_extend:1.0 - sign_extend_0
Adding component instance block -- xilinx.com:module_ref:controlUnit:1.0 - controlUnit_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:module_ref:mux2x1_32bit:1.0 - mux2x1_32bit_0
Adding component instance block -- xilinx.com:module_ref:mux2x1_32bit:1.0 - mux2x1_32bit_1
Adding component instance block -- xilinx.com:module_ref:mux2x1_32bit:1.0 - mux2x1_32bit_2
Adding component instance block -- xilinx.com:module_ref:alu_control:1.0 - alu_control_0
Successfully read diagram <design_1> from BD file <C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 814.750 ; gain = 8.723
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 15:08:49 2020...
