The 2-bit half-comparator presented in [1] is made up of two R-Bcomps modules, two CNOT gates, and two TR gates. In the [original implementation of Thapliyal's comparator](Thapliyal_original.png), it can be observed the gates that form each module R-Bcomp, which are two TR gates and one CNOT gate. The relevant outputs of this circuit are Z and Y, Y becomes 1 when the condition $x>y$ is satisfied, and Z becomes 1 when $x < y$.
Therefore, using the new version of the [TR gate proposed](../../Gates/TR_gate/TR_proposed.png), a [new optimised comparator circuit is proposed](Proposed_optimised_1.png). It's implementation on IBM Quantum Composer can be seen [here (link to the circuit in IBM Quantum Composer)](https://quantum.ibm.com/composer/files/new?initial=N4IgdghgtgpiBcIAKAnA9gBzQZxgEwAICB5DAFwEsoLdCBhNKDCFCMtFAgIwloIrAEAshApkAniAA0IAI68oCEMSQBRAHIBFAIIBlIQQBMAOgAMAbgA6YAQGMANgFc8MApbkx7FLgEZjd9yswAHM2V1sANQIIKW4CYGsiMmigogALblSCWwAPbliILLI8YJTEgmSuLNz8ssECDKrrAF9rULJwiKRo2K548sbqvK4CorqkkszympHxisnCgamwVpCwioAlHx7a2376yO7Z2yy6AA0dpoOomOzqqOOg1fbXMg3DS9i9hOudk-LzrVFtcjl97n8nm11igAEK2RgYT7ZWKEH5JLZIvBDS5Fd5I-4rKEdTYAZnx%2ByIhxx0zytlG0xuvXBdOWz3WbwALOS0dkukDThcWVdKQ96b8WcC2cSMDAUDBsNtbscKbzkXNIvyAYKmQzukrIWtiR0mBwWOJuTSIZbHpahdiJUUFo7SsKKndbWLKbSdfUMgSiNh3YSwLI5aVZABtHyGAC6QVsYeyUZJces1gykdjQQzEZTQTluGSkY5qbAOYA7KWCzAixGABylnMATir8prBEjPlMrcLHajPlLtaz1lreZHfcrQVrLaCPBQKAosr73dinZjq4jsY3KY3JY3AFZ132AGxHyOVjcNjctjdds-90t5SPdoJPiOH199nwD2csBdL597wHDctz7Hc%2Bz3PtDw3U8NwvPsrz7G8vxXL8fxHGATVYFBzUA2972HMBjSwbDcPfe9YInUs53-Tg8K-Aj73A4t72gk973gyNEMjZDO1Qzt0LAGp6LXeM31AyMxyEt82MjU8xKoy9qL-Rc6Ijfio0Y7d70gyNZIjSjz3vbiI14qMNO-QdMJIs0GJg%2B8Z2sGjVOXICtLAnTWIojjjIcoCLME4TNPshSeP85T5xckTgr7CTc08g9vLg3zr3C29BOI00cLshCmNLIK73S-K32A3LQvi3cIto1z8JAvLKsS%2BzkqU1LbwC4qPKK39IoA9S3Lq7SGqgpLFNy1qUKAwTYF4Rw5VcggAFoAD4kxfaxpuwWbXDXRaVtsTSgg2rbYpjXak0Io65sk07lqTKTLu2iMSzO-aS0OmAZqu8iXvI97Pse08fsndaPs2r7Kx%2BxywAe3KfobP6wcelsfsshHjr4m69qjQiAHocYIAABeEnCgMBA3UqRTEp6mqdp6mfCkBmmakQwpBJNmOY5KR925qRjykcsBaFwW6ykJtGap79GaZ1mfHZuXGa5nweZ8fmfEFnxRZ8cXDCpwwGcMVnDHZwwucMHnDH5wxBcMUXDBbaxpBAFxsATChyAoNAwCUEBmiAA)

[1] Thapliyal H, Ranganathan N, Ferreira R (2010) Design of a comparator tree based on reversible logic. In: 2010 10th IEEE Conference on Nanotechnology, pp 1113â€“1116
