,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/meiniKi/FazyRV.git,2024-02-19 20:09:47+00:00,"A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.",1,meiniKi/FazyRV,760114130,SystemVerilog,FazyRV,771,55,2024-04-11 09:20:07+00:00,"['computer-architecture', 'digital-design', 'embedded-systems', 'fpga', 'risc-v', 'system-on-chip', 'vlsi-design']",None
1,https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified.git,2024-02-15 15:33:19+00:00,commit rtl and build cosim env,8,Advanced-Microelectronics-Group/OpenC910_Modified,758080826,SystemVerilog,OpenC910_Modified,28007,35,2024-03-31 17:10:11+00:00,[],None
2,https://github.com/MPSU/FPGA_pract.git,2024-02-19 11:55:33+00:00,"Методические материалы курса ""Практикум по ПЛИС""",4,MPSU/FPGA_pract,759820069,SystemVerilog,FPGA_pract,2302,8,2024-04-10 13:34:31+00:00,[],None
3,https://github.com/karimmahmoud22/SystemVerilog.git,2024-02-05 18:01:51+00:00,,1,karimmahmoud22/SystemVerilog,753227913,SystemVerilog,SystemVerilog,104,7,2024-03-24 03:29:18+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/pulp-platform/soc_model_rt_analysis.git,2024-01-26 10:52:34+00:00,,1,pulp-platform/soc_model_rt_analysis,748601292,SystemVerilog,soc_model_rt_analysis,138,6,2024-02-18 21:15:04+00:00,[],
5,https://github.com/perlindgren/hippomenes.git,2024-02-20 07:50:35+00:00,In love with Atalanta,3,perlindgren/hippomenes,760322894,SystemVerilog,hippomenes,1037,4,2024-04-05 14:26:16+00:00,[],None
6,https://github.com/rolandking/openFPGA-jailbreak.git,2024-02-24 13:20:18+00:00,Analogue Pocket port of jailbreak,1,rolandking/openFPGA-jailbreak,762707315,SystemVerilog,openFPGA-jailbreak,219,4,2024-02-27 17:36:22+00:00,[],None
7,https://github.com/bsc-loca/sauria.git,2024-02-09 08:03:47+00:00,SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine.,2,bsc-loca/sauria,754999164,SystemVerilog,sauria,249,4,2024-04-01 06:58:13+00:00,[],
8,https://github.com/RiscV-FPGA/Quinta.git,2024-02-29 09:42:25+00:00,RiscV for FPGA,0,RiscV-FPGA/Quinta,765105068,SystemVerilog,Quinta,1983,3,2024-03-27 14:02:31+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/ismartsid/VeriRISC-Single_cycle_RISC-V_Processor.git,2024-01-29 16:50:46+00:00,This is a single cycle RISCV processor RTL implementation,0,ismartsid/VeriRISC-Single_cycle_RISC-V_Processor,749918955,SystemVerilog,VeriRISC-Single_cycle_RISC-V_Processor,156,3,2024-02-27 16:46:06+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
10,https://github.com/vlsi-lab/len5.git,2024-03-03 14:48:23+00:00,"LEN5 is a coonfigurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.",1,vlsi-lab/len5,766539168,SystemVerilog,len5,4231,2,2024-03-12 11:06:39+00:00,"['risc-v', 'cpu']",
11,https://github.com/JiteshNayak2004/UART.git,2024-02-06 04:37:14+00:00,uart protocol implementation in systemverilog,0,JiteshNayak2004/UART,753419033,SystemVerilog,UART,11,2,2024-03-22 16:57:21+00:00,[],None
12,https://github.com/RISC-V-on-FPGA/riscv.git,2024-02-29 09:30:47+00:00,32-bit 5-Stage RISC-V Processor for FPGA,0,RISC-V-on-FPGA/riscv,765099954,SystemVerilog,riscv,3787,2,2024-03-29 14:06:32+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/The8BitEnthusiast/apple-1-breadboard.git,2024-02-03 15:45:31+00:00,An implementation of the Apple 1 computer on breadboard with the help of FPGA,0,The8BitEnthusiast/apple-1-breadboard,752305874,SystemVerilog,apple-1-breadboard,19266,2,2024-03-13 16:54:37+00:00,[],None
14,https://github.com/joaocarvalho00/Basilisk.git,2024-02-08 21:38:24+00:00,,0,joaocarvalho00/Basilisk,754842680,SystemVerilog,Basilisk,22,2,2024-03-07 18:28:51+00:00,[],None
15,https://github.com/pesadaum/cademics-verification.git,2024-03-04 20:51:01+00:00,Repository with SystemVerilog modules developed in the CADEMICS SV for design and verification course by SBMicro and Cadence Design Systems,0,pesadaum/cademics-verification,767177373,SystemVerilog,cademics-verification,47,2,2024-03-30 17:00:09+00:00,"['systemverilog', 'verification', 'digital-ic-design']",None
16,https://github.com/ranzbak/fpga-toccata.git,2024-01-27 21:35:56+00:00,Minimig compatible Toccata 16-bit sound card,2,ranzbak/fpga-toccata,749201965,SystemVerilog,fpga-toccata,21,2,2024-02-16 01:33:42+00:00,[],None
17,https://github.com/NMeghaShree/Design-and-Verification-of-FIFO.git,2024-01-30 16:55:32+00:00,,0,NMeghaShree/Design-and-Verification-of-FIFO,750445204,SystemVerilog,Design-and-Verification-of-FIFO,18,1,2024-01-30 16:57:22+00:00,[],None
18,https://github.com/setreset-chips/accelerant.git,2024-02-24 14:25:01+00:00,Accelerator that can be reconfigured on the level of subgraphs,0,setreset-chips/accelerant,762727275,SystemVerilog,accelerant,389,1,2024-03-14 16:52:06+00:00,[],None
19,https://github.com/asimkhan8107/SPI.git,2024-02-27 09:29:44+00:00,RTL Design of Serial Peripheral Interface (SPI),0,asimkhan8107/SPI,763990063,SystemVerilog,SPI,1,1,2024-03-24 15:53:27+00:00,[],None
20,https://github.com/552-Artificially-Intelligent/Project.git,2024-02-28 19:18:23+00:00,ECE 552 Project Work,0,552-Artificially-Intelligent/Project,764821937,SystemVerilog,Project,6617,1,2024-04-05 20:02:15+00:00,[],None
21,https://github.com/kholoud0/ASIC-Implementauion-of-CV32E40S-RISC-V-core-.git,2024-03-01 17:45:47+00:00,"This repository contains my BSc graduation project at the Faculty of Engineering, Ain Shams University. The project focuses on implementing the RISC-V core, specifically the CV32E40 ,with a focus on achieving high performance and maximizing frequency through synthesis, place and route (PNR).",0,kholoud0/ASIC-Implementauion-of-CV32E40S-RISC-V-core-,765829891,SystemVerilog,ASIC-Implementauion-of-CV32E40S-RISC-V-core-,88613,1,2024-03-30 00:08:34+00:00,"['asic', 'implementation', 'pnr', 'synopsys', 'synopsys-dc', 'synopsys-iccii', 'synthesis']",None
22,https://github.com/qarlosalberto/quartusCodespaces.git,2024-02-02 18:11:55+00:00,,0,qarlosalberto/quartusCodespaces,751968027,SystemVerilog,quartusCodespaces,13123,1,2024-02-03 23:30:00+00:00,[],
23,https://github.com/GaalElbaz/Verification-Environment-for-4-Bit-Adder.git,2024-02-13 17:26:46+00:00,Designed to verify the fundamental functionality of a adder with 2 inputs of 4 bit.,0,GaalElbaz/Verification-Environment-for-4-Bit-Adder,756985529,SystemVerilog,Verification-Environment-for-4-Bit-Adder,72,1,2024-02-15 15:11:14+00:00,[],None
24,https://github.com/veryl-lang/std.git,2024-03-04 10:02:21+00:00,Standard Library of Veryl Hardware Description Language,1,veryl-lang/std,766883423,SystemVerilog,std,1250,1,2024-03-10 13:45:16+00:00,[],https://api.github.com/licenses/apache-2.0
25,https://github.com/Nachiket497/uvm_tb_gen_python.git,2024-02-12 19:57:52+00:00,,0,Nachiket497/uvm_tb_gen_python,756513482,SystemVerilog,uvm_tb_gen_python,8,1,2024-04-05 11:27:03+00:00,[],None
26,https://github.com/mattiadane/Rock-Paper-Scissors-Circuit.git,2024-02-19 17:09:09+00:00,University project about the game rock-paper-scissors,0,mattiadane/Rock-Paper-Scissors-Circuit,760040399,SystemVerilog,Rock-Paper-Scissors-Circuit,16,1,2024-02-19 17:46:30+00:00,"['sis', 'systemverilog', 'verilog', 'blif', 'datapath', 'datapath-design', 'fsm-designer', 'circuit']",None
27,https://github.com/Boo-G/Traffic-Light.git,2024-03-02 15:31:20+00:00,"Full Logic of a four way traffic light, using Quartus.",0,Boo-G/Traffic-Light,766190859,SystemVerilog,Traffic-Light,4,1,2024-03-02 15:34:27+00:00,[],None
28,https://github.com/GeorgeLin200100/ddr_bram_interface.git,2024-02-08 15:57:51+00:00,,0,GeorgeLin200100/ddr_bram_interface,754703250,SystemVerilog,ddr_bram_interface,175,1,2024-03-16 07:29:18+00:00,[],None
29,https://github.com/106210049/Front-End-VLSI-design-Verilog.git,2024-02-04 14:00:34+00:00,Digital Design with Verilog/System Verilog,0,106210049/Front-End-VLSI-design-Verilog,752677109,SystemVerilog,Front-End-VLSI-design-Verilog,4583,1,2024-03-12 15:37:03+00:00,[],None
30,https://github.com/Aishwaryaodela/UVM.git,2024-02-04 12:24:29+00:00,,0,Aishwaryaodela/UVM,752647861,SystemVerilog,UVM,5299,1,2024-02-04 14:17:32+00:00,[],None
31,https://github.com/GaalElbaz/UART-Receiver.git,2024-02-05 14:55:12+00:00,A UART Receiver that receives a byte from the computer and displays it on the 7-Segment Displays of a Go - Board.,0,GaalElbaz/UART-Receiver,753143105,SystemVerilog,UART-Receiver,156,1,2024-02-07 12:34:08+00:00,[],None
32,https://github.com/GaalElbaz/UART---Transmitter.git,2024-02-06 15:08:26+00:00,A UART Transmitter so that the computer can receive data from the Go Board.,0,GaalElbaz/UART---Transmitter,753664114,SystemVerilog,UART---Transmitter,124,1,2024-02-07 12:34:05+00:00,[],None
33,https://github.com/tonytLin/gameOfLife-fpga.git,2024-02-02 05:15:00+00:00,,0,tonytLin/gameOfLife-fpga,751684681,SystemVerilog,gameOfLife-fpga,22,1,2024-02-02 06:36:33+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/zzssspppp/Formal-Verification.git,2024-02-21 22:50:26+00:00,,0,zzssspppp/Formal-Verification,761478731,SystemVerilog,Formal-Verification,784,1,2024-02-22 23:04:05+00:00,[],None
35,https://github.com/Nipun-9420/uvm_enviroments.git,2024-02-27 17:00:06+00:00,testing of enviroment congiguration,0,Nipun-9420/uvm_enviroments,764203683,SystemVerilog,uvm_enviroments,13,1,2024-03-25 09:07:46+00:00,[],None
36,https://github.com/hankhsu1996/vscode-better-systemverilog-syntax.git,2024-01-28 06:30:47+00:00,Better SystemVerilog Syntax for VS Code,0,hankhsu1996/vscode-better-systemverilog-syntax,749296879,SystemVerilog,vscode-better-systemverilog-syntax,351,1,2024-03-27 08:11:40+00:00,[],https://api.github.com/licenses/mit
37,https://github.com/GaalElbaz/Debouncing-Pushbutton.git,2024-01-31 09:46:40+00:00,The debouncing circuit only generates a single pulse with a period of the slow clock without bouncing as we expected. ,0,GaalElbaz/Debouncing-Pushbutton,750775103,SystemVerilog,Debouncing-Pushbutton,47,1,2024-02-07 12:36:11+00:00,[],None
38,https://github.com/Rubayet13/APB_UVM.git,2024-02-03 15:36:57+00:00,,0,Rubayet13/APB_UVM,752300030,SystemVerilog,APB_UVM,4316,1,2024-02-21 07:31:15+00:00,[],None
39,https://github.com/shaniDayan/sim1.git,2024-02-29 16:25:16+00:00,sim1,0,shaniDayan/sim1,765287282,SystemVerilog,sim1,39,1,2024-02-29 17:06:50+00:00,[],None
40,https://github.com/a2fpga/a2fpga_core.git,2024-02-25 18:51:09+00:00,Apple II FPGA Co-Processor,1,a2fpga/a2fpga_core,763177082,SystemVerilog,a2fpga_core,6567,1,2024-03-11 16:54:09+00:00,[],None
41,https://github.com/pjclet/FIR-Filter-Design.git,2024-02-22 00:39:23+00:00,,0,pjclet/FIR-Filter-Design,761507653,SystemVerilog,FIR-Filter-Design,1380,1,2024-03-16 18:28:10+00:00,[],None
42,https://github.com/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge.git,2024-03-03 00:55:15+00:00,"Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation including a final report and project progression presentation.",0,Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge,766333387,SystemVerilog,Formal-Verification-of-an-AHB2APB-Bridge,14884,1,2024-03-24 00:22:12+00:00,"['abp', 'ahb', 'amba', 'computer-ar', 'formal-verification', 'harward', 'uvm', 'verification', 'ahb2', 'assertion-based-verification']",https://api.github.com/licenses/gpl-3.0
43,https://github.com/Fudanyrd/COMP130191.git,2024-03-02 10:22:27+00:00,,0,Fudanyrd/COMP130191,766094692,SystemVerilog,COMP130191,360,1,2024-03-12 09:57:17+00:00,[],None
44,https://github.com/Artityagi123456789/System_Verilog-Constraint_Solution.git,2024-02-01 23:30:37+00:00,,0,Artityagi123456789/System_Verilog-Constraint_Solution,751600130,SystemVerilog,System_Verilog-Constraint_Solution,12,1,2024-02-04 00:07:05+00:00,"['constraints', 'system', 'systemverilog', 'systemverilog-test-bench']",None
45,https://github.com/GaalElbaz/Home-Alarm-System.git,2024-01-31 15:13:10+00:00,Four sensor home alarm system Implementation on Basys 3 FPGA Board,0,GaalElbaz/Home-Alarm-System,750912481,SystemVerilog,Home-Alarm-System,3,1,2024-02-07 12:36:09+00:00,[],None
46,https://github.com/arjunabinash/D_FILPFLOP.git,2024-02-16 08:12:07+00:00,,0,arjunabinash/D_FILPFLOP,758391787,SystemVerilog,D_FILPFLOP,395,1,2024-02-16 08:22:30+00:00,[],None
47,https://github.com/AnthonyAS15/Intro-a-HDLs-y-herramientas-EDA.git,2024-02-10 02:52:35+00:00,Primer laboratorio del Taller de Diseño Digital.,0,AnthonyAS15/Intro-a-HDLs-y-herramientas-EDA,755380722,SystemVerilog,Intro-a-HDLs-y-herramientas-EDA,1331,1,2024-02-18 04:21:53+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/PriscillaCamposZamora/L-gica-Secuencial.git,2024-02-29 16:36:42+00:00,Segundo laboratorio del Taller de Diseño Digital.,0,PriscillaCamposZamora/L-gica-Secuencial,765292994,SystemVerilog,L-gica-Secuencial,1623,1,2024-03-18 02:57:31+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/MahmouodMagdi/Design-and-Verification-of-a-PCIe-Packet-Detector.git,2024-02-03 12:06:30+00:00,Digital Design of a PICe packet detector FSM that detects whether the packet is a good or pad. ,0,MahmouodMagdi/Design-and-Verification-of-a-PCIe-Packet-Detector,752225957,SystemVerilog,Design-and-Verification-of-a-PCIe-Packet-Detector,27,1,2024-03-02 21:07:16+00:00,[],None
50,https://github.com/GeorgeLin200100/DDR4-Naive-WR-RD.git,2024-01-26 08:41:48+00:00,,0,GeorgeLin200100/DDR4-Naive-WR-RD,748555982,SystemVerilog,DDR4-Naive-WR-RD,159,1,2024-03-16 07:29:19+00:00,[],None
51,https://github.com/PureWhitee/HW_base.git,2024-02-21 04:32:00+00:00,,0,PureWhitee/HW_base,761015007,SystemVerilog,HW_base,3943,1,2024-03-29 23:26:51+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/vvzqcx/-.git,2024-01-29 13:04:56+00:00,Controller,0,vvzqcx/-,749815471,SystemVerilog,-,128,1,2024-03-28 00:47:23+00:00,[],None
53,https://github.com/dtzSiFive/firrtl-verif-example.git,2024-02-06 16:58:06+00:00,FIRRTL assert/assume/cover example gathering,0,dtzSiFive/firrtl-verif-example,753716224,SystemVerilog,firrtl-verif-example,28,1,2024-02-06 20:10:29+00:00,[],None
54,https://github.com/alikhawja/lab-2.git,2024-02-04 17:43:45+00:00,my assignment#2,0,alikhawja/lab-2,752749037,SystemVerilog,lab-2,371,1,2024-02-16 18:26:09+00:00,[],None
55,https://github.com/justinscottlee/Pearl-Geyser-RV32E.git,2024-02-12 03:32:30+00:00,,0,justinscottlee/Pearl-Geyser-RV32E,756144042,SystemVerilog,Pearl-Geyser-RV32E,92,1,2024-02-16 04:28:59+00:00,[],https://api.github.com/licenses/gpl-3.0
56,https://github.com/foez-ahmed-dsi/CRG_20240212.git,2024-02-11 15:53:29+00:00,Clock Reset Generator Project,0,foez-ahmed-dsi/CRG_20240212,755965674,SystemVerilog,CRG_20240212,1076,1,2024-04-02 15:04:15+00:00,[],https://api.github.com/licenses/apache-2.0
57,https://github.com/GaalElbaz/Digital-clockFPGA.git,2024-02-03 18:08:26+00:00,"The 4 seven-segment displays on the FPGA board display time in HH:MM format, whereas the 8 Leds display seconds.",0,GaalElbaz/Digital-clockFPGA,752365490,SystemVerilog,Digital-clockFPGA,5,1,2024-02-04 07:30:51+00:00,[],None
58,https://github.com/salzhang/cis5710-hw-notes.git,2024-02-20 20:48:01+00:00,,0,salzhang/cis5710-hw-notes,760878078,SystemVerilog,cis5710-hw-notes,56,1,2024-02-23 18:47:14+00:00,[],None
59,https://github.com/phsauter/yug-presentation.git,2024-02-01 15:14:36+00:00,Yosys User Group #5 - Examples & Presentation,0,phsauter/yug-presentation,751416430,SystemVerilog,yug-presentation,4913,1,2024-02-01 17:31:02+00:00,[],None
60,https://github.com/Dinesh-9999/AHB-to-APB-Bridge.git,2024-02-13 18:42:31+00:00,,0,Dinesh-9999/AHB-to-APB-Bridge,757025446,SystemVerilog,AHB-to-APB-Bridge,33,1,2024-03-13 04:29:41+00:00,[],None
61,https://github.com/MateoCuenca09/UART.git,2024-02-26 15:04:31+00:00,Un sistema UART hecho en System Verilog,0,MateoCuenca09/UART,763581021,SystemVerilog,UART,4337,1,2024-02-26 17:33:41+00:00,[],None
62,https://github.com/MyWurger/4.1.-OCP-PIO-timer.git,2024-01-25 21:21:34+00:00,,0,MyWurger/4.1.-OCP-PIO-timer,748384558,SystemVerilog,4.1.-OCP-PIO-timer,9,1,2024-01-26 10:29:48+00:00,[],None
63,https://github.com/NMeghaShree/Design-and-Verification-of-SPI-Protocol.git,2024-02-03 16:35:19+00:00,,0,NMeghaShree/Design-and-Verification-of-SPI-Protocol,752326832,SystemVerilog,Design-and-Verification-of-SPI-Protocol,13,1,2024-02-03 17:29:00+00:00,[],None
64,https://github.com/GaalElbaz/Whack-a-Mole-Game.git,2024-02-05 09:42:22+00:00,A whack-a-mole game implemented on to an FPGA Board.,0,GaalElbaz/Whack-a-Mole-Game,753009586,SystemVerilog,Whack-a-Mole-Game,35,1,2024-02-07 12:34:10+00:00,[],None
65,https://github.com/GaalElbaz/3-bit-Gray-Code-Counter.git,2024-01-31 17:16:21+00:00,"Creating a 3-bit Gray Code Counter and Implementing it on Basys 3 Board, LEDs will display the counts.",0,GaalElbaz/3-bit-Gray-Code-Counter,750967766,SystemVerilog,3-bit-Gray-Code-Counter,3,1,2024-02-07 12:36:10+00:00,[],None
66,https://github.com/bamirbay/cis5710.git,2024-01-27 18:01:09+00:00,,0,bamirbay/cis5710,749145883,SystemVerilog,cis5710,4337,1,2024-04-08 02:24:38+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/GaalElbaz/SPI-Protocol.git,2024-02-08 09:57:54+00:00,"This project aims to develop SPI protocol support for all four modes, along with an accompanying simulation file.",0,GaalElbaz/SPI-Protocol,754554147,SystemVerilog,SPI-Protocol,71,1,2024-02-12 16:36:16+00:00,[],None
68,https://github.com/mpatil/sv-json-schema.git,2024-01-28 16:48:19+00:00,This is a SystemVerilog configuration class (with json transducers) generation utility from  JSON schema.,0,mpatil/sv-json-schema,749460721,SystemVerilog,sv-json-schema,16,1,2024-01-29 15:22:15+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/GeorgeLin200100/FM_ADD.git,2024-02-12 16:28:59+00:00,,0,GeorgeLin200100/FM_ADD,756423568,SystemVerilog,FM_ADD,193,1,2024-03-16 07:29:00+00:00,[],None
70,https://github.com/asimkhan8107/simple-tlm.git,2024-02-01 17:12:55+00:00,This is simple example of Transaction Level Modelling Producer Consumer based communication.,0,asimkhan8107/simple-tlm,751469851,SystemVerilog,simple-tlm,0,1,2024-03-24 15:53:28+00:00,[],None
71,https://github.com/hy0000/proj1.git,2024-02-19 16:18:01+00:00,fsm,0,hy0000/proj1,759941946,SystemVerilog,proj1,16,1,2024-02-21 18:55:49+00:00,[],None
72,https://github.com/106210049/16-bit-Computer.git,2024-02-04 14:53:57+00:00,Design 16 bit computer with System Verilog,0,106210049/16-bit-Computer,752694149,SystemVerilog,16-bit-Computer,496,1,2024-02-07 09:32:21+00:00,[],None
73,https://github.com/GaalElbaz/Verification-environment-for-FIFO.git,2024-02-15 13:22:05+00:00,Designed to verify the fundamental functionality of a FIFO (First-In-First-Out) memory.,0,GaalElbaz/Verification-environment-for-FIFO,758021733,SystemVerilog,Verification-environment-for-FIFO,101,1,2024-02-15 15:11:13+00:00,[],None
74,https://github.com/GaalElbaz/Binary-BCD-Conversion-Basys-3-FPGA-Board.git,2024-01-31 13:35:21+00:00,This GitHub project showcases an implementation of Binary to Binary-Coded Decimal (BCD) conversion on the Basys 3 FPGA board. ,0,GaalElbaz/Binary-BCD-Conversion-Basys-3-FPGA-Board,750866964,SystemVerilog,Binary-BCD-Conversion-Basys-3-FPGA-Board,101,1,2024-02-04 09:56:27+00:00,[],None
75,https://github.com/GaalElbaz/Random-Number-Generator.git,2024-02-04 07:31:31+00:00,Generating an 8-bit random number using LFSR utilizing tapping technique to avoid repetition. The design is implemented onto an Basys 3 FPGA board,0,GaalElbaz/Random-Number-Generator,752557745,SystemVerilog,Random-Number-Generator,22,1,2024-02-04 09:54:57+00:00,[],None
76,https://github.com/Mlcarvalho1/Projeto_IH_RISC_V_PIPELINE.git,2024-01-30 13:11:26+00:00,,0,Mlcarvalho1/Projeto_IH_RISC_V_PIPELINE,750340134,SystemVerilog,Projeto_IH_RISC_V_PIPELINE,24437,1,2024-02-16 16:33:33+00:00,[],https://api.github.com/licenses/mit
77,https://github.com/Daniyal-Tahsildar/System_Verilog_Basics.git,2024-02-15 23:06:34+00:00,This repository hosts examples and documentation for System Verilog used for Testbench Development ,0,Daniyal-Tahsildar/System_Verilog_Basics,758249125,SystemVerilog,System_Verilog_Basics,1164,1,2024-04-05 12:27:19+00:00,"['systemverilog', 'verification-methodologies', 'verilog']",https://api.github.com/licenses/gpl-3.0
78,https://github.com/efabless/tt-fpga-hdl-demo.git,2024-01-26 01:38:11+00:00,,2,efabless/tt-fpga-hdl-demo,748448547,SystemVerilog,tt-fpga-hdl-demo,72,1,2024-02-04 20:58:46+00:00,[],https://api.github.com/licenses/apache-2.0
79,https://github.com/GaalElbaz/Verification-environment-for-D-FF.git,2024-02-11 11:15:15+00:00,Verifies the fundamental functionality of the D flip-flop.,0,GaalElbaz/Verification-environment-for-D-FF,755879645,SystemVerilog,Verification-environment-for-D-FF,79,1,2024-02-13 18:35:12+00:00,[],None
80,https://github.com/njkrichardson/SurvivorCore.git,2024-02-24 17:06:05+00:00,Simple Arm and RISC-V processor implementations for use in the Apocalypse stack. ,0,njkrichardson/SurvivorCore,762778987,SystemVerilog,SurvivorCore,42,1,2024-02-24 17:55:47+00:00,[],https://api.github.com/licenses/gpl-3.0
81,https://github.com/FreitasFPGASolutions/aurora.git,2024-03-05 04:26:29+00:00,,0,FreitasFPGASolutions/aurora,767317765,SystemVerilog,aurora,16,1,2024-03-06 20:06:00+00:00,[],None
82,https://github.com/Mekky7/SPI_UVM.git,2024-02-28 02:57:38+00:00,UVM ENVIROMENT FOR SPI COMMUNICATION PROTOCOL,0,Mekky7/SPI_UVM,764413474,SystemVerilog,SPI_UVM,1982,1,2024-03-13 01:32:30+00:00,[],None
83,https://github.com/ItsRichard7/TallerDigitales.git,2024-02-12 19:40:51+00:00,"El presente repositorio consta de un portafolio para el curso de Taller de Diseño Digital. Se almacenará los laboratorios, proyectos y tareas que se desarrollen durante el transcurso del primer semestre del año 2024. Para ello se empleara el Hardware Description Lenguage System Verilog y de hardware base una placa FPGA DE1-S0C. ",0,ItsRichard7/TallerDigitales,756507073,SystemVerilog,TallerDigitales,39,1,2024-03-09 00:43:58+00:00,[],None
84,https://github.com/Neaeko/FM_radio.git,2024-02-26 01:35:18+00:00,,0,Neaeko/FM_radio,763279522,SystemVerilog,FM_radio,36025,1,2024-04-09 14:22:56+00:00,[],None
85,https://github.com/johnabaldwin/Pong.git,2024-02-06 22:34:06+00:00,,0,johnabaldwin/Pong,753846070,SystemVerilog,Pong,428,1,2024-02-07 20:19:23+00:00,[],None
86,https://github.com/mohamedtareq24/ASIC_implementation_of_PULPino_SoC.git,2024-02-23 15:24:28+00:00,My Graduation Project for BSc of Engineering Ain Shams Uni which is ASIC implementation of PULPino SoC based on the cv32e40p (RISCY) core sponserd by ICpedia using Synopsys tools,0,mohamedtareq24/ASIC_implementation_of_PULPino_SoC,762342202,SystemVerilog,ASIC_implementation_of_PULPino_SoC,22631,1,2024-02-24 17:00:32+00:00,"['asic', 'pnr', 'risc-v', 'synopsys-dc', 'synopsys-iccii']",None
87,https://github.com/Smruti-2001/Design-and-verify-the-protocol-SPI-Master-and-Slave-using-Systemverilog.git,2024-01-25 11:14:08+00:00,,0,Smruti-2001/Design-and-verify-the-protocol-SPI-Master-and-Slave-using-Systemverilog,748143153,SystemVerilog,Design-and-verify-the-protocol-SPI-Master-and-Slave-using-Systemverilog,9,0,2024-01-25 11:15:39+00:00,[],None
88,https://github.com/jonahromero/BranchPredictor.git,2024-01-30 04:13:51+00:00,,0,jonahromero/BranchPredictor,750145017,SystemVerilog,BranchPredictor,106,0,2024-01-30 04:18:39+00:00,[],None
89,https://github.com/AxelMTJ/UVM_of_ALU.git,2024-02-05 20:53:55+00:00,,0,AxelMTJ/UVM_of_ALU,753294632,SystemVerilog,UVM_of_ALU,10,0,2024-02-06 03:45:20+00:00,[],None
90,https://github.com/lucyhu798/ProcessOptimizer-.git,2024-02-06 05:26:41+00:00,,0,lucyhu798/ProcessOptimizer-,753432526,SystemVerilog,ProcessOptimizer-,931,0,2024-02-06 05:44:09+00:00,[],None
91,https://github.com/GopichandTripuraneni/Team16_ECE593W24.git,2024-02-04 01:26:33+00:00,,0,GopichandTripuraneni/Team16_ECE593W24,752487319,SystemVerilog,Team16_ECE593W24,3,0,2024-02-06 06:32:18+00:00,[],None
92,https://github.com/davidz1234567890/lab2v.git,2024-02-07 00:00:39+00:00,,0,davidz1234567890/lab2v,753869484,SystemVerilog,lab2v,2,0,2024-02-07 00:00:54+00:00,[],None
93,https://github.com/dylan-dang/verilog-barrelshifter.git,2024-02-07 00:28:49+00:00,,0,dylan-dang/verilog-barrelshifter,753877140,SystemVerilog,verilog-barrelshifter,3,0,2024-02-07 00:28:53+00:00,[],None
94,https://github.com/whujtz67/pulp_axi_master.git,2024-02-10 14:51:12+00:00,,0,whujtz67/pulp_axi_master,755547869,SystemVerilog,pulp_axi_master,358,0,2024-02-11 05:05:30+00:00,[],None
95,https://github.com/ZenoRobotics/AXIS_SystemVerilog.git,2024-02-09 16:51:09+00:00,,0,ZenoRobotics/AXIS_SystemVerilog,755210341,SystemVerilog,AXIS_SystemVerilog,590,0,2024-02-09 16:55:07+00:00,[],None
96,https://github.com/charliechin424/NTUEE-Digital-Circuit-Lab.git,2024-01-29 05:12:18+00:00,,0,charliechin424/NTUEE-Digital-Circuit-Lab,749642926,SystemVerilog,NTUEE-Digital-Circuit-Lab,29936,0,2024-02-12 15:13:38+00:00,[],None
97,https://github.com/NAQI-UL-HASSAN/Lab_2.git,2024-02-06 06:27:53+00:00,,0,NAQI-UL-HASSAN/Lab_2,753451144,SystemVerilog,Lab_2,58,0,2024-02-06 17:21:15+00:00,[],None
98,https://github.com/hamzabinabid/lab_2.git,2024-02-16 14:17:46+00:00,,0,hamzabinabid/lab_2,758529402,SystemVerilog,lab_2,489,0,2024-02-16 14:31:18+00:00,[],None
99,https://github.com/uqasha524m/dsd.git,2024-02-15 18:08:50+00:00,,0,uqasha524m/dsd,758150072,SystemVerilog,dsd,317,0,2024-02-15 18:54:23+00:00,[],None
100,https://github.com/Srujana9550/axi_2_i2c_conversion.git,2024-02-15 17:41:35+00:00,,0,Srujana9550/axi_2_i2c_conversion,758138560,SystemVerilog,axi_2_i2c_conversion,8,0,2024-02-17 12:24:40+00:00,[],None
101,https://github.com/ArthurMdrs/Simplified_Risc-V_Processor.git,2024-02-18 00:09:53+00:00,,0,ArthurMdrs/Simplified_Risc-V_Processor,759209096,SystemVerilog,Simplified_Risc-V_Processor,1793,0,2024-02-18 00:10:03+00:00,[],None
102,https://github.com/Aqib-Wazir101/mylab3.git,2024-02-19 15:17:53+00:00,,0,Aqib-Wazir101/mylab3,759912261,SystemVerilog,mylab3,174,0,2024-02-19 15:37:02+00:00,[],None
103,https://github.com/Mayank27Vaghela/AHB_UVC-B2B.git,2024-02-12 14:18:23+00:00,,0,Mayank27Vaghela/AHB_UVC-B2B,756362257,SystemVerilog,AHB_UVC-B2B,353,0,2024-02-12 14:21:28+00:00,[],None
104,https://github.com/salunkead/Basics-of-Assertions.git,2024-02-07 04:22:05+00:00,,0,salunkead/Basics-of-Assertions,753937757,SystemVerilog,Basics-of-Assertions,171,0,2024-02-07 05:56:53+00:00,[],None
105,https://github.com/David-Zaragoza/mod100_counter.git,2024-02-20 21:42:44+00:00,,0,David-Zaragoza/mod100_counter,760901365,SystemVerilog,mod100_counter,1,0,2024-02-20 21:48:16+00:00,[],None
106,https://github.com/ParaeagleRyanC/PipelinedForwardingRiscVProcessor.git,2024-02-24 04:41:47+00:00,,0,ParaeagleRyanC/PipelinedForwardingRiscVProcessor,762570655,SystemVerilog,PipelinedForwardingRiscVProcessor,60,0,2024-02-24 04:49:57+00:00,[],None
107,https://github.com/Rubayet13/memory.git,2024-02-26 07:15:15+00:00,Simple memory project implementation using SystemVerilog,0,Rubayet13/memory,763376496,SystemVerilog,memory,59,0,2024-02-26 07:16:54+00:00,[],None
108,https://github.com/nithinshyam13/Simple-LTE-Hardware-IDS.git,2024-02-25 21:47:56+00:00,An intrusion detection system for 4G/LTE networks written in verilog.,0,nithinshyam13/Simple-LTE-Hardware-IDS,763227671,SystemVerilog,Simple-LTE-Hardware-IDS,7,0,2024-02-25 21:50:41+00:00,[],None
109,https://github.com/Daniil-Melnik/Studyinh_Verilog.git,2024-02-20 07:11:30+00:00,Spring practice 2024,0,Daniil-Melnik/Studyinh_Verilog,760308651,SystemVerilog,Studyinh_Verilog,31,0,2024-02-20 07:12:38+00:00,[],None
110,https://github.com/tayyabshaikh/Pipeline-Processor.git,2024-02-28 18:48:45+00:00,Pipeline Processor Code of All Modules,0,tayyabshaikh/Pipeline-Processor,764809758,SystemVerilog,Pipeline-Processor,9,0,2024-02-28 18:50:55+00:00,[],None
111,https://github.com/NAQI-UL-HASSAN/lab_5.git,2024-03-04 16:26:52+00:00,,0,NAQI-UL-HASSAN/lab_5,767061021,SystemVerilog,lab_5,1220,0,2024-03-04 16:28:47+00:00,[],None
112,https://github.com/TayybaShafiq/Lab2.git,2024-03-05 05:14:58+00:00,,0,TayybaShafiq/Lab2,767331818,SystemVerilog,Lab2,36,0,2024-03-05 05:15:39+00:00,[],None
113,https://github.com/Arunvaishnav7435/Enum-Counting.git,2024-03-04 17:03:34+00:00,,0,Arunvaishnav7435/Enum-Counting,767079012,SystemVerilog,Enum-Counting,2,0,2024-03-04 17:06:34+00:00,[],None
114,https://github.com/rabbitrace/UART_IIC.git,2024-03-05 09:57:56+00:00,,0,rabbitrace/UART_IIC,767443968,SystemVerilog,UART_IIC,7,0,2024-03-05 10:00:29+00:00,[],None
115,https://github.com/rajat-rks/APB2-to-SPI-Project.git,2024-02-16 07:18:39+00:00,,0,rajat-rks/APB2-to-SPI-Project,758374869,SystemVerilog,APB2-to-SPI-Project,9,0,2024-02-17 14:58:48+00:00,[],None
116,https://github.com/ManishPillai7/QDR-SRAM.git,2024-02-15 09:00:02+00:00,,0,ManishPillai7/QDR-SRAM,757918602,SystemVerilog,QDR-SRAM,8,0,2024-02-15 09:10:58+00:00,[],None
117,https://github.com/guava1124/Lab2.git,2024-02-26 21:38:07+00:00,,0,guava1124/Lab2,763758282,SystemVerilog,Lab2,77,0,2024-03-04 15:45:18+00:00,[],None
118,https://github.com/razas32/dq_project.git,2024-02-26 19:29:09+00:00,Hardware-based Image Decompressor,0,razas32/dq_project,763709495,SystemVerilog,dq_project,2073,0,2024-02-27 20:08:51+00:00,[],None
119,https://github.com/Susheelaaa/Systemverilog_oops.git,2024-03-05 12:09:01+00:00,,0,Susheelaaa/Systemverilog_oops,767501639,SystemVerilog,Systemverilog_oops,12,0,2024-03-05 15:34:53+00:00,[],None
120,https://github.com/kiaraaguilera/ECE-366-Project-B.git,2024-03-02 00:09:55+00:00,,0,kiaraaguilera/ECE-366-Project-B,765950764,SystemVerilog,ECE-366-Project-B,21,0,2024-03-02 00:15:11+00:00,[],None
121,https://github.com/brucexi999/RTL_interview.git,2024-02-03 05:43:54+00:00,,0,brucexi999/RTL_interview,752132441,SystemVerilog,RTL_interview,2600,0,2024-03-28 21:56:05+00:00,[],None
122,https://github.com/Chirag-RTLWORLD/100-days-of-RTL.git,2024-02-23 06:51:53+00:00,,0,Chirag-RTLWORLD/100-days-of-RTL,762138203,SystemVerilog,100-days-of-RTL,279,0,2024-03-26 17:26:20+00:00,[],None
123,https://github.com/joe82512/Verilog-HDL.git,2024-02-03 17:42:56+00:00,Verilog Practice,0,joe82512/Verilog-HDL,752357884,SystemVerilog,Verilog-HDL,37,0,2024-02-03 17:52:53+00:00,[],None
124,https://github.com/marcoandrade3/polyphase_test.git,2024-02-13 02:09:59+00:00,Polyphase Test Bench,0,marcoandrade3/polyphase_test,756638195,SystemVerilog,polyphase_test,2315,0,2024-02-25 18:18:47+00:00,[],None
125,https://github.com/GrigorescuStefan/TSC.git,2024-02-19 06:17:01+00:00,Laboratory work for TSC,0,GrigorescuStefan/TSC,759684884,SystemVerilog,TSC,14,0,2024-03-04 07:59:53+00:00,[],None
126,https://github.com/Shiofi/Lab.-2-Logica-Secuencial.git,2024-03-01 03:49:17+00:00,Profundizar en los conceptos asociados al dise˜no digital secuencial,1,Shiofi/Lab.-2-Logica-Secuencial,765508668,SystemVerilog,Lab.-2-Logica-Secuencial,1483,0,2024-03-12 20:01:23+00:00,[],None
127,https://github.com/blmonk/fpga-fft-convolution.git,2024-03-02 22:05:26+00:00,,0,blmonk/fpga-fft-convolution,766302438,SystemVerilog,fpga-fft-convolution,303,0,2024-03-13 05:15:40+00:00,[],None
128,https://github.com/d4ma/ELEX7660-Snake_Game.git,2024-03-05 21:41:45+00:00,Snake game for the ELEX 7660 class,0,d4ma/ELEX7660-Snake_Game,767770071,SystemVerilog,ELEX7660-Snake_Game,108508,0,2024-03-05 21:53:54+00:00,[],None
129,https://github.com/alecsandrova/TSC.git,2024-02-21 06:29:11+00:00,,0,alecsandrova/TSC,761051253,SystemVerilog,TSC,8861,0,2024-02-28 07:34:43+00:00,[],None
130,https://github.com/roa-jaser/Advance_Digital.git,2024-01-25 17:36:56+00:00,solution for Course Assignment,0,roa-jaser/Advance_Digital,748302445,SystemVerilog,Advance_Digital,3,0,2024-01-25 17:37:37+00:00,[],None
131,https://github.com/MyWurger/4.2.-RAM-Design-and-Simulation.git,2024-01-25 21:28:28+00:00,,0,MyWurger/4.2.-RAM-Design-and-Simulation,748386916,SystemVerilog,4.2.-RAM-Design-and-Simulation,7,0,2024-01-26 10:30:09+00:00,[],None
132,https://github.com/Vishnutpgit/VLSI-AHB2APB-VERIFICATION.git,2024-01-26 05:59:22+00:00,,0,Vishnutpgit/VLSI-AHB2APB-VERIFICATION,748508291,SystemVerilog,VLSI-AHB2APB-VERIFICATION,33,0,2024-01-26 06:02:34+00:00,[],None
133,https://github.com/Tan-YiFan/rvcpu.git,2024-01-25 08:14:51+00:00,,0,Tan-YiFan/rvcpu,748075614,SystemVerilog,rvcpu,3241,0,2024-01-25 11:21:52+00:00,[],
134,https://github.com/jona250210/tt05_systemc.git,2024-01-25 21:45:35+00:00,,0,jona250210/tt05_systemc,748392312,SystemVerilog,tt05_systemc,21,0,2024-01-26 15:52:49+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/iwaniwaniwan012/NATIVE_PHY_A10_SIM.git,2024-01-28 16:25:38+00:00,,0,iwaniwaniwan012/NATIVE_PHY_A10_SIM,749453637,SystemVerilog,NATIVE_PHY_A10_SIM,23183,0,2024-01-28 16:28:45+00:00,[],None
136,https://github.com/FenixVu442/469-16bit-Hierarchical-CLA-ModelSim.git,2024-01-29 00:44:18+00:00,,0,FenixVu442/469-16bit-Hierarchical-CLA-ModelSim,749579885,SystemVerilog,469-16bit-Hierarchical-CLA-ModelSim,5,0,2024-01-29 00:45:44+00:00,[],None
137,https://github.com/sushanTamu/lab-5-sushanTamu.git,2024-02-01 01:20:02+00:00,,0,sushanTamu/lab-5-sushanTamu,751125635,SystemVerilog,lab-5-sushanTamu,5462,0,2024-02-01 01:20:22+00:00,[],None
138,https://github.com/Prasthuthi/AXI_Verification.git,2024-02-01 05:01:28+00:00,,0,Prasthuthi/AXI_Verification,751183037,SystemVerilog,AXI_Verification,109,0,2024-02-01 05:21:50+00:00,[],None
139,https://github.com/lucyhu798/hamming-encoder-decoder.git,2024-02-06 03:36:51+00:00,,0,lucyhu798/hamming-encoder-decoder,753403471,SystemVerilog,hamming-encoder-decoder,12,0,2024-02-06 03:43:28+00:00,[],None
140,https://github.com/Ssingh5535/EEL5934.git,2024-01-28 20:31:12+00:00,EEL5934 - System on Chips ,0,Ssingh5535/EEL5934,749526161,SystemVerilog,EEL5934,70,0,2024-01-29 16:16:19+00:00,[],None
141,https://github.com/kyucchoi/comment.git,2024-02-02 15:50:23+00:00,,0,kyucchoi/comment,751913441,SystemVerilog,comment,9,0,2024-02-02 15:57:20+00:00,[],None
142,https://github.com/ThoutamNagaraju/perforce.git,2024-02-14 04:20:54+00:00,,0,ThoutamNagaraju/perforce,757235556,SystemVerilog,perforce,1,0,2024-02-14 04:55:25+00:00,[],None
143,https://github.com/Prasthuthi/coverage.git,2024-02-14 06:09:41+00:00,,0,Prasthuthi/coverage,757265588,SystemVerilog,coverage,22,0,2024-02-14 06:12:02+00:00,[],None
144,https://github.com/MeghanaRBhat/DRAM.git,2024-02-15 05:08:43+00:00,,0,MeghanaRBhat/DRAM,757842286,SystemVerilog,DRAM,8552,0,2024-02-15 05:09:26+00:00,[],None
145,https://github.com/kush-manchanda/i2c_slave.git,2024-02-16 05:34:52+00:00,slave device for i2c bus,0,kush-manchanda/i2c_slave,758344532,SystemVerilog,i2c_slave,16,0,2024-02-16 06:08:28+00:00,[],https://api.github.com/licenses/gpl-3.0
146,https://github.com/haseeb-hassan/LAB_2.git,2024-02-16 16:30:22+00:00,my dsd lab 2,0,haseeb-hassan/LAB_2,758586288,SystemVerilog,LAB_2,1061,0,2024-02-16 16:35:15+00:00,[],None
147,https://github.com/aaayann/lab3practice.git,2024-02-19 20:14:28+00:00,,0,aaayann/lab3practice,760115989,SystemVerilog,lab3practice,473,0,2024-02-19 20:27:43+00:00,[],None
148,https://github.com/Ans-Qasim123/mylab3.git,2024-02-19 15:58:02+00:00,,0,Ans-Qasim123/mylab3,759930368,SystemVerilog,mylab3,422,0,2024-02-19 16:14:32+00:00,[],None
149,https://github.com/lampn0/apb_uart.git,2024-02-20 08:27:28+00:00,APB UART,0,lampn0/apb_uart,760337116,SystemVerilog,apb_uart,2599,0,2024-02-20 09:34:34+00:00,[],https://api.github.com/licenses/gpl-3.0
150,https://github.com/Soretawa/riscv_processor.git,2024-02-21 16:47:33+00:00,Новый репозиторий с TCL скриптом,0,Soretawa/riscv_processor,761321365,SystemVerilog,riscv_processor,41,0,2024-02-21 16:48:36+00:00,[],None
151,https://github.com/BHKGITT/SPI.git,2024-02-05 16:24:16+00:00,UVM TB to verify the SPI protocol,0,BHKGITT/SPI,753184449,SystemVerilog,SPI,36,0,2024-02-17 13:25:06+00:00,[],None
152,https://github.com/chrisg0106/Sistemas-digital.git,2024-02-27 05:13:13+00:00,,0,chrisg0106/Sistemas-digital,763890302,SystemVerilog,Sistemas-digital,2,0,2024-02-27 05:15:05+00:00,[],None
153,https://github.com/phucducnguyen/uvm_message.git,2024-02-27 17:44:22+00:00,,0,phucducnguyen/uvm_message,764224405,SystemVerilog,uvm_message,3,0,2024-02-27 17:44:28+00:00,[],None
154,https://github.com/phucducnguyen/uvm_rand.git,2024-02-27 18:03:39+00:00,,0,phucducnguyen/uvm_rand,764233157,SystemVerilog,uvm_rand,21,0,2024-02-27 18:03:46+00:00,[],None
155,https://github.com/gskip17/chipcraft-tt-demo.git,2024-02-26 20:58:05+00:00,,0,gskip17/chipcraft-tt-demo,763744211,SystemVerilog,chipcraft-tt-demo,42,0,2024-02-28 19:38:45+00:00,[],https://api.github.com/licenses/apache-2.0
156,https://github.com/gskip17/chipcraft-tt-hdl-demo.git,2024-02-28 19:44:16+00:00,,0,gskip17/chipcraft-tt-hdl-demo,764832824,SystemVerilog,chipcraft-tt-hdl-demo,45,0,2024-02-28 20:26:59+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/Keerthidubba/Keerthi-AXI4-Stream-Protocol.git,2024-02-16 08:44:51+00:00,UVM Based AXI4-STREAM VIP Master and Slave Protocol ,0,Keerthidubba/Keerthi-AXI4-Stream-Protocol,758403122,SystemVerilog,Keerthi-AXI4-Stream-Protocol,28,0,2024-02-29 06:20:27+00:00,[],None
158,https://github.com/MurakamiShun/rv32i_singlecycle.git,2024-02-17 11:32:21+00:00,,0,MurakamiShun/rv32i_singlecycle,758889567,SystemVerilog,rv32i_singlecycle,31,0,2024-02-17 11:34:39+00:00,[],None
159,https://github.com/ziadmali59/Data_coding.git,2024-03-01 15:20:06+00:00,turbo_Rate_Match,0,ziadmali59/Data_coding,765766942,SystemVerilog,Data_coding,15,0,2024-03-01 15:50:55+00:00,[],None
160,https://github.com/hamza-2274/DSD-Lab.git,2024-02-12 10:40:02+00:00,,0,hamza-2274/DSD-Lab,756273892,SystemVerilog,DSD-Lab,4790,0,2024-02-12 11:02:57+00:00,[],None
161,https://github.com/leshao-o/apb.git,2024-03-04 12:47:22+00:00,,0,leshao-o/apb,766953103,SystemVerilog,apb,4,0,2024-03-04 13:31:24+00:00,[],None
162,https://github.com/sduaz/dsdlab5.git,2024-03-04 16:22:51+00:00,combinational circuit using k maps(7segments),0,sduaz/dsdlab5,767058787,SystemVerilog,dsdlab5,133,0,2024-03-04 16:32:18+00:00,[],None
163,https://github.com/Gorruy/lifo.git,2024-02-29 15:26:51+00:00,,0,Gorruy/lifo,765260143,SystemVerilog,lifo,23,0,2024-03-03 21:48:23+00:00,[],None
164,https://github.com/andresuriza/auriza_digital_design_lab_2023.git,2024-02-10 17:32:40+00:00,,0,andresuriza/auriza_digital_design_lab_2023,755595805,SystemVerilog,auriza_digital_design_lab_2023,203655,0,2024-02-26 18:14:12+00:00,[],None
165,https://github.com/muhammedTarek001/retry_environment.git,2024-03-01 20:13:27+00:00,uvm environment for testing retry block in CXL data link layer ,0,muhammedTarek001/retry_environment,765884828,SystemVerilog,retry_environment,157,0,2024-03-01 20:15:13+00:00,[],https://api.github.com/licenses/agpl-3.0
166,https://github.com/nicval2/nvalverdea_digital_design_lab_2024.git,2024-02-14 15:49:35+00:00,,0,nicval2/nvalverdea_digital_design_lab_2024,757489780,SystemVerilog,nvalverdea_digital_design_lab_2024,678106,0,2024-03-13 01:59:40+00:00,[],None
167,https://github.com/cecilianomeibel/mceciliano_digital_design_lab_2024.git,2024-02-10 22:08:14+00:00,Repositorio en el cual se trabajaran los laboratorios correspondientes al curso de Taller de Diseño Digital del Instituto Tecnologico de Costa Rica,0,cecilianomeibel/mceciliano_digital_design_lab_2024,755721663,SystemVerilog,mceciliano_digital_design_lab_2024,97456,0,2024-03-03 08:14:14+00:00,[],None
168,https://github.com/embedded-explorer/UVM_Learning.git,2024-02-23 18:17:48+00:00,Documenting Journey of Exploring UVM,0,embedded-explorer/UVM_Learning,762412557,SystemVerilog,UVM_Learning,29,0,2024-02-23 18:52:21+00:00,[],None
169,https://github.com/CucuAntonia/TSC.git,2024-02-19 06:16:52+00:00,Laboratoare TSC,0,CucuAntonia/TSC,759684835,SystemVerilog,TSC,8439,0,2024-03-04 07:51:31+00:00,[],None
170,https://github.com/DavBudau/TSC.git,2024-02-21 06:29:33+00:00,,0,DavBudau/TSC,761051422,SystemVerilog,TSC,8217,0,2024-03-04 08:00:01+00:00,[],None
171,https://github.com/phuvg/ahblite.git,2024-02-08 04:51:00+00:00,,0,phuvg/ahblite,754456145,SystemVerilog,ahblite,9303,0,2024-02-23 03:28:21+00:00,[],None
172,https://github.com/ZelGusev/asyncFifo.git,2024-01-26 16:44:50+00:00,,0,ZelGusev/asyncFifo,748734458,SystemVerilog,asyncFifo,27,0,2024-01-26 16:57:42+00:00,[],None
173,https://github.com/nathanheck255/PongLab.git,2024-01-29 23:58:31+00:00,This is the repo for Lab 1 of SoC design class. We will be implementing the Pong game.,0,nathanheck255/PongLab,750077158,SystemVerilog,PongLab,14,0,2024-01-30 19:53:34+00:00,[],None
174,https://github.com/Kavi91/16-bit_Processor_Core.git,2024-01-31 13:06:00+00:00,The primary objective of this project revolves around the development of a 16-bit instruction set processor. ,0,Kavi91/16-bit_Processor_Core,750854227,SystemVerilog,16-bit_Processor_Core,2788,0,2024-01-31 13:14:32+00:00,[],https://api.github.com/licenses/mit
175,https://github.com/satwikkamath/SPI_Master_Verification.git,2024-02-02 17:30:44+00:00,"This repository contains a SystemVerilog verification testbench for an SPI (Serial Peripheral Interface) Master module. The testbench is designed to verify the functionality of the SPI Master by generating stimuli, driving transactions, monitoring the bus, and comparing results using a scoreboard.",0,satwikkamath/SPI_Master_Verification,751952967,SystemVerilog,SPI_Master_Verification,15,0,2024-02-02 17:49:48+00:00,[],None
176,https://github.com/RahmatNaeem/DSD-2022ee135.git,2024-02-05 15:36:49+00:00,,0,RahmatNaeem/DSD-2022ee135,753162546,SystemVerilog,DSD-2022ee135,223,0,2024-02-05 16:22:34+00:00,[],None
177,https://github.com/leduchuybk/up_down_counter.git,2024-02-05 14:16:41+00:00,,0,leduchuybk/up_down_counter,753124540,SystemVerilog,up_down_counter,54,0,2024-02-05 14:19:14+00:00,[],None
178,https://github.com/yoon123seul/CastLab_project.git,2024-02-01 01:50:47+00:00,,0,yoon123seul/CastLab_project,751133418,SystemVerilog,CastLab_project,6897,0,2024-02-01 01:53:26+00:00,[],None
179,https://github.com/Aledpl5/Rock-Paper-Scissors-Circuit.git,2024-02-07 09:15:44+00:00,Uni project about the game rock-paper-scissors,0,Aledpl5/Rock-Paper-Scissors-Circuit,754033867,SystemVerilog,Rock-Paper-Scissors-Circuit,14,0,2024-02-07 09:35:36+00:00,"['blif', 'circuit', 'sis', 'systemverilog', 'verilog', 'datapath', 'datapath-design']",None
180,https://github.com/darsh612/LC3_Chip_Verification.git,2024-02-09 17:47:25+00:00,,0,darsh612/LC3_Chip_Verification,755232915,SystemVerilog,LC3_Chip_Verification,21656,0,2024-02-09 17:49:41+00:00,[],None
181,https://github.com/Abdullah-61/UET_RV_PCORE.git,2024-02-11 11:02:26+00:00,,0,Abdullah-61/UET_RV_PCORE,755876400,SystemVerilog,UET_RV_PCORE,99,0,2024-02-11 11:55:14+00:00,[],None
182,https://github.com/Omar-farhan1084/coverage.git,2024-02-15 08:38:00+00:00,,0,Omar-farhan1084/coverage,757910095,SystemVerilog,coverage,8,0,2024-02-15 08:38:57+00:00,[],None
183,https://github.com/SamiIonesi/Memory_UVM.git,2024-02-16 19:45:15+00:00,,0,SamiIonesi/Memory_UVM,758660822,SystemVerilog,Memory_UVM,5,0,2024-02-16 19:54:19+00:00,[],None
184,https://github.com/michaelskyf/fpga.git,2024-02-18 19:59:14+00:00,Random fpga stuff,0,michaelskyf/fpga,759517614,SystemVerilog,fpga,189,0,2024-02-18 19:59:46+00:00,[],None
185,https://github.com/sduaz/DSDLAB3.git,2024-02-19 19:27:46+00:00,,0,sduaz/DSDLAB3,760097817,SystemVerilog,DSDLAB3,50,0,2024-02-19 19:30:11+00:00,[],None
186,https://github.com/QamarRaja/lab-3.git,2024-02-19 15:20:44+00:00,my assingment# 3,0,QamarRaja/lab-3,759913453,SystemVerilog,lab-3,112,0,2024-02-19 15:26:56+00:00,[],None
187,https://github.com/Johkson23/startercode_lab1.git,2024-02-19 23:44:17+00:00,,0,Johkson23/startercode_lab1,760180080,SystemVerilog,startercode_lab1,15,0,2024-02-19 23:44:48+00:00,[],None
188,https://github.com/eldanielh31/dbrenes_digital_design_lab_2024.git,2024-02-09 21:59:55+00:00,,0,eldanielh31/dbrenes_digital_design_lab_2024,755318731,SystemVerilog,dbrenes_digital_design_lab_2024,502,0,2024-02-21 21:39:29+00:00,[],None
189,https://github.com/a-dailey/333_Otter.git,2024-02-05 01:53:19+00:00,,0,a-dailey/333_Otter,752868340,SystemVerilog,333_Otter,8346,0,2024-02-13 19:19:27+00:00,[],None
190,https://github.com/axyrai/sudokuSolver.git,2024-02-24 13:53:04+00:00,A sudoku solver written in systemVerilog using constraints.,0,axyrai/sudokuSolver,762717224,SystemVerilog,sudokuSolver,57,0,2024-02-24 13:57:58+00:00,[],None
191,https://github.com/nbannur2/LLC-.git,2024-02-26 00:11:08+00:00,LLC Design and Verification using SV,0,nbannur2/LLC-,763260594,SystemVerilog,LLC-,25,0,2024-02-26 00:21:14+00:00,[],None
192,https://github.com/mohit-verma-mv/UVM_RAL.git,2024-02-27 02:00:06+00:00,Register Layer Abstraction Code of UVM from Basic ,0,mohit-verma-mv/UVM_RAL,763833271,SystemVerilog,UVM_RAL,33,0,2024-02-27 02:18:54+00:00,[],None
193,https://github.com/zpxy/spi_exmple.git,2024-02-27 01:34:00+00:00,,0,zpxy/spi_exmple,763826057,SystemVerilog,spi_exmple,4,0,2024-02-27 01:59:07+00:00,[],None
194,https://github.com/isaacdbowser/tt-fpga-hdl-demo.git,2024-02-27 02:39:51+00:00,,0,isaacdbowser/tt-fpga-hdl-demo,763845363,SystemVerilog,tt-fpga-hdl-demo,23,0,2024-02-27 02:39:57+00:00,[],https://api.github.com/licenses/apache-2.0
195,https://github.com/jmbert/vliw.git,2024-02-27 18:52:49+00:00,A vliw-based cpu described in SystemVerilog,0,jmbert/vliw,764254648,SystemVerilog,vliw,28,0,2024-02-27 18:53:08+00:00,[],None
196,https://github.com/Stork1323/Convolution.git,2024-02-27 09:11:50+00:00,,0,Stork1323/Convolution,763982002,SystemVerilog,Convolution,7,0,2024-03-03 08:12:22+00:00,[],None
197,https://github.com/Susheelaaa/Inter_process_communication.git,2024-03-05 16:47:39+00:00,,0,Susheelaaa/Inter_process_communication,767639469,SystemVerilog,Inter_process_communication,5,0,2024-03-05 17:28:02+00:00,[],None
198,https://github.com/anikate-kaw/jelly_bean_basic.git,2024-03-05 20:43:28+00:00,,0,anikate-kaw/jelly_bean_basic,767749713,SystemVerilog,jelly_bean_basic,13,0,2024-03-05 20:44:26+00:00,[],None
199,https://github.com/MKamranManzoor/PROJECT4.1.git,2024-03-05 05:37:11+00:00,,0,MKamranManzoor/PROJECT4.1,767338965,SystemVerilog,PROJECT4.1,630,0,2024-03-05 05:39:19+00:00,[],None
200,https://github.com/MKamranManzoor/PROJECT5.1.git,2024-03-05 05:39:52+00:00,,0,MKamranManzoor/PROJECT5.1,767339756,SystemVerilog,PROJECT5.1,1117,0,2024-03-05 05:41:58+00:00,[],None
201,https://github.com/AHassan001/DIGITAL-VERIFICATION-USING-SYSTEMVERILOG-AND-UVM.git,2024-02-08 11:08:49+00:00,,0,AHassan001/DIGITAL-VERIFICATION-USING-SYSTEMVERILOG-AND-UVM,754581921,SystemVerilog,DIGITAL-VERIFICATION-USING-SYSTEMVERILOG-AND-UVM,593,0,2024-03-07 20:28:43+00:00,[],None
202,https://github.com/ccolten3/496stuff.git,2024-02-26 05:20:01+00:00,,0,ccolten3/496stuff,763338022,SystemVerilog,496stuff,135,0,2024-02-26 05:25:32+00:00,[],None
203,https://github.com/AndreyKoposov/MPSIS_RISC_V_KOPO.git,2024-02-13 14:53:22+00:00,,0,AndreyKoposov/MPSIS_RISC_V_KOPO,756912619,SystemVerilog,MPSIS_RISC_V_KOPO,12241,0,2024-02-13 14:53:34+00:00,[],None
204,https://github.com/minhbui27/ECE_152B.git,2024-02-02 21:51:31+00:00,,0,minhbui27/ECE_152B,752038162,SystemVerilog,ECE_152B,7,0,2024-02-02 21:53:03+00:00,[],None
205,https://github.com/JoelxCode/Lab2_DLD_Joel_Albert.git,2024-02-23 18:45:35+00:00,This is the repository of LAB2,0,JoelxCode/Lab2_DLD_Joel_Albert,762422791,SystemVerilog,Lab2_DLD_Joel_Albert,34043,0,2024-02-28 17:57:58+00:00,[],https://api.github.com/licenses/mit
206,https://github.com/Itzdanie/Lab-2.git,2024-02-28 21:35:37+00:00,,0,Itzdanie/Lab-2,764873244,SystemVerilog,Lab-2,21317,0,2024-03-06 23:33:36+00:00,[],https://api.github.com/licenses/mit
207,https://github.com/pkrwisig/assignment.git,2024-02-28 06:54:18+00:00,,0,pkrwisig/assignment,764487002,SystemVerilog,assignment,28,0,2024-03-20 12:08:15+00:00,[],None
208,https://github.com/ksgovardhan/training.git,2024-02-04 15:54:43+00:00,training,1,ksgovardhan/training,752714051,SystemVerilog,training,28110,0,2024-02-15 05:23:48+00:00,[],None
209,https://github.com/krishnaachyuth/Interface-Memory-to-8088.git,2024-03-04 21:21:10+00:00,,0,krishnaachyuth/Interface-Memory-to-8088,767188383,SystemVerilog,Interface-Memory-to-8088,5787,0,2024-03-06 20:33:30+00:00,[],None
210,https://github.com/KKDManohar/System-Verilog-Project-Team8.git,2024-03-05 09:36:56+00:00,,0,KKDManohar/System-Verilog-Project-Team8,767434319,SystemVerilog,System-Verilog-Project-Team8,1626,0,2024-03-05 09:44:09+00:00,[],None
211,https://github.com/kensung-lab/survindel2_paper_experiments.git,2024-02-28 12:23:14+00:00,,0,kensung-lab/survindel2_paper_experiments,764624696,SystemVerilog,survindel2_paper_experiments,2013962,0,2024-03-05 08:14:19+00:00,[],None
212,https://github.com/LiamSnow/ECE3829-Lab3.git,2024-02-14 03:44:44+00:00,,0,LiamSnow/ECE3829-Lab3,757226484,SystemVerilog,ECE3829-Lab3,3887,0,2024-02-20 02:49:18+00:00,[],None
213,https://github.com/robotman2412/sv-float.git,2024-01-28 11:11:45+00:00,Modular SystemVerilog floating-point library,0,robotman2412/sv-float,749362210,SystemVerilog,sv-float,42,0,2024-01-28 15:52:42+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
214,https://github.com/ethansepa/ArmPipelinedCPU.git,2024-01-29 19:33:08+00:00,64 bit Pipelined CPU for ARM Instruction Set,0,ethansepa/ArmPipelinedCPU,749991905,SystemVerilog,ArmPipelinedCPU,46,0,2024-03-29 23:28:32+00:00,[],None
215,https://github.com/IulianGabrielGavrila/TSC.git,2024-02-19 06:16:16+00:00,,0,IulianGabrielGavrila/TSC,759684613,SystemVerilog,TSC,8004,0,2024-03-04 07:56:57+00:00,[],None
216,https://github.com/BrumaDaniel/TSC_brumaDaniel.git,2024-02-19 06:25:58+00:00,,0,BrumaDaniel/TSC_brumaDaniel,759687843,SystemVerilog,TSC_brumaDaniel,18626,0,2024-03-04 09:06:57+00:00,[],None
217,https://github.com/Jiawey1227/SV_Project.git,2024-01-25 01:31:30+00:00,some SystemVerilog projects,0,Jiawey1227/SV_Project,747962559,SystemVerilog,SV_Project,49,0,2024-01-26 22:50:57+00:00,[],None
218,https://github.com/yttnn/our_cpu.git,2024-02-18 09:03:36+00:00,,0,yttnn/our_cpu,759320806,SystemVerilog,our_cpu,107,0,2024-03-21 01:58:17+00:00,[],None
219,https://github.com/adithyapuvvada/Verilog.git,2024-02-15 18:52:37+00:00,,0,adithyapuvvada/Verilog,758166955,SystemVerilog,Verilog,106,0,2024-02-19 17:57:48+00:00,[],None
220,https://github.com/IMFeeferz/HDL_Labs.git,2024-02-29 19:53:12+00:00,ECE 469 labs,0,IMFeeferz/HDL_Labs,765375523,SystemVerilog,HDL_Labs,13316,0,2024-03-06 17:43:13+00:00,[],None
221,https://github.com/Chiper27/TSC.git,2024-02-21 06:30:10+00:00,,0,Chiper27/TSC,761051638,SystemVerilog,TSC,8078,0,2024-04-10 16:56:57+00:00,[],None
222,https://github.com/jblol17/pipelined-riscv-cpu.git,2024-03-01 00:07:59+00:00,,0,jblol17/pipelined-riscv-cpu,765451343,SystemVerilog,pipelined-riscv-cpu,13,0,2024-03-01 00:18:27+00:00,[],None
223,https://github.com/tanitime/ee469.git,2024-01-25 22:53:31+00:00,Lab work in EE 469 Computer Architecture at the University of Washington,0,tanitime/ee469,748410956,SystemVerilog,ee469,171,0,2024-01-25 22:56:10+00:00,[],None
224,https://github.com/Yuboeee/DSP_series.git,2024-02-03 03:37:21+00:00,,0,Yuboeee/DSP_series,752107161,SystemVerilog,DSP_series,5,0,2024-02-03 03:39:56+00:00,[],None
225,https://github.com/Danna112002/Sync_arith_unit.git,2024-01-31 18:48:56+00:00,,0,Danna112002/Sync_arith_unit,751006948,SystemVerilog,Sync_arith_unit,1339,0,2024-01-31 19:15:47+00:00,[],None
226,https://github.com/vladimirkuzia/RISC-V-processor.git,2024-01-31 17:30:40+00:00,,0,vladimirkuzia/RISC-V-processor,750974125,SystemVerilog,RISC-V-processor,11515,0,2024-02-01 01:51:55+00:00,[],None
227,https://github.com/grishechkin/verilog-cache-simulation.git,2024-02-04 16:27:21+00:00,LRU cache simulation,0,grishechkin/verilog-cache-simulation,752724706,SystemVerilog,verilog-cache-simulation,5440,0,2024-02-04 16:30:13+00:00,[],None
228,https://github.com/MahmoudMohamed9988/UART_transmitter_and_receiver.git,2024-02-02 14:01:33+00:00,,0,MahmoudMohamed9988/UART_transmitter_and_receiver,751868074,SystemVerilog,UART_transmitter_and_receiver,62,0,2024-02-02 14:12:47+00:00,[],None
229,https://github.com/ab2514/uart.git,2024-02-09 05:43:18+00:00,,0,ab2514/uart,754960622,SystemVerilog,uart,78,0,2024-02-09 05:43:31+00:00,[],https://api.github.com/licenses/gpl-3.0
230,https://github.com/hafizmuhammadahmad01/dsdlab_2.git,2024-02-12 19:00:21+00:00,,0,hafizmuhammadahmad01/dsdlab_2,756487564,SystemVerilog,dsdlab_2,280,0,2024-02-12 19:02:59+00:00,[],None
231,https://github.com/Artemmida/TM1638.git,2024-02-10 18:37:45+00:00,,0,Artemmida/TM1638,755616407,SystemVerilog,TM1638,70,0,2024-02-10 18:41:59+00:00,[],None
232,https://github.com/Asadd1503/DSD2022-EE-169.git,2024-02-12 16:23:09+00:00,My second lab of digital system design.,0,Asadd1503/DSD2022-EE-169,756420527,SystemVerilog,DSD2022-EE-169,849,0,2024-02-12 16:26:40+00:00,[],None
233,https://github.com/Ammar-Bin-Amir/RV32I_5-Stage_Pipelined_CPU.git,2024-02-09 09:13:55+00:00,Processor Design of RV32I 5-Stage Pipelined CPU,0,Ammar-Bin-Amir/RV32I_5-Stage_Pipelined_CPU,755021245,SystemVerilog,RV32I_5-Stage_Pipelined_CPU,163,0,2024-02-15 10:37:31+00:00,"['digital-circuit-design', 'risc-v', 'rtl-design', 'rv32i', 'single-cycle-processor', '5-stage-pipelined-processor']",None
234,https://github.com/sumanthbs17/s_r_latch.git,2024-02-14 06:21:52+00:00,,0,sumanthbs17/s_r_latch,757269402,SystemVerilog,s_r_latch,7,0,2024-02-14 06:24:07+00:00,[],None
235,https://github.com/footbooller/aps_new.git,2024-02-14 18:09:19+00:00,,0,footbooller/aps_new,757549826,SystemVerilog,aps_new,21098,0,2024-02-14 18:14:00+00:00,[],None
236,https://github.com/GaalElbaz/Verification-environment-for-Half-Adder.git,2024-02-16 18:24:25+00:00,Testing and validating the functionality of a Half Adder hardware design.,0,GaalElbaz/Verification-environment-for-Half-Adder,758631849,SystemVerilog,Verification-environment-for-Half-Adder,64,0,2024-02-18 12:53:51+00:00,[],None
237,https://github.com/ethan4984/caput.git,2024-02-15 08:30:27+00:00,,0,ethan4984/caput,757907447,SystemVerilog,caput,66,0,2024-02-15 08:31:58+00:00,[],https://api.github.com/licenses/bsd-2-clause
238,https://github.com/max2win/apb_uvc_example.git,2024-02-25 21:28:52+00:00,,0,max2win/apb_uvc_example,763222940,SystemVerilog,apb_uvc_example,40,0,2024-02-25 22:01:27+00:00,[],https://api.github.com/licenses/apache-2.0
239,https://github.com/FlamingSaint/Ethernet_Nic.git,2024-02-27 08:33:48+00:00,,0,FlamingSaint/Ethernet_Nic,763964922,SystemVerilog,Ethernet_Nic,32208,0,2024-02-27 08:38:23+00:00,[],None
240,https://github.com/TayybaShafiq/Lab_3.git,2024-02-27 08:16:16+00:00,,0,TayybaShafiq/Lab_3,763957543,SystemVerilog,Lab_3,60,0,2024-02-27 08:17:24+00:00,[],None
241,https://github.com/Ajay1995iitr/FIFO-design-and-verification-using-Verilog-SV.git,2024-02-27 10:25:50+00:00,,0,Ajay1995iitr/FIFO-design-and-verification-using-Verilog-SV,764014841,SystemVerilog,FIFO-design-and-verification-using-Verilog-SV,14,0,2024-02-27 10:33:45+00:00,[],None
242,https://github.com/deardansouza/PipelineRiscV-InfraHardware.git,2024-02-27 00:17:16+00:00,,0,deardansouza/PipelineRiscV-InfraHardware,763804650,SystemVerilog,PipelineRiscV-InfraHardware,319,0,2024-02-27 02:03:08+00:00,[],None
243,https://github.com/haseeb-hassan/lab-4.git,2024-03-05 05:11:54+00:00,rgb leds,0,haseeb-hassan/lab-4,767330874,SystemVerilog,lab-4,1995,0,2024-03-05 05:15:32+00:00,[],None
244,https://github.com/pulp-platform/cluster_icache.git,2024-02-16 13:23:38+00:00,,0,pulp-platform/cluster_icache,758506587,SystemVerilog,cluster_icache,103,0,2024-02-16 13:24:16+00:00,[],
245,https://github.com/kencycheng/Systemverilog.git,2024-02-02 08:51:18+00:00,,0,kencycheng/Systemverilog,751752247,SystemVerilog,Systemverilog,37,0,2024-02-06 06:47:49+00:00,[],https://api.github.com/licenses/apache-2.0
246,https://github.com/jwang2863123/DAV.git,2024-02-25 01:53:22+00:00,,0,jwang2863123/DAV,762898149,SystemVerilog,DAV,10181,0,2024-02-25 02:03:49+00:00,[],None
247,https://github.com/ritwikgoel/Prj3.git,2024-02-29 02:12:09+00:00,,0,ritwikgoel/Prj3,764951293,SystemVerilog,Prj3,26,0,2024-02-29 19:23:36+00:00,[],None
248,https://github.com/TomasNsantos/IH-Project.git,2024-03-02 13:07:31+00:00,Projeto de IH,0,TomasNsantos/IH-Project,766142795,SystemVerilog,IH-Project,380,0,2024-03-02 13:18:20+00:00,[],None
249,https://github.com/bakadachi/myiplibrary.git,2024-03-04 20:11:51+00:00,SystemVerilog IP library,0,bakadachi/myiplibrary,767161830,SystemVerilog,myiplibrary,8,0,2024-03-07 10:44:03+00:00,[],None
250,https://github.com/alexngys/Sysverlog.git,2024-02-23 10:04:24+00:00,,0,alexngys/Sysverlog,762212269,SystemVerilog,Sysverlog,3366,0,2024-02-25 11:57:38+00:00,[],None
251,https://github.com/Deepak-1159/SV_PROJECT_TEAM-14.git,2024-02-23 19:25:24+00:00,,0,Deepak-1159/SV_PROJECT_TEAM-14,762436925,SystemVerilog,SV_PROJECT_TEAM-14,10810,0,2024-02-23 20:13:43+00:00,[],None
252,https://github.com/harshvardhan189/System-Verilog.git,2024-01-30 13:39:21+00:00,,0,harshvardhan189/System-Verilog,750352314,SystemVerilog,System-Verilog,25,0,2024-01-30 17:04:55+00:00,[],None
253,https://github.com/jeras/synthesis-optimizations.git,2024-02-13 23:08:55+00:00,Observing and optimizing synthesis of common bit manipulation operations for FPGA and ASIC,0,jeras/synthesis-optimizations,757159345,SystemVerilog,synthesis-optimizations,206,0,2024-03-02 13:57:15+00:00,[],None
254,https://github.com/andreeapascociu/TSC.git,2024-02-21 06:29:22+00:00,,0,andreeapascociu/TSC,761051331,SystemVerilog,TSC,8032,0,2024-02-28 07:42:45+00:00,[],None
255,https://github.com/andrei-eduard-s/TSC.git,2024-02-21 06:30:46+00:00,,0,andrei-eduard-s/TSC,761051832,SystemVerilog,TSC,8030,0,2024-02-28 07:43:00+00:00,[],None
256,https://github.com/AnaMPopa23/TSC.git,2024-02-21 06:34:22+00:00,,0,AnaMPopa23/TSC,761053081,SystemVerilog,TSC,8405,0,2024-02-28 07:42:43+00:00,[],None
257,https://github.com/mgleeim1/EE303.git,2024-01-25 19:49:23+00:00,This is a System Verilog code for a EE303(B) project to make a Digital watch. ,0,mgleeim1/EE303,748353613,SystemVerilog,EE303,1185,0,2024-01-25 19:50:55+00:00,[],None
258,https://github.com/Emkot87/Fifo_and_Counter_DesignVerification.git,2024-01-26 17:32:39+00:00,Design and Verification of a Counter and a FIFO in Verilog and SystemVerilog,0,Emkot87/Fifo_and_Counter_DesignVerification,748753577,SystemVerilog,Fifo_and_Counter_DesignVerification,467,0,2024-01-26 17:35:15+00:00,[],None
259,https://github.com/Powerage1978/pulsesync_fpga.git,2024-01-28 18:44:27+00:00,,0,Powerage1978/pulsesync_fpga,749496842,SystemVerilog,pulsesync_fpga,1924,0,2024-01-28 18:45:17+00:00,[],None
260,https://github.com/harshvardhan189/MOD-12-Counter-Verify-Using-SV.git,2024-01-30 13:52:31+00:00,,0,harshvardhan189/MOD-12-Counter-Verify-Using-SV,750358268,SystemVerilog,MOD-12-Counter-Verify-Using-SV,7,0,2024-01-30 14:49:50+00:00,[],None
261,https://github.com/tthanhnick/Thanh_Work_Electronics_RMIT.git,2024-02-01 15:10:30+00:00,,0,tthanhnick/Thanh_Work_Electronics_RMIT,751414561,SystemVerilog,Thanh_Work_Electronics_RMIT,20,0,2024-02-01 15:13:59+00:00,[],https://api.github.com/licenses/agpl-3.0
262,https://github.com/lblQubic/gateware.git,2024-02-06 05:35:03+00:00,,0,lblQubic/gateware,753434865,SystemVerilog,gateware,69056,0,2024-02-06 05:45:05+00:00,[],None
263,https://github.com/DanielaPavlenco/UART-Communication-Protocol-Verification.git,2024-02-06 20:56:57+00:00,,0,DanielaPavlenco/UART-Communication-Protocol-Verification,753815363,SystemVerilog,UART-Communication-Protocol-Verification,22,0,2024-02-06 20:59:19+00:00,[],None
264,https://github.com/satyaprakashakula/Synchronous-FIFO.git,2024-02-11 04:08:36+00:00,,0,satyaprakashakula/Synchronous-FIFO,755791014,SystemVerilog,Synchronous-FIFO,6,0,2024-02-11 04:11:47+00:00,[],None
265,https://github.com/anupkumarreddy/generic_metric_analyzer.git,2024-02-10 06:38:15+00:00,,0,anupkumarreddy/generic_metric_analyzer,755423753,SystemVerilog,generic_metric_analyzer,8,0,2024-02-10 06:39:17+00:00,[],None
266,https://github.com/Dinesh-9999/ROUTER-1X3-VERIFICATION-PROJECT.git,2024-02-13 14:50:54+00:00,,0,Dinesh-9999/ROUTER-1X3-VERIFICATION-PROJECT,756911377,SystemVerilog,ROUTER-1X3-VERIFICATION-PROJECT,19,0,2024-02-13 14:57:58+00:00,[],None
267,https://github.com/ninju08/Universal_Shift_Reg.git,2024-02-12 19:24:36+00:00,Design and Verification of Universal Shift Register using Verilog for Design and System Verilog for Verification. This project is simulated on Questa-sim and VCS,0,ninju08/Universal_Shift_Reg,756497601,SystemVerilog,Universal_Shift_Reg,21,0,2024-02-12 20:12:13+00:00,[],None
268,https://github.com/MAHANTHADEEKSHA-SB/address_filter_tb_combined.git,2024-02-16 08:15:45+00:00,,0,MAHANTHADEEKSHA-SB/address_filter_tb_combined,758393061,SystemVerilog,address_filter_tb_combined,44,0,2024-02-16 09:22:09+00:00,[],https://api.github.com/licenses/apache-2.0
269,https://github.com/sivabararthi/TBlint.git,2024-02-14 10:10:18+00:00,,0,sivabararthi/TBlint,757349372,SystemVerilog,TBlint,41,0,2024-02-14 10:15:31+00:00,[],None
270,https://github.com/perlindgren/can-clic.git,2024-02-13 01:05:24+00:00,SW implementation of priority arbitration,0,perlindgren/can-clic,756623253,SystemVerilog,can-clic,662,0,2024-02-16 12:47:02+00:00,[],None
271,https://github.com/RyanHunter-DV/ResetGen.git,2024-02-21 15:10:01+00:00,,0,RyanHunter-DV/ResetGen,761275243,SystemVerilog,ResetGen,24,0,2024-02-21 15:11:04+00:00,[],None
272,https://github.com/Zelmoghazy/APB-GPIO.git,2024-02-27 17:42:38+00:00,,1,Zelmoghazy/APB-GPIO,764223630,SystemVerilog,APB-GPIO,1549,0,2024-03-08 13:01:57+00:00,[],None
273,https://github.com/hafizmuhammadahmad01/dsdlab5.git,2024-03-04 18:13:14+00:00,,0,hafizmuhammadahmad01/dsdlab5,767111622,SystemVerilog,dsdlab5,454,0,2024-03-04 18:15:01+00:00,[],None
274,https://github.com/steins-ut/UARTMachine.git,2024-03-04 19:58:11+00:00,A full duplex UART Machine implemented on the Basys3 FPGA board.,0,steins-ut/UARTMachine,767156294,SystemVerilog,UARTMachine,14,0,2024-03-07 12:32:52+00:00,[],None
275,https://github.com/BatyaPng/RISCV_CPU.git,2024-02-03 19:28:40+00:00,,0,BatyaPng/RISCV_CPU,752387463,SystemVerilog,RISCV_CPU,40,0,2024-02-22 08:56:59+00:00,[],None
276,https://github.com/SidK123/I2C_SRAM.git,2024-02-11 05:48:57+00:00,Memory Controller with I2C Memory Interface. Taped out using Tiny Tapeout.,0,SidK123/I2C_SRAM,755808424,SystemVerilog,I2C_SRAM,5,0,2024-02-23 03:59:49+00:00,[],None
277,https://github.com/lukemorrison1341/SerDes.git,2024-02-02 19:49:30+00:00,,0,lukemorrison1341/SerDes,752002135,SystemVerilog,SerDes,1,0,2024-02-27 09:50:09+00:00,[],None
278,https://github.com/KarthikReddy1911/Technical-Papers.git,2024-02-26 18:19:22+00:00,,1,KarthikReddy1911/Technical-Papers,763679911,SystemVerilog,Technical-Papers,5,0,2024-02-27 11:52:25+00:00,[],None
279,https://github.com/ahmedashrafalaaser/ALU-Verification-plan.git,2024-03-04 09:12:10+00:00,ITI graduation project ( design ALU with Interrupt  support) write the Design req then verification req followed by arch  then imp then results ,0,ahmedashrafalaaser/ALU-Verification-plan,766861695,SystemVerilog,ALU-Verification-plan,4222,0,2024-03-04 09:33:06+00:00,[],None
280,https://github.com/allenlyj/SequenceParser.git,2024-02-22 22:59:58+00:00,,0,allenlyj/SequenceParser,762012688,SystemVerilog,SequenceParser,30,0,2024-02-23 23:02:48+00:00,[],None
281,https://github.com/M0rp/Lab2.git,2024-02-23 17:49:25+00:00,,0,M0rp/Lab2,762401905,SystemVerilog,Lab2,20339,0,2024-02-23 18:07:12+00:00,[],https://api.github.com/licenses/mit
282,https://github.com/ayaahmed20018414/CND-training-verification-course-assignments.git,2024-02-07 17:24:11+00:00,,0,ayaahmed20018414/CND-training-verification-course-assignments,754246943,SystemVerilog,CND-training-verification-course-assignments,295,0,2024-02-09 15:05:11+00:00,[],None
283,https://github.com/9z9z9z9z/APS.git,2024-02-29 18:42:57+00:00,,0,9z9z9z9z/APS,765348108,SystemVerilog,APS,80,0,2024-03-21 11:39:48+00:00,[],None
284,https://github.com/suriyasaiyan/70_day_Design-Verification.git,2024-03-02 15:07:53+00:00,,0,suriyasaiyan/70_day_Design-Verification,766182707,SystemVerilog,70_day_Design-Verification,5,0,2024-03-09 21:11:03+00:00,[],None
285,https://github.com/Sandeepan26/Verifcation_SV_UVM.git,2024-02-17 14:46:29+00:00,Contains Designs and their Verification environment via System Verilog or Universal Verification Methodology,0,Sandeepan26/Verifcation_SV_UVM,758947193,SystemVerilog,Verifcation_SV_UVM,35,0,2024-03-16 22:01:14+00:00,[],None
286,https://github.com/DeflateAwning/eaglesong-verilog.git,2024-01-26 21:15:26+00:00,A Verilog implementation of the Eaglesong hash algorithm,0,DeflateAwning/eaglesong-verilog,748839911,SystemVerilog,eaglesong-verilog,220,0,2024-03-10 22:59:26+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
287,https://github.com/weichung1008/simple-UVM-environment-for-synchronizing-FIFO.git,2024-02-17 04:07:27+00:00,,0,weichung1008/simple-UVM-environment-for-synchronizing-FIFO,758780931,SystemVerilog,simple-UVM-environment-for-synchronizing-FIFO,109,0,2024-02-17 09:14:31+00:00,[],None
288,https://github.com/jasonhsu93/CPU-Classic-RISC-Pipeline-Machine.git,2024-01-30 05:53:56+00:00,"Made a fully functional CPU model capable of performing essential computing tasks, such as executing instructions from memory, handling data with load and store operations. ",0,jasonhsu93/CPU-Classic-RISC-Pipeline-Machine,750172999,SystemVerilog,CPU-Classic-RISC-Pipeline-Machine,44,0,2024-03-25 04:30:17+00:00,"['armv7', 'cpu', 'datapath', 'de1-soc', 'risc']",None
289,https://github.com/MCR748/100line-processor.git,2024-02-11 11:36:24+00:00,A RV32I processor written to support a choosen set of instructions. Inprogress. ,0,MCR748/100line-processor,755885277,SystemVerilog,100line-processor,109,0,2024-02-12 16:42:14+00:00,[],None
290,https://github.com/gvGabi/TSC.git,2024-02-21 06:31:39+00:00,,0,gvGabi/TSC,761052111,SystemVerilog,TSC,8375,0,2024-03-04 07:55:02+00:00,[],None
291,https://github.com/Lcgunn/552-Project.git,2024-02-24 21:24:15+00:00,Creating a MIPS style CPU,0,Lcgunn/552-Project,762849091,SystemVerilog,552-Project,514,0,2024-02-24 21:46:44+00:00,[],None
292,https://github.com/saifalomari99/FPGA_Projects_SaifAlomari.git,2024-02-22 03:40:21+00:00,This Repository is to showcase Saif Alomari's FPGA projects,0,saifalomari99/FPGA_Projects_SaifAlomari,761555994,SystemVerilog,FPGA_Projects_SaifAlomari,60329,0,2024-03-19 16:30:36+00:00,"['fpga', 'systemverilog', 'verilog']",None
293,https://github.com/IlyaFonichev/Verilog_labs.git,2024-02-27 18:21:39+00:00,,0,IlyaFonichev/Verilog_labs,764241037,SystemVerilog,Verilog_labs,14115,0,2024-03-02 17:09:51+00:00,[],None
294,https://github.com/saibhargav5/Asynchronous_FIFO_ECE593_Group4.git,2024-01-27 04:30:09+00:00,,0,saibhargav5/Asynchronous_FIFO_ECE593_Group4,748932006,SystemVerilog,Asynchronous_FIFO_ECE593_Group4,69,0,2024-01-28 23:34:48+00:00,[],None
295,https://github.com/LordR31/TSC.git,2024-02-24 09:15:32+00:00,Repo for TSC Labs,0,LordR31/TSC,762638969,SystemVerilog,TSC,9045,0,2024-02-28 07:23:07+00:00,[],None
296,https://github.com/bgelb/gpsrx.git,2024-02-02 01:33:03+00:00,,0,bgelb/gpsrx,751629460,SystemVerilog,gpsrx,2137,0,2024-02-29 07:39:39+00:00,[],None
297,https://github.com/Allicai/EECE-LabWork.git,2024-02-15 15:52:51+00:00,Partner work for EECE2323,0,Allicai/EECE-LabWork,758089511,SystemVerilog,EECE-LabWork,93,0,2024-02-15 15:54:11+00:00,[],None
298,https://github.com/jameswbaker/cis5710-hw2.git,2024-02-01 20:19:45+00:00,,0,jameswbaker/cis5710-hw2,751543904,SystemVerilog,cis5710-hw2,4222,0,2024-03-15 22:02:25+00:00,[],https://api.github.com/licenses/mit
299,https://github.com/pchar4/tetris-chip-project.git,2024-02-26 02:43:41+00:00,,0,pchar4/tetris-chip-project,763296714,SystemVerilog,tetris-chip-project,25290,0,2024-03-19 21:04:49+00:00,[],None
300,https://github.com/MaxSailor/EITF35.git,2024-01-25 14:35:40+00:00,The LTH EITF35 course,0,MaxSailor/EITF35,748223888,SystemVerilog,EITF35,5,0,2024-01-25 14:45:47+00:00,[],None
301,https://github.com/varun-rajesh/SPI.git,2024-01-25 18:59:34+00:00,,0,varun-rajesh/SPI,748334213,SystemVerilog,SPI,90,0,2024-01-25 22:42:33+00:00,[],None
302,https://github.com/oleg1322/Verilog-SPI-interface.git,2024-01-29 11:00:53+00:00,,0,oleg1322/Verilog-SPI-interface,749766841,SystemVerilog,Verilog-SPI-interface,74,0,2024-01-29 11:02:33+00:00,[],None
303,https://github.com/CoraYi/Coding_Challenge.git,2024-01-30 23:13:58+00:00,Coding Challenge: 4-bit up/down counter,0,CoraYi/Coding_Challenge,750586330,SystemVerilog,Coding_Challenge,109,0,2024-01-31 00:27:32+00:00,[],None
304,https://github.com/KaS1999/Universal-Verification-Methodology.git,2024-01-31 17:31:08+00:00,This contains the UVM files for adder and sequential multiplier,0,KaS1999/Universal-Verification-Methodology,750974334,SystemVerilog,Universal-Verification-Methodology,8,0,2024-01-31 17:35:38+00:00,[],None
305,https://github.com/sushanTamu/lab-9-sushanTamu.git,2024-02-01 01:23:02+00:00,,0,sushanTamu/lab-9-sushanTamu,751126436,SystemVerilog,lab-9-sushanTamu,7815,0,2024-02-01 01:23:24+00:00,[],None
306,https://github.com/mingo99/RU.git,2024-01-30 10:55:37+00:00,Acc,0,mingo99/RU,750286084,SystemVerilog,RU,22,0,2024-01-30 10:56:25+00:00,[],None
307,https://github.com/idsyr/exp_mips.git,2024-02-01 17:36:44+00:00,,0,idsyr/exp_mips,751480382,SystemVerilog,exp_mips,2,0,2024-02-01 17:38:51+00:00,[],None
308,https://github.com/KOTHAVANI/APB_PROTOCOL.git,2024-01-25 19:47:52+00:00,,1,KOTHAVANI/APB_PROTOCOL,748353011,SystemVerilog,APB_PROTOCOL,51,0,2024-02-05 10:29:38+00:00,[],None
309,https://github.com/awise03/EECE2323.git,2024-02-02 19:27:46+00:00,,0,awise03/EECE2323,751994416,SystemVerilog,EECE2323,3,0,2024-02-02 19:30:58+00:00,[],None
310,https://github.com/AndrewRatkov/curcuit_stack.git,2024-02-09 13:12:12+00:00,,0,AndrewRatkov/curcuit_stack,755105794,SystemVerilog,curcuit_stack,964,0,2024-02-09 13:12:20+00:00,[],None
311,https://github.com/marnovandermaas/ibex-scorecard.git,2024-02-07 12:29:04+00:00,Test repo to add OpenSSF scorecard to Ibex,0,marnovandermaas/ibex-scorecard,754112162,SystemVerilog,ibex-scorecard,38859,0,2024-02-07 12:30:06+00:00,[],https://api.github.com/licenses/apache-2.0
312,https://github.com/omerbdemir/packet_parser.git,2024-01-28 10:59:28+00:00,,0,omerbdemir/packet_parser,749359203,SystemVerilog,packet_parser,14454,0,2024-02-11 13:29:11+00:00,[],None
313,https://github.com/dhanasekarp03/dpram.git,2024-02-15 07:15:57+00:00,,0,dhanasekarp03/dpram,757881133,SystemVerilog,dpram,7,0,2024-02-15 07:17:22+00:00,[],None
314,https://github.com/PeterDing372/digital.git,2024-02-09 19:01:06+00:00,,0,PeterDing372/digital,755260615,SystemVerilog,digital,6,0,2024-02-09 19:06:56+00:00,[],None
315,https://github.com/Sameekshapu/sr_latch.git,2024-02-14 10:03:10+00:00,,0,Sameekshapu/sr_latch,757346575,SystemVerilog,sr_latch,21,0,2024-02-14 10:14:40+00:00,[],None
316,https://github.com/tms4517/logicLocking.git,2024-02-22 11:28:14+00:00,The aim of this project is to try out the logic locking Yosys plugin.,0,tms4517/logicLocking,761727336,SystemVerilog,logicLocking,154,0,2024-02-22 14:56:10+00:00,[],None
317,https://github.com/valmyr/SystemVerilog_Embedded.git,2024-02-14 06:59:15+00:00,,0,valmyr/SystemVerilog_Embedded,757281082,SystemVerilog,SystemVerilog_Embedded,1847,0,2024-02-21 19:39:54+00:00,[],None
318,https://github.com/Shreyast27/DPRAM.git,2024-02-15 15:49:34+00:00,,0,Shreyast27/DPRAM,758088097,SystemVerilog,DPRAM,8,0,2024-02-15 15:50:47+00:00,[],None
319,https://github.com/Jagatheshgiri/Adder.git,2024-02-16 06:44:26+00:00,,0,Jagatheshgiri/Adder,758364295,SystemVerilog,Adder,6,0,2024-02-16 06:45:39+00:00,[],None
320,https://github.com/rabbitrace/NOC.git,2024-02-20 03:19:04+00:00,NOC_design,0,rabbitrace/NOC,760236593,SystemVerilog,NOC,57158,0,2024-02-20 03:21:46+00:00,[],None
321,https://github.com/alikhawja/lab-3.git,2024-02-04 18:08:50+00:00,my assignment#3,0,alikhawja/lab-3,752756816,SystemVerilog,lab-3,1158,0,2024-02-19 17:47:45+00:00,[],None
322,https://github.com/Mahjabeen632/Lab_3.git,2024-02-19 19:21:32+00:00,,0,Mahjabeen632/Lab_3,760095345,SystemVerilog,Lab_3,41,0,2024-02-19 19:30:00+00:00,[],None
323,https://github.com/Smruti-2001/Design-and-verify-APB-RAM-using-sv-and-uvm.git,2024-02-24 07:26:31+00:00,,0,Smruti-2001/Design-and-verify-APB-RAM-using-sv-and-uvm,762611008,SystemVerilog,Design-and-verify-APB-RAM-using-sv-and-uvm,6,0,2024-02-24 07:27:54+00:00,[],None
324,https://github.com/Siris-Limx/3d_diffusion_soc.git,2024-03-03 18:21:13+00:00,,0,Siris-Limx/3d_diffusion_soc,766609022,SystemVerilog,3d_diffusion_soc,13515,0,2024-03-03 18:27:55+00:00,[],None
325,https://github.com/Ibrahim-Hussain1/Single-cycle-MIPS-processor-.git,2024-03-04 08:45:14+00:00,,0,Ibrahim-Hussain1/Single-cycle-MIPS-processor-,766850150,SystemVerilog,Single-cycle-MIPS-processor-,10,0,2024-03-04 09:01:56+00:00,[],None
326,https://github.com/parvathy10/universal-shift-register.git,2024-02-13 03:10:49+00:00,,0,parvathy10/universal-shift-register,756652572,SystemVerilog,universal-shift-register,1,0,2024-02-13 03:11:36+00:00,[],None
327,https://github.com/Ans-Qasim123/lab4.git,2024-03-04 17:27:54+00:00,,0,Ans-Qasim123/lab4,767090662,SystemVerilog,lab4,781,0,2024-03-04 17:34:16+00:00,[],None
328,https://github.com/umamah2004/lab5.git,2024-03-04 17:45:44+00:00,,0,umamah2004/lab5,767098910,SystemVerilog,lab5,156,0,2024-03-04 17:47:58+00:00,[],None
329,https://github.com/AdanShahid119/Digital-System-Lab.git,2024-02-05 13:16:34+00:00,This includes all my Lab experiments for Digital Systems Course.,0,AdanShahid119/Digital-System-Lab,753096848,SystemVerilog,Digital-System-Lab,4873,0,2024-02-05 13:25:58+00:00,[],None
330,https://github.com/haseeb-hassan/lab-5.git,2024-03-05 05:16:36+00:00,7 segment displays,0,haseeb-hassan/lab-5,767332302,SystemVerilog,lab-5,295,0,2024-03-05 05:24:55+00:00,[],None
331,https://github.com/justinsim02/UVM-Examples.git,2024-03-05 06:30:40+00:00,SystemVerilog for Verification Spear 2016,0,justinsim02/UVM-Examples,767356625,SystemVerilog,UVM-Examples,10,0,2024-03-05 06:32:23+00:00,[],None
332,https://github.com/abfouts/ece_593_asynchronous_fifo.git,2024-01-25 04:05:27+00:00,Final project for Portland States ECE 593 Pre Silicon Validation,1,abfouts/ece_593_asynchronous_fifo,748001525,SystemVerilog,ece_593_asynchronous_fifo,2379,0,2024-01-26 01:42:45+00:00,[],None
333,https://github.com/Ammar-10xe/RISCV-Virtual-Memory-Address-Translation.git,2024-03-01 09:34:53+00:00,"This repo contains the address translation schemes of  RISCV Virtual Memory Sv39, Sv39*4, Sv48, Sv48*4,Sv57, Sv57*4",0,Ammar-10xe/RISCV-Virtual-Memory-Address-Translation,765620734,SystemVerilog,RISCV-Virtual-Memory-Address-Translation,35,0,2024-03-01 09:36:12+00:00,[],None
334,https://github.com/Naderatef10/System-verilog-practice.git,2024-03-05 23:47:36+00:00,Solving a group of assignments and projects to improve my SV verification skills,0,Naderatef10/System-verilog-practice,767809647,SystemVerilog,System-verilog-practice,8,0,2024-03-05 23:48:13+00:00,[],None
335,https://github.com/suriyasaiyan/128-x-256-b-SRAM-Memory-Array.git,2024-02-24 23:31:21+00:00,,0,suriyasaiyan/128-x-256-b-SRAM-Memory-Array,762874640,SystemVerilog,128-x-256-b-SRAM-Memory-Array,1,0,2024-03-09 21:12:11+00:00,[],None
336,https://github.com/davidz1234567890/lab3.git,2024-02-27 16:47:15+00:00,,0,davidz1234567890/lab3,764197642,SystemVerilog,lab3,13,0,2024-02-27 16:47:42+00:00,[],None
337,https://github.com/thomaspoike/ooo-design.git,2024-03-02 10:27:52+00:00,,0,thomaspoike/ooo-design,766096385,SystemVerilog,ooo-design,8,0,2024-03-17 18:16:57+00:00,[],None
338,https://github.com/brundamarpadaga/SV-project.git,2024-03-04 00:33:41+00:00,,0,brundamarpadaga/SV-project,766702645,SystemVerilog,SV-project,740,0,2024-03-04 00:58:03+00:00,[],None
339,https://github.com/vpandhare1/ECE571-Project.git,2024-02-25 22:28:59+00:00,,0,vpandhare1/ECE571-Project,763238340,SystemVerilog,ECE571-Project,11550,0,2024-03-20 01:44:05+00:00,[],None
340,https://github.com/kass-andra-go/proc_riscv_kass_andra_go.git,2024-02-16 12:05:37+00:00,My implementation of RISC-V processor,0,kass-andra-go/proc_riscv_kass_andra_go,758476530,SystemVerilog,proc_riscv_kass_andra_go,169,0,2024-04-01 09:20:45+00:00,[],None
341,https://github.com/Rohan2198/cis5710.git,2024-01-29 17:49:32+00:00,,0,Rohan2198/cis5710,749947852,SystemVerilog,cis5710,3876,0,2024-03-16 20:29:27+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/fraktal-luk/SV-CPU.git,2024-03-04 21:20:01+00:00,,0,fraktal-luk/SV-CPU,767187971,SystemVerilog,SV-CPU,133,0,2024-03-05 16:15:58+00:00,[],None
343,https://github.com/FloriCristea0/Laborator_TSC.git,2024-02-24 15:30:30+00:00,,0,FloriCristea0/Laborator_TSC,762748635,SystemVerilog,Laborator_TSC,8348,0,2024-03-04 08:03:28+00:00,[],None
344,https://github.com/JarcauCristian/TSC.git,2024-02-21 04:32:13+00:00,,0,JarcauCristian/TSC,761015064,SystemVerilog,TSC,8441,0,2024-02-28 07:42:45+00:00,[],None
345,https://github.com/MaracineanuConstantin/TSC.git,2024-02-21 06:30:05+00:00,,0,MaracineanuConstantin/TSC,761051603,SystemVerilog,TSC,6825,0,2024-02-28 07:42:56+00:00,[],None
346,https://github.com/JA1TYE/tt06-TYE-tiny-cpu.git,2024-01-30 15:31:23+00:00,Tiny 8-bit CPU for Tiny Tapeout 06,0,JA1TYE/tt06-TYE-tiny-cpu,750405570,SystemVerilog,tt06-TYE-tiny-cpu,89,0,2024-04-06 11:42:52+00:00,[],https://api.github.com/licenses/apache-2.0
347,https://github.com/Dragon-Git/win-handler.git,2024-01-28 07:22:04+00:00,Addressing Timing Challenges in Transaction Level Checks,0,Dragon-Git/win-handler,749307872,SystemVerilog,win-handler,8,0,2024-01-28 07:35:53+00:00,"['check', 'handler', 'timing', 'verification', 'window']",
348,https://github.com/EuJin-1234/8-bit-multiplier_SystemVerilog.git,2024-01-26 14:10:25+00:00,An 8-bit multiplier written in System Verilog and implemented on a DE1-SoC FPGA board.,0,EuJin-1234/8-bit-multiplier_SystemVerilog,748671916,SystemVerilog,8-bit-multiplier_SystemVerilog,6,0,2024-01-26 14:17:38+00:00,[],None
349,https://github.com/panostom/embedded_systems_pico_blaze.git,2024-01-29 12:09:55+00:00,,0,panostom/embedded_systems_pico_blaze,749792613,SystemVerilog,embedded_systems_pico_blaze,9,0,2024-01-29 12:15:04+00:00,[],None
350,https://github.com/Vishal2020Raja/LFAdder.git,2024-01-30 11:56:02+00:00,,0,Vishal2020Raja/LFAdder,750309412,SystemVerilog,LFAdder,59,0,2024-01-31 20:33:41+00:00,[],None
351,https://github.com/joaopmarinho/Risc-v-Pipeline.git,2024-02-02 19:46:28+00:00,,2,joaopmarinho/Risc-v-Pipeline,752000987,SystemVerilog,Risc-v-Pipeline,236,0,2024-02-02 19:56:30+00:00,[],None
352,https://github.com/jeffdi/mest-hdl-test.git,2024-02-04 01:51:30+00:00,,0,jeffdi/mest-hdl-test,752491661,SystemVerilog,mest-hdl-test,46,0,2024-02-04 01:51:35+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/berfinduman/riscv_superscalar.git,2024-02-07 12:18:56+00:00,final project of  RISC-V Architecture &Processor,0,berfinduman/riscv_superscalar,754107804,SystemVerilog,riscv_superscalar,16966,0,2024-02-07 12:24:17+00:00,[],None
354,https://github.com/GlennWilliam/TugOfWar.git,2024-02-17 22:00:26+00:00,,0,GlennWilliam/TugOfWar,759185100,SystemVerilog,TugOfWar,9,0,2024-02-17 22:02:50+00:00,[],None
355,https://github.com/celcius-plus-273/riscv-cpu.git,2024-02-03 16:44:26+00:00,,0,celcius-plus-273/riscv-cpu,752329531,SystemVerilog,riscv-cpu,47,0,2024-02-09 23:54:12+00:00,[],None
356,https://github.com/rakshitharnayak/sr_latch_verification.git,2024-02-14 05:28:30+00:00,,0,rakshitharnayak/sr_latch_verification,757253510,SystemVerilog,sr_latch_verification,22,0,2024-02-14 05:29:09+00:00,[],None
357,https://github.com/Maani02/sr_ff_uvm_verification.git,2024-02-14 05:45:51+00:00,,0,Maani02/sr_ff_uvm_verification,757258463,SystemVerilog,sr_ff_uvm_verification,6439,0,2024-02-14 05:47:42+00:00,[],None
358,https://github.com/Srivathsa2304/SR_COVERAGE.git,2024-02-14 05:33:13+00:00,,0,Srivathsa2304/SR_COVERAGE,757254818,SystemVerilog,SR_COVERAGE,450,0,2024-02-14 05:33:48+00:00,[],None
359,https://github.com/Rakesh2916728272727/UVM_SR_LATCH.git,2024-02-14 07:26:16+00:00,,0,Rakesh2916728272727/UVM_SR_LATCH,757290001,SystemVerilog,UVM_SR_LATCH,50,0,2024-02-14 07:27:09+00:00,[],None
360,https://github.com/weilincao/verilog_playground.git,2024-02-13 16:29:43+00:00,,0,weilincao/verilog_playground,756958653,SystemVerilog,verilog_playground,0,0,2024-02-13 16:31:39+00:00,[],None
361,https://github.com/mohdUsman-6508/verilog-systemverilog.git,2024-02-13 16:39:08+00:00,,0,mohdUsman-6508/verilog-systemverilog,756963164,SystemVerilog,verilog-systemverilog,0,0,2024-02-13 17:20:20+00:00,[],None
362,https://github.com/manchii/ejemplos-systemverilog.git,2024-02-13 14:39:20+00:00,,0,manchii/ejemplos-systemverilog,756905659,SystemVerilog,ejemplos-systemverilog,9,0,2024-02-13 14:41:26+00:00,[],None
363,https://github.com/haseeb-hassan/lab-3.git,2024-02-19 15:54:02+00:00,this lab is done by xilinx vivado,0,haseeb-hassan/lab-3,759928535,SystemVerilog,lab-3,199,0,2024-02-19 15:57:24+00:00,[],None
364,https://github.com/saira-ijaz/lab_3.git,2024-02-19 16:09:40+00:00,,0,saira-ijaz/lab_3,759935847,SystemVerilog,lab_3,72,0,2024-02-19 16:10:50+00:00,[],None
365,https://github.com/AlexEduardo-zip/TP2_ISL_Multiplicador_verilog.git,2024-02-20 03:13:55+00:00,,0,AlexEduardo-zip/TP2_ISL_Multiplicador_verilog,760235188,SystemVerilog,TP2_ISL_Multiplicador_verilog,82,0,2024-02-20 03:14:01+00:00,[],None
366,https://github.com/umamah2004/Lab3.git,2024-02-19 16:47:25+00:00,,0,umamah2004/Lab3,760011108,SystemVerilog,Lab3,28,0,2024-02-19 17:03:23+00:00,[],None
367,https://github.com/nafeesanawar/Baccarat-Game.git,2024-02-22 03:03:33+00:00,This folder contains a replica of a Baccarat game made using System Verilog (a hardware description and hardware verification language). ,0,nafeesanawar/Baccarat-Game,761545944,SystemVerilog,Baccarat-Game,12,0,2024-02-22 03:07:36+00:00,[],None
368,https://github.com/sreemanvitha/Team-8-Asynchronous-FIFO.git,2024-02-03 05:18:13+00:00,,0,sreemanvitha/Team-8-Asynchronous-FIFO,752127056,SystemVerilog,Team-8-Asynchronous-FIFO,46,0,2024-02-04 03:59:20+00:00,[],None
369,https://github.com/rasannakumar/amp.git,2024-02-27 00:03:57+00:00,,0,rasannakumar/amp,763801261,SystemVerilog,amp,5,0,2024-02-27 00:08:20+00:00,[],None
370,https://github.com/albchi/TrafficGenAi.git,2024-02-27 01:54:21+00:00,,0,albchi/TrafficGenAi,763831632,SystemVerilog,TrafficGenAi,2,0,2024-02-27 01:56:46+00:00,[],None
371,https://github.com/cuongdp2k2/AXI_VIP.git,2024-03-04 07:55:05+00:00,,0,cuongdp2k2/AXI_VIP,766830379,SystemVerilog,AXI_VIP,14798,0,2024-03-04 07:59:32+00:00,[],None
372,https://github.com/gk2000/CSCE-714-Lab2.git,2024-03-04 02:40:20+00:00,,1,gk2000/CSCE-714-Lab2,766732969,SystemVerilog,CSCE-714-Lab2,374,0,2024-03-04 02:42:38+00:00,[],None
373,https://github.com/AhmedibnaNaveed/task4.git,2024-03-05 06:11:06+00:00,,0,AhmedibnaNaveed/task4,767349892,SystemVerilog,task4,95,0,2024-03-05 06:20:02+00:00,[],None
374,https://github.com/belenosb/Memory-Controller-Verification.git,2024-03-05 05:53:35+00:00,"Developed and implemented a shared memory module controller in SystemVerilog, followed by the creation of a comprehensive test plan",0,belenosb/Memory-Controller-Verification,767344058,SystemVerilog,Memory-Controller-Verification,55,0,2024-03-05 05:54:07+00:00,[],None
375,https://github.com/parvathy10/System-Verilog.git,2024-02-09 13:03:23+00:00,,0,parvathy10/System-Verilog,755102359,SystemVerilog,System-Verilog,1,0,2024-03-06 12:01:40+00:00,[],None
376,https://github.com/ninjasnigel/AI-Design.git,2024-01-30 09:02:39+00:00,,0,ninjasnigel/AI-Design,750239872,SystemVerilog,AI-Design,5646,0,2024-02-12 20:34:59+00:00,[],None
377,https://github.com/aHarry01/ECSE6680-Adv-VLSI-Design.git,2024-02-19 18:15:48+00:00,,0,aHarry01/ECSE6680-Adv-VLSI-Design,760068919,SystemVerilog,ECSE6680-Adv-VLSI-Design,470,0,2024-03-04 14:50:23+00:00,[],None
378,https://github.com/rakshita-20/SystemVerilog_Final_Project.git,2024-02-21 09:00:27+00:00,"The project involves system-level design and integration, creation and use of SystemVerilog interfaces, $readmemh, bus-functional models, FSM modeling, & using protected SystemVerilog IP.",1,rakshita-20/SystemVerilog_Final_Project,761109720,SystemVerilog,SystemVerilog_Final_Project,7362,0,2024-03-05 09:49:59+00:00,[],None
379,https://github.com/tomrsae/pico-mips-processor.git,2024-02-26 11:38:52+00:00,,0,tomrsae/pico-mips-processor,763484856,SystemVerilog,pico-mips-processor,17,0,2024-02-26 14:40:19+00:00,[],None
380,https://github.com/Maaaaark001/my_FPAG_lib.git,2024-02-21 05:35:46+00:00,my_FPAG_lib,0,Maaaaark001/my_FPAG_lib,761033393,SystemVerilog,my_FPAG_lib,1747,0,2024-02-21 06:09:01+00:00,[],None
381,https://github.com/AugustoRGomez/sv-for-sim-and-synth.git,2024-02-27 00:03:07+00:00,"This repository contains a collection of System Verilog exercises I've worked on while studying the book ""RTL Modeling with SystemVerilog for Simulation and Synthesis"" by Stuart Sutherland.",0,AugustoRGomez/sv-for-sim-and-synth,763801047,SystemVerilog,sv-for-sim-and-synth,8,0,2024-03-03 20:51:20+00:00,[],https://api.github.com/licenses/mit
382,https://github.com/2022ee134/Digital-system-lab.git,2024-02-05 20:51:46+00:00,,0,2022ee134/Digital-system-lab,753293858,SystemVerilog,Digital-system-lab,3501,0,2024-02-05 21:28:12+00:00,[],None
383,https://github.com/drandyhaas/qts_qsfp_sdi.git,2024-02-04 20:19:40+00:00,,0,drandyhaas/qts_qsfp_sdi,752794306,SystemVerilog,qts_qsfp_sdi,503974,0,2024-02-04 22:23:33+00:00,[],https://api.github.com/licenses/mit
384,https://github.com/singh-rozer/UVM.git,2024-02-03 06:50:57+00:00,,0,singh-rozer/UVM,752147477,SystemVerilog,UVM,934,0,2024-02-03 07:21:27+00:00,[],None
385,https://github.com/achellasamy/Matrix_Multiplier_Accelerator-.git,2024-02-27 02:20:39+00:00,Hardware acceleration of matrix multiplication,0,achellasamy/Matrix_Multiplier_Accelerator-,763839578,SystemVerilog,Matrix_Multiplier_Accelerator-,5,0,2024-02-27 02:21:22+00:00,[],None
386,https://github.com/DenizBianca09/TSC.git,2024-02-25 13:48:40+00:00,,0,DenizBianca09/TSC,763074127,SystemVerilog,TSC,9381,0,2024-03-04 08:07:58+00:00,[],None
387,https://github.com/aghasukerim/ELEC_422_Minesweeper.git,2024-02-26 20:11:31+00:00,Chip implementation of simplified minesweeper game.,0,aghasukerim/ELEC_422_Minesweeper,763726807,SystemVerilog,ELEC_422_Minesweeper,17444,0,2024-02-28 04:07:33+00:00,[],None
388,https://github.com/qqwert0/swRDMA.git,2024-03-01 05:54:28+00:00,,1,qqwert0/swRDMA,765541659,SystemVerilog,swRDMA,4187,0,2024-03-01 05:57:26+00:00,[],None
389,https://github.com/isa-gr9/verification.git,2024-03-05 20:57:07+00:00,,0,isa-gr9/verification,767754590,SystemVerilog,verification,1773,0,2024-03-05 20:58:11+00:00,[],None
390,https://github.com/karlami/CE4302-P1.git,2024-02-28 03:53:40+00:00,,1,karlami/CE4302-P1,764429301,SystemVerilog,CE4302-P1,198,0,2024-04-10 18:31:14+00:00,[],None
391,https://github.com/manmohanverma1234/100_days_of_RTl_design.git,2024-02-22 11:06:20+00:00,,0,manmohanverma1234/100_days_of_RTl_design,761718448,SystemVerilog,100_days_of_RTl_design,1042,0,2024-02-22 16:48:24+00:00,[],None
392,https://github.com/flaviens/yosys-b2.git,2024-01-26 12:59:09+00:00,,0,flaviens/yosys-b2,748644681,SystemVerilog,yosys-b2,1,0,2024-01-26 13:04:08+00:00,[],None
393,https://github.com/RAKESHKVS09/UVM-Universal-Verification-Methodology-.git,2024-01-30 08:00:28+00:00,,0,RAKESHKVS09/UVM-Universal-Verification-Methodology-,750216128,SystemVerilog,UVM-Universal-Verification-Methodology-,146,0,2024-01-30 08:04:34+00:00,[],None
394,https://github.com/harnoor381/CPEN211-labs.git,2024-01-27 05:27:43+00:00,,0,harnoor381/CPEN211-labs,748943185,SystemVerilog,CPEN211-labs,773,0,2024-01-27 05:32:47+00:00,[],None
395,https://github.com/NavaneethNarK/Router-Design-Verification.git,2024-01-31 14:31:51+00:00,this is a project that contains the design and verification of a 1x3 router with a certain protocol(user drfined),0,NavaneethNarK/Router-Design-Verification,750892796,SystemVerilog,Router-Design-Verification,18,0,2024-01-31 15:08:01+00:00,[],None
396,https://github.com/SalmanAslam07/lab2.git,2024-02-03 10:27:43+00:00,,0,SalmanAslam07/lab2,752200101,SystemVerilog,lab2,2,0,2024-02-03 10:29:39+00:00,[],None
397,https://github.com/saira-ijaz/lab_2.git,2024-02-07 11:07:26+00:00,,0,saira-ijaz/lab_2,754079333,SystemVerilog,lab_2,3,0,2024-02-07 11:07:54+00:00,[],None
398,https://github.com/UrfanoEllris/Verilog-Projects.git,2024-02-03 21:49:58+00:00,,0,UrfanoEllris/Verilog-Projects,752449545,SystemVerilog,Verilog-Projects,7,0,2024-02-04 02:38:03+00:00,[],None
399,https://github.com/atsanak/counter.git,2024-02-07 01:01:22+00:00,SystemVerilog module for a 4-bit synchronous up/down counter,0,atsanak/counter,753885097,SystemVerilog,counter,2,0,2024-02-07 19:50:12+00:00,[],None
400,https://github.com/perlindgren/verilog_test.git,2024-02-14 10:06:03+00:00,,0,perlindgren/verilog_test,757347708,SystemVerilog,verilog_test,8,0,2024-02-14 10:40:05+00:00,[],None
401,https://github.com/Omar-farhan1084/covg_sr.git,2024-02-14 06:49:38+00:00,,0,Omar-farhan1084/covg_sr,757277956,SystemVerilog,covg_sr,7,0,2024-02-14 06:50:31+00:00,[],None
402,https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_UART.git,2024-02-02 01:16:45+00:00,This repository contains detailed RTL design and TB verification of a UART.,0,KnowAashish/SystemVerilog-Design_Verification_of_UART,751625446,SystemVerilog,SystemVerilog-Design_Verification_of_UART,23,0,2024-02-13 02:40:44+00:00,[],None
403,https://github.com/uqasha524m/Digital-System-Design.git,2024-02-15 18:49:00+00:00,,0,uqasha524m/Digital-System-Design,758165556,SystemVerilog,Digital-System-Design,317,0,2024-02-15 18:58:47+00:00,[],None
404,https://github.com/wasey299/Team9_ECE593W24_Project.git,2024-01-31 01:10:17+00:00,,0,wasey299/Team9_ECE593W24_Project,750615038,SystemVerilog,Team9_ECE593W24_Project,3026,0,2024-02-04 05:26:01+00:00,[],None
405,https://github.com/jagan191/process-and-process-control.git,2024-02-19 15:33:23+00:00,,0,jagan191/process-and-process-control,759919147,SystemVerilog,process-and-process-control,2,0,2024-02-19 15:36:10+00:00,[],None
406,https://github.com/Hammad1341/Lab_3.git,2024-02-19 15:44:40+00:00,,0,Hammad1341/Lab_3,759924263,SystemVerilog,Lab_3,119,0,2024-02-19 15:55:44+00:00,[],None
407,https://github.com/parvathy10/interface.git,2024-02-19 18:16:28+00:00,,0,parvathy10/interface,760069230,SystemVerilog,interface,1,0,2024-02-19 18:18:30+00:00,[],None
408,https://github.com/vignathajasti/practice_1.git,2024-02-21 12:09:48+00:00,,0,vignathajasti/practice_1,761189305,SystemVerilog,practice_1,1,0,2024-02-21 12:13:59+00:00,[],None
409,https://github.com/kronk99/Lgonzalez_digital_design_lab_2023.git,2024-02-11 00:43:16+00:00,,0,kronk99/Lgonzalez_digital_design_lab_2023,755760544,SystemVerilog,Lgonzalez_digital_design_lab_2023,164749,0,2024-02-21 18:57:23+00:00,[],None
410,https://github.com/AraRox/PUMED.git,2024-02-20 07:35:22+00:00,"Pipelined Universal Multiplexer, Demultiplexer, Encoder and Decoder | System Verilog • Implemented pipelining by incorporating modularity among various universal functionalities using OOPS, with the ability to be used simultaneously in a variety of applications.",0,AraRox/PUMED,760317183,SystemVerilog,PUMED,12,0,2024-02-20 07:40:17+00:00,[],None
411,https://github.com/jmbert/risci.git,2024-02-19 21:44:55+00:00,,0,jmbert/risci,760147111,SystemVerilog,risci,17,0,2024-02-19 21:45:07+00:00,[],None
412,https://github.com/malthus4619/Shubham-Axi4-stream-protocol.git,2024-02-16 08:41:32+00:00,UVM Based AXI4-STREAM VIP Master and Slave Protocol ,0,malthus4619/Shubham-Axi4-stream-protocol,758402039,SystemVerilog,Shubham-Axi4-stream-protocol,27,0,2024-02-29 06:19:43+00:00,[],None
413,https://github.com/anirudhl0/-afs-asu.edu-users-a-l-a-alaksh26-eee598sdm-old_homework01-.git-.git,2024-02-29 04:57:03+00:00,Old homework,0,anirudhl0/-afs-asu.edu-users-a-l-a-alaksh26-eee598sdm-old_homework01-.git-,764997823,SystemVerilog,-afs-asu.edu-users-a-l-a-alaksh26-eee598sdm-old_homework01-.git-,4,0,2024-02-29 05:06:23+00:00,[],None
414,https://github.com/aleighwood/system_verilog_design.git,2024-02-25 14:03:32+00:00,,0,aleighwood/system_verilog_design,763079203,SystemVerilog,system_verilog_design,51,0,2024-02-26 17:17:31+00:00,[],None
415,https://github.com/pedrohfmacedo/old_machine.git,2024-02-29 19:27:27+00:00,,0,pedrohfmacedo/old_machine,765365804,SystemVerilog,old_machine,13760,0,2024-02-29 19:29:48+00:00,[],None
416,https://github.com/look4raghav/major_project.git,2024-02-22 12:03:05+00:00,major project of college final sem,0,look4raghav/major_project,761741446,SystemVerilog,major_project,16,0,2024-02-22 12:03:37+00:00,[],None
417,https://github.com/jmbert/vlsiw.git,2024-03-03 12:05:58+00:00,,0,jmbert/vlsiw,766487283,SystemVerilog,vlsiw,4,0,2024-03-03 12:06:44+00:00,[],None
418,https://github.com/Arunvaishnav7435/string_type.git,2024-03-01 17:30:13+00:00,,0,Arunvaishnav7435/string_type,765823565,SystemVerilog,string_type,4,0,2024-03-01 17:31:56+00:00,[],None
419,https://github.com/ChokaThenappan/NOCtoAXImaster.git,2024-03-04 20:21:15+00:00,,1,ChokaThenappan/NOCtoAXImaster,767165629,SystemVerilog,NOCtoAXImaster,11,0,2024-03-04 20:24:02+00:00,[],None
420,https://github.com/majdabdo2/EE-lab-a---project.git,2024-03-04 14:39:31+00:00, developed a Pacman game on an FPGA using SystemVerilog with VGA display.,0,majdabdo2/EE-lab-a---project,767007818,SystemVerilog,EE-lab-a---project,54972,0,2024-03-05 14:33:00+00:00,[],https://api.github.com/licenses/apache-2.0
421,https://github.com/Pratyush-Mallick/ese5710_hw.git,2024-02-07 01:19:47+00:00,homework_submission for ese5710 fall,0,Pratyush-Mallick/ese5710_hw,753889775,SystemVerilog,ese5710_hw,999,0,2024-03-05 20:21:45+00:00,[],https://api.github.com/licenses/mit
422,https://github.com/saira-ijaz/lab_4.git,2024-03-04 15:37:17+00:00,,0,saira-ijaz/lab_4,767036962,SystemVerilog,lab_4,87,0,2024-03-04 15:40:16+00:00,[],None
423,https://github.com/AhmedibnaNaveed/task5.git,2024-03-05 06:23:27+00:00,,0,AhmedibnaNaveed/task5,767354104,SystemVerilog,task5,275,0,2024-03-05 06:26:12+00:00,[],None
424,https://github.com/tpeterso8/tt-fpga-hdl-demo.git,2024-03-04 19:08:54+00:00,,0,tpeterso8/tt-fpga-hdl-demo,767135757,SystemVerilog,tt-fpga-hdl-demo,95,0,2024-03-04 19:09:00+00:00,[],https://api.github.com/licenses/apache-2.0
425,https://github.com/davidz1234567890/hw5.git,2024-03-01 06:07:51+00:00,,0,davidz1234567890/hw5,765545651,SystemVerilog,hw5,14,0,2024-03-01 06:08:25+00:00,[],None
426,https://github.com/KM4500/full_adder_sv.git,2024-03-04 15:28:29+00:00,,0,KM4500/full_adder_sv,767032723,SystemVerilog,full_adder_sv,10,0,2024-03-09 11:19:42+00:00,[],None
427,https://github.com/MrDoomsday/Switch.git,2024-02-01 19:04:56+00:00,AXI Stream (packet mode) switch,0,MrDoomsday/Switch,751516970,SystemVerilog,Switch,18,0,2024-02-28 19:00:29+00:00,[],None
428,https://github.com/foez-ahmed-dsi/OPCTRL.git,2024-03-01 09:19:01+00:00,Operand Controller,0,foez-ahmed-dsi/OPCTRL,765614434,SystemVerilog,OPCTRL,3653,0,2024-03-01 09:37:39+00:00,[],https://api.github.com/licenses/apache-2.0
429,https://github.com/iliasslasri/riscv-implementation.git,2024-02-19 13:36:51+00:00,,0,iliasslasri/riscv-implementation,759864205,SystemVerilog,riscv-implementation,33,0,2024-02-22 12:38:06+00:00,[],None
430,https://github.com/Nikhilesh2612/SV-Team-10.git,2024-03-03 03:57:38+00:00,,0,Nikhilesh2612/SV-Team-10,766365871,SystemVerilog,SV-Team-10,25,0,2024-03-21 03:20:35+00:00,[],None
431,https://github.com/JX518/Lab_4_SV_HDL.git,2024-03-02 04:36:11+00:00,,0,JX518/Lab_4_SV_HDL,766004549,SystemVerilog,Lab_4_SV_HDL,19107,0,2024-03-14 16:30:16+00:00,[],None
432,https://github.com/krishna12890/-100daysOfRTL.git,2024-03-04 07:13:20+00:00,RTL Coding Practice ,0,krishna12890/-100daysOfRTL,766814480,SystemVerilog,-100daysOfRTL,51,0,2024-03-06 06:19:01+00:00,[],None
433,https://github.com/vpaHduGroup/AVS3-RDOQ.git,2024-02-26 08:09:32+00:00,,0,vpaHduGroup/AVS3-RDOQ,763397213,SystemVerilog,AVS3-RDOQ,85,0,2024-03-19 08:26:51+00:00,[],None
434,https://github.com/ImtiyazAli1997/UVM.git,2024-02-12 22:27:37+00:00,,0,ImtiyazAli1997/UVM,756585663,SystemVerilog,UVM,3414,0,2024-02-12 22:27:42+00:00,[],None
435,https://github.com/Mujtabadar537/RISCV_Pipelined_Core.git,2024-02-19 06:59:54+00:00,RISCV Core supporting RV32I ISA and classical 5 stage pipeline . This core also has a forwarding unit for efficiently handling data hazards . ,0,Mujtabadar537/RISCV_Pipelined_Core,759699343,SystemVerilog,RISCV_Pipelined_Core,714,0,2024-02-27 17:09:24+00:00,[],
436,https://github.com/someone13574/risc-v-cpu.git,2024-02-08 03:55:34+00:00,,0,someone13574/risc-v-cpu,754442489,SystemVerilog,risc-v-cpu,126,0,2024-04-05 18:52:10+00:00,[],
437,https://github.com/Ramagond15/MEMORY.git,2024-01-25 07:09:18+00:00,Verification of memory module,0,Ramagond15/MEMORY,748052999,SystemVerilog,MEMORY,99,0,2024-01-25 07:15:27+00:00,[],None
438,https://github.com/GaalElbaz/blankingLed.git,2024-01-29 11:41:26+00:00," A clock with a frequency of 1Hz is generated, causing the LED on the Basys 3 board to blink every second.",0,GaalElbaz/blankingLed,749781975,SystemVerilog,blankingLed,2,0,2024-01-29 11:50:47+00:00,[],None
439,https://github.com/AsemDiab/Digital.git,2024-01-30 13:46:18+00:00,,0,AsemDiab/Digital,750355314,SystemVerilog,Digital,18158,0,2024-01-30 13:51:37+00:00,[],None
440,https://github.com/gagana21sindhu/LC3-Chip-Level-Functional-Verification-using-UVM.git,2024-01-31 21:40:23+00:00,"To create a hierarchical UVM test bench that included environment components, agents, drivers, monitors, Bus Functional Models, and a scoreboard for evaluating the Decode block within the LC3 microcontroller.",0,gagana21sindhu/LC3-Chip-Level-Functional-Verification-using-UVM,751069574,SystemVerilog,LC3-Chip-Level-Functional-Verification-using-UVM,2834,0,2024-01-31 21:42:44+00:00,[],None
441,https://github.com/vladimirkuzia/I2c_interface.git,2024-02-01 02:23:16+00:00,,0,vladimirkuzia/I2c_interface,751142360,SystemVerilog,I2c_interface,2259,0,2024-02-01 02:28:48+00:00,[],None
442,https://github.com/dpedro-1/4305_advanced_verilog.git,2024-01-31 06:25:57+00:00,,0,dpedro-1/4305_advanced_verilog,750701264,SystemVerilog,4305_advanced_verilog,2,0,2024-01-31 07:09:58+00:00,[],None
443,https://github.com/its-perfect-for-tests/Adder_test.git,2024-02-04 16:49:13+00:00,,0,its-perfect-for-tests/Adder_test,752731886,SystemVerilog,Adder_test,22,0,2024-02-04 17:33:25+00:00,[],None
444,https://github.com/YusufGuldadov/-Hotel-door-lock-and-traffic-light-controller-on-FPGA.git,2024-02-04 14:19:53+00:00,"Designed and implemented a hotel door lock and traffic light controller on FPGA, utilizing a virtual logic analyser (Signal Tap) for effective debugging.",0,YusufGuldadov/-Hotel-door-lock-and-traffic-light-controller-on-FPGA,752683148,SystemVerilog,-Hotel-door-lock-and-traffic-light-controller-on-FPGA,2493,0,2024-02-04 14:24:34+00:00,[],None
445,https://github.com/mohammadmonjil/UVM_Cadence-course.git,2024-01-29 22:59:22+00:00,,0,mohammadmonjil/UVM_Cadence-course,750062542,SystemVerilog,UVM_Cadence-course,89,0,2024-01-30 04:28:14+00:00,[],None
446,https://github.com/axyrai/axi4_testbench.git,2024-01-25 05:14:08+00:00,,4,axyrai/axi4_testbench,748019211,SystemVerilog,axi4_testbench,36630,0,2024-02-07 06:01:13+00:00,[],None
447,https://github.com/AashiSrivastava/AD5628-Utilizing-System-Verilog-for-SPI-Communication.git,2024-02-09 05:00:00+00:00,I spearheaded the successful development of the AD5628 digital-to-analog converter (DAC) employing System Verilog for SPI communication.,0,AashiSrivastava/AD5628-Utilizing-System-Verilog-for-SPI-Communication,754949540,SystemVerilog,AD5628-Utilizing-System-Verilog-for-SPI-Communication,30,0,2024-02-09 05:00:29+00:00,[],None
448,https://github.com/SimplyArsh/lab_4.git,2024-02-03 07:02:32+00:00,,0,SimplyArsh/lab_4,752150162,SystemVerilog,lab_4,31,0,2024-02-03 07:03:45+00:00,[],None
449,https://github.com/XainSaeed/Digital-System---Lab-2.git,2024-02-12 18:26:27+00:00," In Lab 2, we designed and simulated a digital circuit using Verilog/SystemVerilog. Tasks included constructing a truth table, correcting errors in provided Verilog code, and developing a testbench for verification. Simulation using QuestaSim validated the correctness of the design.",0,XainSaeed/Digital-System---Lab-2,756474218,SystemVerilog,Digital-System---Lab-2,687,0,2024-02-13 05:23:41+00:00,[],None
450,https://github.com/ninju08/Mod_12_counter.git,2024-02-13 08:22:56+00:00,Design and Verification of Mod_12_counter using Verilog for Design and System Verilog for Verification. This project is simulated on Questa-sim and VCS,0,ninju08/Mod_12_counter,756745750,SystemVerilog,Mod_12_counter,12,0,2024-02-13 08:27:04+00:00,[],None
451,https://github.com/AhmedibnaNaveed/dsd_lab2.git,2024-02-13 05:32:42+00:00,,0,AhmedibnaNaveed/dsd_lab2,756689149,SystemVerilog,dsd_lab2,5,0,2024-02-13 05:33:54+00:00,[],None
452,https://github.com/Soujanyasalonkar/coverage.git,2024-02-14 07:04:56+00:00,,0,Soujanyasalonkar/coverage,757282895,SystemVerilog,coverage,68,0,2024-02-14 07:10:59+00:00,[],None
453,https://github.com/sumanthbs17/dram.git,2024-02-15 06:41:04+00:00,,0,sumanthbs17/dram,757869645,SystemVerilog,dram,8,0,2024-02-15 06:42:23+00:00,[],None
454,https://github.com/dr-skyler/tt-fpga-hdl-demo.git,2024-02-07 16:42:47+00:00,,0,dr-skyler/tt-fpga-hdl-demo,754228662,SystemVerilog,tt-fpga-hdl-demo,27,0,2024-02-07 16:42:54+00:00,[],https://api.github.com/licenses/apache-2.0
455,https://github.com/M0rp/DLD.git,2024-02-02 18:55:03+00:00,,0,M0rp/DLD,751983560,SystemVerilog,DLD,17909,0,2024-02-16 18:36:35+00:00,[],https://api.github.com/licenses/mit
456,https://github.com/sudeepn97/AHB2APB-Bridge-Verification.git,2024-02-19 08:06:44+00:00,,0,sudeepn97/AHB2APB-Bridge-Verification,759723985,SystemVerilog,AHB2APB-Bridge-Verification,12,0,2024-02-19 08:10:47+00:00,[],None
457,https://github.com/ammar-saqib/DSD.git,2024-02-13 08:43:29+00:00,DSD LAB 2024,0,ammar-saqib/DSD,756753201,SystemVerilog,DSD,3,0,2024-02-13 08:49:36+00:00,[],None
458,https://github.com/parajk1/256-to-8-Priority-Encoder-Circuit-Design.git,2024-02-22 04:40:39+00:00,,0,parajk1/256-to-8-Priority-Encoder-Circuit-Design,761572589,SystemVerilog,256-to-8-Priority-Encoder-Circuit-Design,203,0,2024-02-22 04:41:00+00:00,[],None
459,https://github.com/PhilipRWalleck/https-github.com-efabless-tt-fpga-demo.git,2024-02-26 21:07:39+00:00,tt-fpga-demo,0,PhilipRWalleck/https-github.com-efabless-tt-fpga-demo,763747585,SystemVerilog,https-github.com-efabless-tt-fpga-demo,13,0,2024-02-26 21:09:31+00:00,[],https://api.github.com/licenses/apache-2.0
460,https://github.com/MeronZerihun/learning-generators.git,2024-02-26 21:30:34+00:00,,0,MeronZerihun/learning-generators,763755933,SystemVerilog,learning-generators,2,0,2024-02-26 22:11:56+00:00,[],None
461,https://github.com/AhmedAshour42/FIFO.git,2024-03-03 22:02:59+00:00,,0,AhmedAshour42/FIFO,766669580,SystemVerilog,FIFO,14,0,2024-03-03 23:13:59+00:00,[],None
462,https://github.com/MKamranManzoor/project4.git,2024-03-04 19:32:45+00:00,,0,MKamranManzoor/project4,767145585,SystemVerilog,project4,1897,0,2024-03-04 19:34:40+00:00,[],None
463,https://github.com/Vinaygowda1912/Verilog.git,2024-02-11 14:45:10+00:00,,0,Vinaygowda1912/Verilog,755944311,SystemVerilog,Verilog,114,0,2024-02-11 14:52:36+00:00,[],None
464,https://github.com/Asadd1503/DSD_Lab5.git,2024-03-04 18:37:51+00:00,my submission files of lab 5 of digital system design course. ,0,Asadd1503/DSD_Lab5,767122443,SystemVerilog,DSD_Lab5,1696,0,2024-03-04 18:42:07+00:00,[],None
465,https://github.com/anguyen1252/tt-fpga-hdl-demo.git,2024-02-28 18:43:51+00:00,,0,anguyen1252/tt-fpga-hdl-demo,764807689,SystemVerilog,tt-fpga-hdl-demo,108,0,2024-02-28 18:43:58+00:00,[],https://api.github.com/licenses/apache-2.0
466,https://github.com/Gavino117/ECEN4243-Lab2.git,2024-02-23 23:43:57+00:00,Labaoratotrtor,0,Gavino117/ECEN4243-Lab2,762511634,SystemVerilog,ECEN4243-Lab2,594,0,2024-02-28 00:01:18+00:00,[],None
467,https://github.com/mnasirEE/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA.git,2024-03-02 10:38:23+00:00,,0,mnasirEE/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA,766099424,SystemVerilog,single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA,669,0,2024-03-02 21:42:34+00:00,[],None
468,https://github.com/ayaahmed20018414/Verification-Course-using-system-Verilog-.git,2024-02-13 00:46:39+00:00,,0,ayaahmed20018414/Verification-Course-using-system-Verilog-,756618972,SystemVerilog,Verification-Course-using-system-Verilog-,887,0,2024-03-27 21:33:19+00:00,[],None
469,https://github.com/m-usama123/DSD2022-EE-116.git,2024-02-05 09:30:27+00:00,,0,m-usama123/DSD2022-EE-116,753004541,SystemVerilog,DSD2022-EE-116,7458,0,2024-02-05 13:14:40+00:00,[],None
470,https://github.com/DanielS01ss/TSC.git,2024-02-21 06:37:27+00:00,,0,DanielS01ss/TSC,761054153,SystemVerilog,TSC,191,0,2024-02-28 07:41:39+00:00,[],None
471,https://github.com/danbaws/TSC.git,2024-02-21 06:30:12+00:00,,0,danbaws/TSC,761051652,SystemVerilog,TSC,8229,0,2024-02-28 07:42:38+00:00,[],None
472,https://github.com/MihaiSuciu11/TSC.git,2024-02-28 07:25:20+00:00,,0,MihaiSuciu11/TSC,764498650,SystemVerilog,TSC,8248,0,2024-02-28 07:50:16+00:00,[],None
473,https://github.com/santiagov01/Lab_Digital_2.git,2024-02-14 21:53:10+00:00,,0,santiagov01/Lab_Digital_2,757739106,SystemVerilog,Lab_Digital_2,74,0,2024-02-14 23:31:57+00:00,[],None
474,https://github.com/Skiiippp/OtterCache.git,2024-03-03 01:46:33+00:00,CPE333 Lab 2,0,Skiiippp/OtterCache,766342150,SystemVerilog,OtterCache,99,0,2024-03-03 02:04:24+00:00,[],None
475,https://github.com/FPGASystemsLab/src.rbus.git,2024-02-13 19:17:17+00:00,,0,FPGASystemsLab/src.rbus,757060945,SystemVerilog,src.rbus,475,0,2024-02-13 19:18:40+00:00,[],https://api.github.com/licenses/mit
476,https://github.com/riscva/pipelined_riscv.git,2024-01-29 09:58:54+00:00,,0,riscva/pipelined_riscv,749741895,SystemVerilog,pipelined_riscv,16,0,2024-01-29 09:59:01+00:00,[],None
477,https://github.com/zhaiyunfan/FMRadioFPGA.git,2024-03-02 18:01:23+00:00,,0,zhaiyunfan/FMRadioFPGA,766239111,SystemVerilog,FMRadioFPGA,7749,0,2024-03-19 21:59:35+00:00,[],None
478,https://github.com/Emirhan-Kilic/systemVerilogBasys3TrafficLightDesign.git,2024-02-26 12:33:24+00:00,System Verilog implementation of simple Traffic Light System for Basys3,0,Emirhan-Kilic/systemVerilogBasys3TrafficLightDesign,763507509,SystemVerilog,systemVerilogBasys3TrafficLightDesign,1,0,2024-02-26 12:34:21+00:00,[],None
479,https://github.com/axyrai/constraintsSystemVerilog.git,2024-02-25 10:11:01+00:00,,0,axyrai/constraintsSystemVerilog,763008927,SystemVerilog,constraintsSystemVerilog,1,0,2024-02-25 10:28:45+00:00,[],None
480,https://github.com/PhilipRWalleck/https-github.com-efabless-tt-fpga-hdl-demo.git,2024-02-26 21:10:40+00:00,tt-fpga-hdl-demo,0,PhilipRWalleck/https-github.com-efabless-tt-fpga-hdl-demo,763748711,SystemVerilog,https-github.com-efabless-tt-fpga-hdl-demo,11,0,2024-02-26 21:10:46+00:00,[],https://api.github.com/licenses/apache-2.0
481,https://github.com/eachan10/asyncfifo.git,2024-02-15 19:26:23+00:00,,0,eachan10/asyncfifo,758179578,SystemVerilog,asyncfifo,24,0,2024-02-15 19:35:35+00:00,[],None
482,https://github.com/Divyakutala03/UVM.git,2024-02-19 10:13:13+00:00,,0,Divyakutala03/UVM,759777999,SystemVerilog,UVM,30,0,2024-02-20 10:28:22+00:00,[],None
483,https://github.com/Arunvaishnav7435/SV_int_type.git,2024-02-28 16:05:15+00:00,,0,Arunvaishnav7435/SV_int_type,764733727,SystemVerilog,SV_int_type,3,0,2024-02-28 16:28:35+00:00,[],None
484,https://github.com/Gorruy/sort.git,2024-02-09 01:18:29+00:00,,0,Gorruy/sort,754900590,SystemVerilog,sort,13107,0,2024-02-09 07:01:20+00:00,[],None
485,https://github.com/PedroLucas00/projeto_IH_RISCV.git,2024-02-15 17:25:45+00:00,,0,PedroLucas00/projeto_IH_RISCV,758132077,SystemVerilog,projeto_IH_RISCV,24358,0,2024-03-02 02:24:24+00:00,[],https://api.github.com/licenses/apache-2.0
486,https://github.com/Ans-Qasim123/lab-5.git,2024-03-04 17:35:15+00:00,,0,Ans-Qasim123/lab-5,767094030,SystemVerilog,lab-5,484,0,2024-03-04 17:40:41+00:00,[],None
487,https://github.com/umamah2004/lab-4.git,2024-03-04 17:43:59+00:00,,0,umamah2004/lab-4,767098019,SystemVerilog,lab-4,172,0,2024-03-04 17:45:07+00:00,[],None
488,https://github.com/TayybaShafiq/Lab5.git,2024-03-04 17:20:42+00:00,,0,TayybaShafiq/Lab5,767087345,SystemVerilog,Lab5,41,0,2024-03-04 17:21:51+00:00,[],None
489,https://github.com/Hammad1341/DSD-Lab-4.git,2024-03-04 17:27:40+00:00,,0,Hammad1341/DSD-Lab-4,767090551,SystemVerilog,DSD-Lab-4,588,0,2024-03-04 17:34:15+00:00,[],None
490,https://github.com/QamarRaja/lab-5.git,2024-03-04 19:37:31+00:00,my assingment#5,0,QamarRaja/lab-5,767147639,SystemVerilog,lab-5,1597,0,2024-03-04 19:46:18+00:00,[],None
491,https://github.com/BMMADHUMITHA/fibonacci.git,2024-03-03 21:50:06+00:00,,0,BMMADHUMITHA/fibonacci,766666496,SystemVerilog,fibonacci,7,0,2024-03-03 21:57:21+00:00,[],None
492,https://github.com/BMMADHUMITHA/Asynchronous_FIFO.git,2024-03-03 20:50:57+00:00,,0,BMMADHUMITHA/Asynchronous_FIFO,766651580,SystemVerilog,Asynchronous_FIFO,15,0,2024-03-03 21:08:02+00:00,[],None
493,https://github.com/Daniil-Horobets/Catch_the_Apple.git,2024-03-01 17:11:30+00:00,VGA Controller using FPGA / VHDL + game,0,Daniil-Horobets/Catch_the_Apple,765815677,SystemVerilog,Catch_the_Apple,33873,0,2024-03-06 08:31:28+00:00,"['fpga', 'game', 'vga', 'vhdl']",https://api.github.com/licenses/mit
494,https://github.com/HoesenG/fm_radio.git,2024-03-05 00:16:45+00:00,,0,HoesenG/fm_radio,767244652,SystemVerilog,fm_radio,27946,0,2024-03-05 00:51:07+00:00,[],None
495,https://github.com/vlaciclazar/3TB4-Labs.git,2024-01-28 03:58:10+00:00,,0,vlaciclazar/3TB4-Labs,749269048,SystemVerilog,3TB4-Labs,98250,0,2024-04-01 19:15:47+00:00,[],None
496,https://github.com/Smruti-2001/I2C-MASTER-AND-SLAVE-DESIGN-USING_SYSTEMVERILOG.git,2024-01-26 09:37:51+00:00,"DESIGNA AND VERIFY I2C MASTER AND SLAVE USING THE SV MODULES, ALSO CHECK HOW THE DATA TRANSFORMS IN TESTBENCH ENVIRONMENT ",0,Smruti-2001/I2C-MASTER-AND-SLAVE-DESIGN-USING_SYSTEMVERILOG,748575123,SystemVerilog,I2C-MASTER-AND-SLAVE-DESIGN-USING_SYSTEMVERILOG,8,0,2024-01-26 09:38:47+00:00,[],None
497,https://github.com/Smruti-2001/DESIGN-AND-VERIFY-APB-RAM-USING-SYSTEMVERILOG-.git,2024-01-26 15:22:43+00:00,USING SYSTEM VERILOG DESIGN AND VERIFY THE AMBA APB RAM,0,Smruti-2001/DESIGN-AND-VERIFY-APB-RAM-USING-SYSTEMVERILOG-,748701955,SystemVerilog,DESIGN-AND-VERIFY-APB-RAM-USING-SYSTEMVERILOG-,7,0,2024-01-26 15:27:35+00:00,[],None
498,https://github.com/panostom/embedded_systems.git,2024-01-29 11:47:22+00:00,project of multiprocessing systems in integrated circuits course,0,panostom/embedded_systems,749784144,SystemVerilog,embedded_systems,556,0,2024-01-29 12:03:44+00:00,[],None
499,https://github.com/Karl-Han/up_down_counter.git,2024-01-29 04:06:53+00:00,Up/Down Counter Implementation with CBV,0,Karl-Han/up_down_counter,749625966,SystemVerilog,up_down_counter,3467,0,2024-01-29 04:07:39+00:00,[],None
500,https://github.com/harshvardhan189/Router-1x3.git,2024-01-30 11:38:03+00:00,Router 1x3 Verification through UVM,0,harshvardhan189/Router-1x3,750302580,SystemVerilog,Router-1x3,579,0,2024-01-30 13:26:41+00:00,[],None
501,https://github.com/ubaidfayyaz/dsd_lab.git,2024-01-31 10:06:25+00:00,My assignments for DSD Lab.,0,ubaidfayyaz/dsd_lab,750783165,SystemVerilog,dsd_lab,1,0,2024-01-31 10:29:02+00:00,[],None
502,https://github.com/fsaev/TinyMCU.git,2024-02-03 23:32:19+00:00,"A tiny custom made 8-bit processor with MMIO peripherals, made for Xilinx FPGA",0,fsaev/TinyMCU,752468713,SystemVerilog,TinyMCU,35,0,2024-02-03 23:45:47+00:00,[],https://api.github.com/licenses/mit
503,https://github.com/tjuntiff/efabless-tt-fpga-hdl-demo.git,2024-02-07 16:35:04+00:00,,0,tjuntiff/efabless-tt-fpga-hdl-demo,754225049,SystemVerilog,efabless-tt-fpga-hdl-demo,11,0,2024-02-07 16:35:13+00:00,[],https://api.github.com/licenses/apache-2.0
504,https://github.com/SiddharthRajaraman/ECE385.git,2024-02-07 16:52:02+00:00,,0,SiddharthRajaraman/ECE385,754232873,SystemVerilog,ECE385,1162,0,2024-02-07 22:40:06+00:00,[],None
505,https://github.com/EmanuelAraya30/TFG_tec.git,2024-02-11 02:43:07+00:00,,0,EmanuelAraya30/TFG_tec,755778058,SystemVerilog,TFG_tec,0,0,2024-02-11 03:06:11+00:00,[],None
506,https://github.com/Hassan-muavia62/lab_2_dsd.git,2024-02-12 18:42:26+00:00,,0,Hassan-muavia62/lab_2_dsd,756480806,SystemVerilog,lab_2_dsd,17,0,2024-02-12 18:43:09+00:00,[],None
507,https://github.com/Shreyas-s-r/NoC-Router-Asynchronous-.git,2024-02-12 14:30:20+00:00,Simulation of Network on Chip Router ,0,Shreyas-s-r/NoC-Router-Asynchronous-,756367590,SystemVerilog,NoC-Router-Asynchronous-,148,0,2024-02-12 15:37:15+00:00,[],None
508,https://github.com/chaoqun-liang/idma-eth.git,2024-02-13 22:59:22+00:00,,0,chaoqun-liang/idma-eth,757156880,SystemVerilog,idma-eth,5077,0,2024-02-13 23:06:28+00:00,[],
509,https://github.com/romychs/SprinterJoy.git,2024-01-29 18:59:20+00:00,ISA-8 board for two sega joysticks (pads),0,romychs/SprinterJoy,749978512,SystemVerilog,SprinterJoy,842,0,2024-01-30 08:12:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
510,https://github.com/Sukhithaaithal/DPRAM.git,2024-02-15 06:48:56+00:00,,0,Sukhithaaithal/DPRAM,757872281,SystemVerilog,DPRAM,24,0,2024-02-15 07:38:05+00:00,[],None
511,https://github.com/SamiIonesi/Binary_Calculator.git,2024-02-16 13:49:00+00:00,,0,SamiIonesi/Binary_Calculator,758516759,SystemVerilog,Binary_Calculator,12212,0,2024-02-16 15:30:15+00:00,[],None
512,https://github.com/rabbitrace/MIPS.git,2024-02-20 03:59:18+00:00,,0,rabbitrace/MIPS,760247913,SystemVerilog,MIPS,5,0,2024-02-20 04:00:15+00:00,[],None
513,https://github.com/rabbitrace/bfloat_16_adder.git,2024-02-20 03:57:10+00:00,,0,rabbitrace/bfloat_16_adder,760247343,SystemVerilog,bfloat_16_adder,845,0,2024-02-20 03:58:01+00:00,[],None
514,https://github.com/mathehertogh/uart.git,2024-02-20 06:21:21+00:00,,0,mathehertogh/uart,760290806,SystemVerilog,uart,64,0,2024-02-20 06:22:39+00:00,[],None
515,https://github.com/Vishwanath155/Sample-Codes.git,2024-02-18 06:58:24+00:00,,0,Vishwanath155/Sample-Codes,759288813,SystemVerilog,Sample-Codes,2,0,2024-02-18 06:59:19+00:00,[],None
516,https://github.com/alphasoyboi/PROJ300.git,2024-02-14 12:47:45+00:00,,0,alphasoyboi/PROJ300,757410712,SystemVerilog,PROJ300,14864,0,2024-02-15 16:28:46+00:00,[],None
517,https://github.com/PSSTools/pss-uvm-util.git,2024-02-05 15:52:31+00:00,Utility classes for using PSS in a UVM environment,0,PSSTools/pss-uvm-util,753169737,SystemVerilog,pss-uvm-util,9,0,2024-02-06 03:13:06+00:00,[],https://api.github.com/licenses/apache-2.0
518,https://github.com/mnasirEE/combinational-circuits-design_Computer-Architecture.git,2024-02-20 09:27:34+00:00,,0,mnasirEE/combinational-circuits-design_Computer-Architecture,760362864,SystemVerilog,combinational-circuits-design_Computer-Architecture,46,0,2024-02-21 18:23:39+00:00,[],None
519,https://github.com/zhangyj-ops/axi_insert.git,2024-01-31 05:41:09+00:00,,0,zhangyj-ops/axi_insert,750687282,SystemVerilog,axi_insert,2761,0,2024-02-06 05:47:55+00:00,[],None
520,https://github.com/SkyM27/TSC.git,2024-02-28 07:37:44+00:00,,0,SkyM27/TSC,764503132,SystemVerilog,TSC,8431,0,2024-03-05 15:59:29+00:00,[],None
521,https://github.com/VairavanArun/hdl_practice.git,2024-01-26 16:39:58+00:00,Contains the work done to practice HDL and FPGA implementations,0,VairavanArun/hdl_practice,748732583,SystemVerilog,hdl_practice,4499,0,2024-01-26 18:11:59+00:00,[],None
522,https://github.com/AnaFallas/Digitales.git,2024-03-05 22:23:28+00:00,,0,AnaFallas/Digitales,767783560,SystemVerilog,Digitales,70,0,2024-03-26 20:36:35+00:00,[],None
523,https://github.com/gabogh123/Arqui2_Proyecto1.git,2024-03-05 23:21:39+00:00,Primer Proyecto del curso de Arquitectura de Computadores ,0,gabogh123/Arqui2_Proyecto1,767801878,SystemVerilog,Arqui2_Proyecto1,9577,0,2024-04-10 18:50:43+00:00,[],None
524,https://github.com/AashiSrivastava/Traffic-Light-Controller.git,2024-01-28 13:46:57+00:00,Develop a traffic light controller using SystemVerilog according to the provided specifications.A traffic light controller is a device or system that manages the operation of traffic lights at intersections or road junctions.,0,AashiSrivastava/Traffic-Light-Controller,749404534,SystemVerilog,Traffic-Light-Controller,191,0,2024-01-28 13:47:25+00:00,[],None
525,https://github.com/Chandranikhita-1/Router-1x3-Verification.git,2024-01-31 08:57:23+00:00,,0,Chandranikhita-1/Router-1x3-Verification,750755274,SystemVerilog,Router-1x3-Verification,19,0,2024-01-31 09:08:17+00:00,[],None
526,https://github.com/salehhesham244/UVM-SPI.git,2024-01-30 18:42:45+00:00,"·        Developed a class-based SystemVerilog testbench for a FIFO, and for a SPI-Slave connected to Dual-port RAM ·        Developed a complete top-level UVM environment for SPI-Slave connected to Dual-port RAM",0,salehhesham244/UVM-SPI,750492420,SystemVerilog,UVM-SPI,567,0,2024-01-30 18:49:15+00:00,[],None
527,https://github.com/SaintAnger589/ddr_practice.git,2024-02-02 18:09:59+00:00,,0,SaintAnger589/ddr_practice,751967355,SystemVerilog,ddr_practice,2,0,2024-02-02 18:13:23+00:00,[],None
528,https://github.com/kashamallikarjun/Team16_ECE593W24.git,2024-02-04 01:37:15+00:00,Asynchronous FIFO,1,kashamallikarjun/Team16_ECE593W24,752489081,SystemVerilog,Team16_ECE593W24,2,0,2024-02-04 01:38:42+00:00,[],None
529,https://github.com/aazam-gh/systemverilog.git,2024-02-05 15:10:47+00:00,,0,aazam-gh/systemverilog,753150585,SystemVerilog,systemverilog,122,0,2024-02-05 15:28:44+00:00,[],None
530,https://github.com/dan-the-meme-man/ling_4466_hw1.git,2024-01-28 03:44:37+00:00,,0,dan-the-meme-man/ling_4466_hw1,749266673,SystemVerilog,ling_4466_hw1,36733,0,2024-01-28 03:45:47+00:00,[],None
531,https://github.com/kanade-k-1228/LogicIC.git,2024-02-07 04:21:13+00:00,System Verilog module of standard logic ic,0,kanade-k-1228/LogicIC,753937518,SystemVerilog,LogicIC,1,0,2024-02-07 06:28:55+00:00,[],None
532,https://github.com/r-butl/HighPerformanceComputing.git,2024-02-06 23:42:28+00:00,Project Files for High performance computing,0,r-butl/HighPerformanceComputing,753864887,SystemVerilog,HighPerformanceComputing,11464,0,2024-02-07 20:53:44+00:00,[],None
533,https://github.com/devin-macy/tt-fpga-demo.git,2024-02-07 16:34:26+00:00,TinyTapeout FPGA Demo Fork,0,devin-macy/tt-fpga-demo,754224756,SystemVerilog,tt-fpga-demo,16,0,2024-02-08 21:28:51+00:00,[],https://api.github.com/licenses/apache-2.0
534,https://github.com/ahmed-nader-ahmed/coursera_Getting_Strated_with_Git_and_GitHub.git,2024-02-09 12:31:15+00:00,learn Git and GitHub from coursera platform,0,ahmed-nader-ahmed/coursera_Getting_Strated_with_Git_and_GitHub,755090749,SystemVerilog,coursera_Getting_Strated_with_Git_and_GitHub,5,0,2024-02-09 12:40:45+00:00,[],None
535,https://github.com/umamah2004/Lab_2.git,2024-02-12 16:57:31+00:00,,0,umamah2004/Lab_2,756436098,SystemVerilog,Lab_2,2,0,2024-02-12 17:05:34+00:00,[],None
536,https://github.com/ahmedatAED/APB_interrupt_cntrl.git,2024-02-14 16:19:46+00:00,,0,ahmedatAED/APB_interrupt_cntrl,757502918,SystemVerilog,APB_interrupt_cntrl,37,0,2024-02-14 16:20:01+00:00,[],
537,https://github.com/yamamahashayer/Digital2-Verilog-HW2.git,2024-02-13 13:01:38+00:00,Verilog code to implement a digital system that counts the number of bit transitions.,0,yamamahashayer/Digital2-Verilog-HW2,756860161,SystemVerilog,Digital2-Verilog-HW2,137,0,2024-02-13 13:03:10+00:00,[],None
538,https://github.com/Aqib-Wazir101/mylab2.git,2024-02-12 18:41:34+00:00,,0,Aqib-Wazir101/mylab2,756480460,SystemVerilog,mylab2,79,0,2024-02-12 18:44:43+00:00,[],None
539,https://github.com/Mahjabeen632/lab_2.git,2024-02-12 17:02:02+00:00,,0,Mahjabeen632/lab_2,756438093,SystemVerilog,lab_2,2,0,2024-02-12 18:58:10+00:00,[],None
540,https://github.com/alikhawja/Labn_2.git,2024-02-12 17:32:35+00:00,,0,alikhawja/Labn_2,756451379,SystemVerilog,Labn_2,179,0,2024-02-12 18:01:07+00:00,[],None
541,https://github.com/Srivathsa2304/DRAM_COVERAGE.git,2024-02-15 06:35:44+00:00,,0,Srivathsa2304/DRAM_COVERAGE,757867866,SystemVerilog,DRAM_COVERAGE,441,0,2024-02-15 06:37:14+00:00,[],None
542,https://github.com/QamarRaja/lab-2.git,2024-02-16 09:18:28+00:00,my assigment# 2,0,QamarRaja/lab-2,758415359,SystemVerilog,lab-2,414,0,2024-02-16 09:22:31+00:00,[],None
543,https://github.com/Alexbostroem/A5.git,2024-02-16 08:26:06+00:00,,0,Alexbostroem/A5,758396747,SystemVerilog,A5,2229,0,2024-02-16 08:26:14+00:00,[],None
544,https://github.com/aaayann/lab_no_2.git,2024-02-18 18:50:41+00:00,my experiment # 2,0,aaayann/lab_no_2,759498275,SystemVerilog,lab_no_2,195,0,2024-02-18 18:58:02+00:00,[],None
545,https://github.com/fazaleqadir/LAB-2.git,2024-02-03 10:16:00+00:00,,0,fazaleqadir/LAB-2,752197084,SystemVerilog,LAB-2,91,0,2024-02-04 16:08:32+00:00,[],None
546,https://github.com/MKamranManzoor/LAB_3.git,2024-02-19 18:11:57+00:00,,0,MKamranManzoor/LAB_3,760067299,SystemVerilog,LAB_3,318,0,2024-02-19 18:51:56+00:00,[],None
547,https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/AES_128.git,2024-02-20 08:13:32+00:00,,0,Adham-Mohamed-Ahmed-Abd-Elrahim/AES_128,760331659,SystemVerilog,AES_128,1469,0,2024-02-20 08:19:48+00:00,[],None
548,https://github.com/sajjadAtlas/SPI-Slave-UVC.git,2024-02-21 21:24:53+00:00,"In order to get some practice with UVM and SystemVerilog I tried to write SPI master and slave components, while using UVM to verify the slave. This is my first attempt at using UVM and SystemVerilog for design/verification",0,sajjadAtlas/SPI-Slave-UVC,761432815,SystemVerilog,SPI-Slave-UVC,15,0,2024-02-21 21:29:45+00:00,[],https://api.github.com/licenses/mit
549,https://github.com/parajk1/High-Performance-Image-Binarization-Circuit-with-256-to-8-Priority-Encoder.git,2024-02-22 19:49:39+00:00,,0,parajk1/High-Performance-Image-Binarization-Circuit-with-256-to-8-Priority-Encoder,761951764,SystemVerilog,High-Performance-Image-Binarization-Circuit-with-256-to-8-Priority-Encoder,1903,0,2024-02-22 19:50:22+00:00,[],None
550,https://github.com/TomKeddie/tinytapeout-2024-tt06a.git,2024-02-19 04:21:29+00:00,,0,TomKeddie/tinytapeout-2024-tt06a,759651583,SystemVerilog,tinytapeout-2024-tt06a,174,0,2024-02-23 04:38:55+00:00,[],https://api.github.com/licenses/apache-2.0
551,https://github.com/Mujtabadar537/RISCV_Single_Cycle_Core.git,2024-02-10 05:41:28+00:00,,0,Mujtabadar537/RISCV_Single_Cycle_Core,755411783,SystemVerilog,RISCV_Single_Cycle_Core,23,0,2024-02-10 05:47:30+00:00,[],None
552,https://github.com/Antonio-Kim/verilog_libraries.git,2024-02-15 18:50:44+00:00,,0,Antonio-Kim/verilog_libraries,758166212,SystemVerilog,verilog_libraries,4727,0,2024-02-16 01:03:33+00:00,[],https://api.github.com/licenses/mit
553,https://github.com/ThaysonScript/simple_mips_processor.git,2024-02-26 00:09:07+00:00,,0,ThaysonScript/simple_mips_processor,763260139,SystemVerilog,simple_mips_processor,10,0,2024-02-26 00:10:02+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/EnginDemirbas/access_control_wrapper.git,2024-02-25 18:58:43+00:00,Access Control Management Wrapper,2,EnginDemirbas/access_control_wrapper,763179431,SystemVerilog,access_control_wrapper,212,0,2024-02-25 19:49:28+00:00,[],None
555,https://github.com/infini8-13/21DaysOfRTL.git,2024-02-23 06:30:05+00:00,,0,infini8-13/21DaysOfRTL,762130761,SystemVerilog,21DaysOfRTL,7,0,2024-02-27 17:41:27+00:00,[],None
556,https://github.com/mohit-verma-mv/UVM.git,2024-02-27 01:59:05+00:00,Examples of UVM testbench environment from scratch,0,mohit-verma-mv/UVM,763832982,SystemVerilog,UVM,17,0,2024-02-27 02:03:30+00:00,[],None
557,https://github.com/isabellavittori/projeto_IH.git,2024-02-24 20:48:42+00:00,ainda em fase de testes,0,isabellavittori/projeto_IH,762840900,SystemVerilog,projeto_IH,88,0,2024-02-24 20:50:42+00:00,[],None
558,https://github.com/ani-penguino/RICS-V_pipelined_5stage_processor.git,2024-03-01 15:09:35+00:00,Hazard and forwarding logic all implemented,0,ani-penguino/RICS-V_pipelined_5stage_processor,765762030,SystemVerilog,RICS-V_pipelined_5stage_processor,30,0,2024-03-01 15:46:42+00:00,[],None
559,https://github.com/ani-penguino/Collatz_Conjecture.git,2024-02-08 04:06:30+00:00,A Collatz Conjecture calculator using FPGA,0,ani-penguino/Collatz_Conjecture,754445090,SystemVerilog,Collatz_Conjecture,8,0,2024-03-01 15:02:20+00:00,[],None
560,https://github.com/mnasirEE/sequential-circuits-design_computer-architecture.git,2024-02-26 13:06:27+00:00,,0,mnasirEE/sequential-circuits-design_computer-architecture,763522655,SystemVerilog,sequential-circuits-design_computer-architecture,2,0,2024-02-26 14:59:11+00:00,[],None
561,https://github.com/Arunvaishnav7435/logic_data_type.git,2024-02-29 17:07:31+00:00,,0,Arunvaishnav7435/logic_data_type,765307153,SystemVerilog,logic_data_type,2,0,2024-02-29 17:19:46+00:00,[],None
562,https://github.com/MahmouodMagdi/RTL-Design-of-ARM-based-AHB-to-APB-Bridge.git,2024-02-25 16:59:08+00:00,Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way,0,MahmouodMagdi/RTL-Design-of-ARM-based-AHB-to-APB-Bridge,763139396,SystemVerilog,RTL-Design-of-ARM-based-AHB-to-APB-Bridge,44,0,2024-03-04 11:48:44+00:00,[],None
563,https://github.com/pgenard/PRESENT.git,2024-03-04 08:46:47+00:00,PRESENT Avalon Crypto-Accelerator,0,pgenard/PRESENT,766850833,SystemVerilog,PRESENT,222,0,2024-03-05 23:45:24+00:00,"['crypto', 'dma', 'systemverilog', 'verilog']",None
564,https://github.com/nathangross1/tt-fpga-hdl-demo.git,2024-02-26 21:04:02+00:00,,0,nathangross1/tt-fpga-hdl-demo,763746337,SystemVerilog,tt-fpga-hdl-demo,154,0,2024-03-07 17:35:07+00:00,[],https://api.github.com/licenses/apache-2.0
565,https://github.com/pemdas8/DLDLAB2.git,2024-02-21 21:28:10+00:00,,0,pemdas8/DLDLAB2,761444720,SystemVerilog,DLDLAB2,21483,0,2024-02-21 21:28:18+00:00,[],https://api.github.com/licenses/mit
566,https://github.com/BNiVeDiTa29/SV_Project11.git,2024-03-05 19:20:31+00:00,,0,BNiVeDiTa29/SV_Project11,767717994,SystemVerilog,SV_Project11,2670,0,2024-03-11 06:01:11+00:00,[],None
567,https://github.com/charkster/pwm_fpga.git,2024-02-27 04:27:02+00:00,Simple PWM peripheral implemented in SystemVerilog with an i2c interface.,0,charkster/pwm_fpga,763876562,SystemVerilog,pwm_fpga,122,0,2024-02-27 04:29:10+00:00,[],https://api.github.com/licenses/mit
568,https://github.com/charkster/i2c_slave_fpga.git,2024-02-19 01:16:53+00:00,Systemverilog implementation of an I2C slave with a simple register map. Multi-byte reads and writes supported with address auto-increment. ,0,charkster/i2c_slave_fpga,759605331,SystemVerilog,i2c_slave_fpga,83,0,2024-02-19 21:58:32+00:00,"['fpga', 'i2c-slave', 'systemverilog']",https://api.github.com/licenses/mit
569,https://github.com/VajaiacMarius/TSC.git,2024-03-04 07:48:01+00:00,,0,VajaiacMarius/TSC,766827562,SystemVerilog,TSC,8327,0,2024-03-04 07:59:13+00:00,[],None
570,https://github.com/bsc-loca/redma.git,2024-02-09 09:24:10+00:00,ReDMA - Direct Memory Access engine with data Realignment,0,bsc-loca/redma,755024702,SystemVerilog,redma,10557,0,2024-02-09 09:26:19+00:00,[],
571,https://github.com/alex2kameboss/Matrix-multiplier.git,2024-03-05 15:07:00+00:00,,0,alex2kameboss/Matrix-multiplier,767588108,SystemVerilog,Matrix-multiplier,55,0,2024-03-05 15:41:49+00:00,[],https://api.github.com/licenses/gpl-3.0
572,https://github.com/DBT999/addressing_module.git,2024-03-01 20:58:38+00:00,,0,DBT999/addressing_module,765899902,SystemVerilog,addressing_module,9,0,2024-04-09 18:45:17+00:00,[],None
573,https://github.com/bhavyareddygandeti/MtE-Design.git,2024-03-05 01:16:37+00:00,,0,bhavyareddygandeti/MtE-Design,767262213,SystemVerilog,MtE-Design,169,0,2024-04-10 06:32:27+00:00,[],None
574,https://github.com/rolandking/openFPGA-pocket-base.git,2024-02-24 14:29:04+00:00,Base code for Analogue pocket projects,0,rolandking/openFPGA-pocket-base,762728577,SystemVerilog,openFPGA-pocket-base,223,0,2024-02-24 14:39:50+00:00,[],None
575,https://github.com/SujalAgarwal/System_Verilog.git,2024-02-20 20:43:55+00:00,,0,SujalAgarwal/System_Verilog,760871941,SystemVerilog,System_Verilog,14,0,2024-02-20 20:45:15+00:00,[],None
576,https://github.com/MatNepo/LabsVerilog.git,2024-02-27 13:48:11+00:00,labs on the Verilog course,0,MatNepo/LabsVerilog,764106829,SystemVerilog,LabsVerilog,306354,0,2024-03-27 16:45:18+00:00,[],None
577,https://github.com/ConsVin/hw_conv2d.git,2024-01-28 19:52:58+00:00,2D Convolution code,0,ConsVin/hw_conv2d,749516148,SystemVerilog,hw_conv2d,1188,0,2024-01-28 19:56:38+00:00,[],None
578,https://github.com/Lane0218/mips-5-pipeline.git,2024-01-30 02:01:20+00:00,使用SystemVerilog语言，完成一个五级流水线MIPS处理器设计,0,Lane0218/mips-5-pipeline,750108919,SystemVerilog,mips-5-pipeline,319,0,2024-01-30 02:02:34+00:00,[],None
579,https://github.com/reachtoananda/DFF-SystemVerilog.git,2024-01-31 18:52:19+00:00,,0,reachtoananda/DFF-SystemVerilog,751008276,SystemVerilog,DFF-SystemVerilog,21,0,2024-01-31 18:53:43+00:00,[],None
580,https://github.com/sushanTamu/lab-2-sushanTamu.git,2024-02-01 01:16:24+00:00,,0,sushanTamu/lab-2-sushanTamu,751124796,SystemVerilog,lab-2-sushanTamu,1039,0,2024-02-01 01:16:55+00:00,[],None
581,https://github.com/sushanTamu/lab-3-sushanTamu.git,2024-02-01 01:18:27+00:00,,0,sushanTamu/lab-3-sushanTamu,751125286,SystemVerilog,lab-3-sushanTamu,5438,0,2024-02-01 01:18:51+00:00,[],None
582,https://github.com/sushanTamu/lab-7-sushanTamu.git,2024-02-01 01:20:46+00:00,,0,sushanTamu/lab-7-sushanTamu,751125838,SystemVerilog,lab-7-sushanTamu,7247,0,2024-02-01 01:21:11+00:00,[],None
583,https://github.com/sushanTamu/lab-1-sushanTamu.git,2024-02-01 01:11:22+00:00,,0,sushanTamu/lab-1-sushanTamu,751123636,SystemVerilog,lab-1-sushanTamu,121,0,2024-02-01 01:13:11+00:00,[],None
584,https://github.com/sushanTamu/lab0-sushanTamu.git,2024-02-01 01:21:33+00:00,,0,sushanTamu/lab0-sushanTamu,751126037,SystemVerilog,lab0-sushanTamu,336,0,2024-02-01 01:21:54+00:00,[],None
585,https://github.com/FRubinoC/Simplified-RC4-Encryption-Module.git,2024-02-02 08:01:15+00:00,This project consists on the implementation of a Simplified RC4 Encryption module using the Modelsim and Quartus tools. You can find all the details on the report_RC4_encryptor file in the doc folder.,0,FRubinoC/Simplified-RC4-Encryption-Module,751735351,SystemVerilog,Simplified-RC4-Encryption-Module,2244,0,2024-02-02 08:06:19+00:00,[],None
586,https://github.com/Jagatheshgiri/BFM-for-SPI.git,2024-02-06 06:15:06+00:00,,0,Jagatheshgiri/BFM-for-SPI,753447052,SystemVerilog,BFM-for-SPI,6,0,2024-02-06 06:27:35+00:00,[],None
587,https://github.com/artmedia1/Keep-Talking-and-Nobody-Explodes.git,2024-02-08 18:23:37+00:00,,0,artmedia1/Keep-Talking-and-Nobody-Explodes,754768255,SystemVerilog,Keep-Talking-and-Nobody-Explodes,45930,0,2024-02-08 18:23:44+00:00,[],None
588,https://github.com/c3reuter-499/fpga-calculator.git,2024-02-09 14:18:46+00:00,,0,c3reuter-499/fpga-calculator,755146996,SystemVerilog,fpga-calculator,16,0,2024-02-09 14:18:53+00:00,[],https://api.github.com/licenses/apache-2.0
589,https://github.com/nrbenn14/ecen-323.git,2024-02-09 22:15:43+00:00,,0,nrbenn14/ecen-323,755323431,SystemVerilog,ecen-323,6384,0,2024-02-09 22:16:50+00:00,[],None
590,https://github.com/Hammad1341/Lab_2.git,2024-02-11 20:01:12+00:00,,0,Hammad1341/Lab_2,756040233,SystemVerilog,Lab_2,110,0,2024-02-12 18:48:38+00:00,[],None
591,https://github.com/rohithgopakumar/LAYERED_TESTBENCH_D-FLIP-FLOP.git,2024-02-13 15:31:21+00:00,,0,rohithgopakumar/LAYERED_TESTBENCH_D-FLIP-FLOP,756931017,SystemVerilog,LAYERED_TESTBENCH_D-FLIP-FLOP,24,0,2024-02-13 15:41:00+00:00,[],None
592,https://github.com/srikala-reddi/sr_latch_uvm_tb_.git,2024-02-14 05:29:51+00:00,,0,srikala-reddi/sr_latch_uvm_tb_,757253875,SystemVerilog,sr_latch_uvm_tb_,293,0,2024-02-14 05:32:24+00:00,[],None
593,https://github.com/amansasidharan/sr_latch_uvmtb.git,2024-02-14 06:25:58+00:00,,0,amansasidharan/sr_latch_uvmtb,757270676,SystemVerilog,sr_latch_uvmtb,21,0,2024-02-14 06:40:57+00:00,[],None
594,https://github.com/MAHANTHADEEKSHA-SB/address_filter_tb.git,2024-02-13 07:51:25+00:00,,0,MAHANTHADEEKSHA-SB/address_filter_tb,756734705,SystemVerilog,address_filter_tb,58,0,2024-02-14 13:48:47+00:00,[],https://api.github.com/licenses/apache-2.0
595,https://github.com/SamiIonesi/SerialTransceiver_UVM.git,2024-02-16 20:11:07+00:00,,0,SamiIonesi/SerialTransceiver_UVM,758669557,SystemVerilog,SerialTransceiver_UVM,7,0,2024-02-16 20:12:54+00:00,[],None
596,https://github.com/BLANK-1908/ECE593_Pre_Silicon.git,2024-01-25 03:45:57+00:00,,0,BLANK-1908/ECE593_Pre_Silicon,747996744,SystemVerilog,ECE593_Pre_Silicon,362,0,2024-02-03 18:26:40+00:00,[],None
597,https://github.com/Kboateng1982/DSP-Algo.git,2024-02-19 18:24:06+00:00,DSP Algorithms developed in SystemVerilog,0,Kboateng1982/DSP-Algo,760072419,SystemVerilog,DSP-Algo,42464,0,2024-02-19 19:42:19+00:00,[],None
598,https://github.com/WittenYeh/SpoonfulLake.git,2024-02-08 23:15:52+00:00,Inspired by the spoonful pool(lake) in Renmin University of China,0,WittenYeh/SpoonfulLake,754871657,SystemVerilog,SpoonfulLake,709,0,2024-02-20 02:17:34+00:00,[],None
599,https://github.com/emvipi03/systemverilog_microprocessor.git,2024-02-21 15:38:41+00:00,,0,emvipi03/systemverilog_microprocessor,761289394,SystemVerilog,systemverilog_microprocessor,4,0,2024-02-21 15:41:27+00:00,[],None
600,https://github.com/vignathajasti/git_practice.git,2024-02-21 10:27:10+00:00,,0,vignathajasti/git_practice,761147163,SystemVerilog,git_practice,1,0,2024-02-21 10:57:08+00:00,[],None
601,https://github.com/XHCFS/UNI-StopWatchHDL.git,2024-02-21 16:10:00+00:00,,0,XHCFS/UNI-StopWatchHDL,761304045,SystemVerilog,UNI-StopWatchHDL,27,0,2024-02-21 16:30:43+00:00,[],None
602,https://github.com/nafeesanawar/16-bit-CPU.git,2024-02-22 19:13:33+00:00,This folder contains a 16 bit CPU project completed using System Verilog ,0,nafeesanawar/16-bit-CPU,761938463,SystemVerilog,16-bit-CPU,11,0,2024-02-22 19:14:51+00:00,[],None
603,https://github.com/kalluri-bhavana/system_verilog.git,2024-02-23 06:34:08+00:00,,0,kalluri-bhavana/system_verilog,762132014,SystemVerilog,system_verilog,3,0,2024-02-23 06:35:15+00:00,[],None
604,https://github.com/Audrey-Li-CPEN/RISC-Machine-Simple.git,2024-02-23 23:31:03+00:00,,0,Audrey-Li-CPEN/RISC-Machine-Simple,762509089,SystemVerilog,RISC-Machine-Simple,27,0,2024-02-23 23:59:54+00:00,[],None
605,https://github.com/0xoleg/sv-lib.git,2024-02-27 16:19:35+00:00,,0,0xoleg/sv-lib,764183853,SystemVerilog,sv-lib,103,0,2024-02-27 16:20:02+00:00,[],None
606,https://github.com/Zymral/tt-fpga-hdl-demo.git,2024-02-26 21:12:59+00:00,,0,Zymral/tt-fpga-hdl-demo,763749501,SystemVerilog,tt-fpga-hdl-demo,28,0,2024-02-26 21:13:06+00:00,[],https://api.github.com/licenses/apache-2.0
607,https://github.com/Mosiah-Beal/ECE_485.git,2024-01-31 00:51:58+00:00,,0,Mosiah-Beal/ECE_485,750610376,SystemVerilog,ECE_485,1627,0,2024-01-31 00:52:49+00:00,[],None
608,https://github.com/lucyhu798/Hamming_decoder_UVM.git,2024-02-06 06:20:22+00:00,,0,lucyhu798/Hamming_decoder_UVM,753448696,SystemVerilog,Hamming_decoder_UVM,861,0,2024-02-06 06:28:42+00:00,[],None
609,https://github.com/ElectroInsights/system_verilog.git,2024-03-04 08:15:03+00:00,This repository contains code for system verilog along with testbench,0,ElectroInsights/system_verilog,766837927,SystemVerilog,system_verilog,41,0,2024-03-04 08:22:36+00:00,[],None
610,https://github.com/daisukex/sc-scbc.git,2024-01-31 17:55:48+00:00,Space Communication Bus Controller,0,daisukex/sc-scbc,750985010,SystemVerilog,sc-scbc,40,0,2024-03-08 05:32:39+00:00,[],None
611,https://github.com/ConnerCrowl/DLD_Lab2.git,2024-02-26 17:27:40+00:00,,0,ConnerCrowl/DLD_Lab2,763653671,SystemVerilog,DLD_Lab2,22077,0,2024-02-26 17:27:47+00:00,[],https://api.github.com/licenses/mit
612,https://github.com/nehakr6/booleanSolverz.git,2024-01-28 02:43:42+00:00,,0,nehakr6/booleanSolverz,749256351,SystemVerilog,booleanSolverz,25,0,2024-03-01 21:11:04+00:00,[],None
613,https://github.com/jv-n/Projeto-RISC-V.git,2024-02-23 00:23:48+00:00,,1,jv-n/Projeto-RISC-V,762033001,SystemVerilog,Projeto-RISC-V,1507,0,2024-02-23 00:23:55+00:00,[],https://api.github.com/licenses/mit
614,https://github.com/Hamzaweb49/singlecycleprocessor.git,2024-02-25 08:55:57+00:00,"Single Cycle Processor which performs R, I, S, B, U, and J type instructions operations",0,Hamzaweb49/singlecycleprocessor,762988101,SystemVerilog,singlecycleprocessor,251,0,2024-02-25 09:45:56+00:00,[],None
615,https://github.com/Hassan-muavia62/lab_4.git,2024-03-04 17:32:33+00:00,,0,Hassan-muavia62/lab_4,767092811,SystemVerilog,lab_4,780,0,2024-03-04 17:43:37+00:00,[],None
616,https://github.com/Hammad1341/DSD-Lab-5.git,2024-03-04 17:35:42+00:00,,0,Hammad1341/DSD-Lab-5,767094250,SystemVerilog,DSD-Lab-5,653,0,2024-03-04 17:41:26+00:00,[],None
617,https://github.com/saira-ijaz/lab_5.git,2024-03-04 15:42:44+00:00,,0,saira-ijaz/lab_5,767039515,SystemVerilog,lab_5,488,0,2024-03-04 15:43:45+00:00,[],None
618,https://github.com/Hassan-muavia62/lab_5.git,2024-03-04 17:56:06+00:00,,0,Hassan-muavia62/lab_5,767103839,SystemVerilog,lab_5,484,0,2024-03-04 17:59:49+00:00,[],None
619,https://github.com/SamehM20/RISC-V.git,2024-03-05 14:56:36+00:00,,0,SamehM20/RISC-V,767582945,SystemVerilog,RISC-V,11,0,2024-03-05 15:20:08+00:00,[],None
620,https://github.com/malikshanaah1999/AXI_Project.git,2024-03-05 21:24:23+00:00,,0,malikshanaah1999/AXI_Project,767764187,SystemVerilog,AXI_Project,12,0,2024-03-05 21:25:04+00:00,[],None
621,https://github.com/aaayann/lab4.git,2024-03-05 07:09:21+00:00,combinational circuits using K-maps,0,aaayann/lab4,767370815,SystemVerilog,lab4,287,0,2024-03-05 07:16:35+00:00,[],None
622,https://github.com/axmalakar/lab2.git,2024-02-19 17:45:51+00:00,,0,axmalakar/lab2,760056436,SystemVerilog,lab2,26242,0,2024-02-19 17:45:58+00:00,[],https://api.github.com/licenses/mit
623,https://github.com/A1020A/NOC-Radix-Experiment.git,2024-02-19 02:52:30+00:00,,0,A1020A/NOC-Radix-Experiment,759628393,SystemVerilog,NOC-Radix-Experiment,8,0,2024-03-05 15:12:57+00:00,[],None
624,https://github.com/Zoubr99/Basic_Embedded_SoC.git,2024-02-04 19:01:43+00:00,This Repo contains a code for a very basic uC that has (4 Custom IP Core + Basic Bus + Basic MMIO controller),0,Zoubr99/Basic_Embedded_SoC,752772340,SystemVerilog,Basic_Embedded_SoC,56,0,2024-02-07 09:51:05+00:00,[],None
625,https://github.com/conwater/tt-fpga-hdl-demo.git,2024-02-26 21:01:54+00:00,,0,conwater/tt-fpga-hdl-demo,763745517,SystemVerilog,tt-fpga-hdl-demo,98,0,2024-03-07 19:31:37+00:00,[],https://api.github.com/licenses/apache-2.0
626,https://github.com/mitha-rao/RISCV-single-cycle-processor.git,2024-02-06 07:57:53+00:00, Implementation of RISCV single cycle processor using system verilog ,0,mitha-rao/RISCV-single-cycle-processor,753481692,SystemVerilog,RISCV-single-cycle-processor,31,0,2024-03-10 05:38:57+00:00,[],None
627,https://github.com/RaghavaBathula/Asynchronous-FIFO_PreSi.git,2024-01-25 23:22:18+00:00,,0,RaghavaBathula/Asynchronous-FIFO_PreSi,748417948,SystemVerilog,Asynchronous-FIFO_PreSi,5565,0,2024-02-02 21:12:27+00:00,[],None
628,https://github.com/g74253/gochoa_digital_design_lab_2024.git,2024-02-16 14:33:12+00:00,,0,g74253/gochoa_digital_design_lab_2024,758536391,SystemVerilog,gochoa_digital_design_lab_2024,111946,0,2024-03-06 12:41:20+00:00,[],None
629,https://github.com/SAI1607/System_Verilog_Project.git,2024-02-23 05:45:08+00:00,,0,SAI1607/System_Verilog_Project,762116751,SystemVerilog,System_Verilog_Project,5709,0,2024-02-23 06:32:04+00:00,[],None
630,https://github.com/SidK123/8Bit_CommonBusCPU.git,2024-02-23 04:07:28+00:00,,0,SidK123/8Bit_CommonBusCPU,762090421,SystemVerilog,8Bit_CommonBusCPU,7,0,2024-02-29 00:59:32+00:00,[],None
631,https://github.com/MarwanEid1/UVM_SPRAM.git,2024-02-08 00:21:44+00:00,UVM-Based Functional Verification of Single-Port Random Access Memory,0,MarwanEid1/UVM_SPRAM,754392386,SystemVerilog,UVM_SPRAM,195,0,2024-02-08 00:40:34+00:00,[],https://api.github.com/licenses/mit
632,https://github.com/Ionita-Cezar/TSC.git,2024-02-19 06:19:26+00:00,,0,Ionita-Cezar/TSC,759685710,SystemVerilog,TSC,8190,0,2024-04-01 05:33:54+00:00,[],None
633,https://github.com/Henrik07/onlabor.git,2024-03-01 21:00:23+00:00,,0,Henrik07/onlabor,765900481,SystemVerilog,onlabor,871,0,2024-04-07 16:41:04+00:00,[],None
634,https://github.com/OscarM2023/Digitales_Ronny2024.git,2024-03-05 22:30:00+00:00,Implementación de subset de instrucciones de RISCV32i en microarquitectura monociclo.,0,OscarM2023/Digitales_Ronny2024,767785570,SystemVerilog,Digitales_Ronny2024,181,0,2024-04-10 23:24:44+00:00,[],None
635,https://github.com/jdcasanasr/axi_lite.git,2024-02-06 23:34:50+00:00,,0,jdcasanasr/axi_lite,753862822,SystemVerilog,axi_lite,62,0,2024-02-06 23:39:08+00:00,[],None
636,https://github.com/khalil-osu/tt-fpga-hdl-demo.git,2024-02-07 16:50:07+00:00,,0,khalil-osu/tt-fpga-hdl-demo,754232000,SystemVerilog,tt-fpga-hdl-demo,11,0,2024-02-07 16:50:13+00:00,[],https://api.github.com/licenses/apache-2.0
637,https://github.com/dishak14/Layered-TB-for-SPC.git,2024-02-03 04:45:03+00:00,Layered testbench for a serial parity checker,0,dishak14/Layered-TB-for-SPC,752120337,SystemVerilog,Layered-TB-for-SPC,17,0,2024-02-03 04:58:24+00:00,[],https://api.github.com/licenses/mit
638,https://github.com/Mertozkaya21/Light-Control-System.git,2024-02-09 20:24:07+00:00,"In this project, I have done traffic control system in basys3.  For representing red, green and yellow lights; I have used 3 LED's in Basys3.",0,Mertozkaya21/Light-Control-System,755290107,SystemVerilog,Light-Control-System,2,0,2024-02-09 20:24:33+00:00,[],None
639,https://github.com/timothywu817/USB-1.1.git,2024-02-10 15:42:57+00:00,USB 1.1 design and verification,0,timothywu817/USB-1.1,755563403,SystemVerilog,USB-1.1,28,0,2024-02-10 15:46:11+00:00,[],None
640,https://github.com/HeiZad1/RISCV_cpu.git,2024-02-04 19:36:30+00:00,,0,HeiZad1/RISCV_cpu,752782132,SystemVerilog,RISCV_cpu,123,0,2024-02-04 19:42:14+00:00,[],None
641,https://github.com/Jagatheshgiri/UART.UVM.git,2024-02-06 05:48:40+00:00,,0,Jagatheshgiri/UART.UVM,753438805,SystemVerilog,UART.UVM,13,0,2024-02-06 05:51:35+00:00,[],None
642,https://github.com/lucyhu798/Custom-ISA.git,2024-02-06 04:19:15+00:00,,0,lucyhu798/Custom-ISA,753414373,SystemVerilog,Custom-ISA,1231,0,2024-02-06 04:20:11+00:00,[],None
643,https://github.com/aaayann/lab_2.git,2024-02-12 17:32:34+00:00,,0,aaayann/lab_2,756451370,SystemVerilog,lab_2,197,0,2024-02-12 18:01:45+00:00,[],None
644,https://github.com/Mvk122/Verilog-Practice.git,2024-02-12 19:00:24+00:00,Verilog practice questions that I have done. (Ignore the fact that it says optiver in the folder name),0,Mvk122/Verilog-Practice,756487581,SystemVerilog,Verilog-Practice,67,0,2024-02-12 19:00:45+00:00,[],None
645,https://github.com/Mayank27Vaghela/AHB-UVC.git,2024-02-08 14:49:33+00:00,,0,Mayank27Vaghela/AHB-UVC,754672580,SystemVerilog,AHB-UVC,286,0,2024-02-08 15:01:47+00:00,[],None
646,https://github.com/AlexandreGagne10/VHDL.git,2024-02-12 07:43:58+00:00,LEARNING VHDL,0,AlexandreGagne10/VHDL,756210027,SystemVerilog,VHDL,4183,0,2024-02-12 07:45:42+00:00,[],None
647,https://github.com/hemanth-VP/srlatch.git,2024-02-14 06:31:15+00:00,,0,hemanth-VP/srlatch,757272303,SystemVerilog,srlatch,7,0,2024-02-14 06:33:32+00:00,[],None
648,https://github.com/Shreyast27/sr_uvm.git,2024-02-14 06:41:41+00:00,,0,Shreyast27/sr_uvm,757275541,SystemVerilog,sr_uvm,7,0,2024-02-14 06:43:10+00:00,[],None
649,https://github.com/MeghanaRBhat/SR_LATCH_TB.git,2024-02-14 05:29:15+00:00,,0,MeghanaRBhat/SR_LATCH_TB,757253714,SystemVerilog,SR_LATCH_TB,10959,0,2024-02-14 05:30:51+00:00,[],None
650,https://github.com/shariethernet/cim_test_harness.git,2024-02-13 22:25:41+00:00,,0,shariethernet/cim_test_harness,757147580,SystemVerilog,cim_test_harness,1,0,2024-02-13 22:26:31+00:00,[],None
651,https://github.com/AlexEduardo-zip/TP1_ISL_Verilog.git,2024-02-20 02:26:03+00:00,,0,AlexEduardo-zip/TP1_ISL_Verilog,760222042,SystemVerilog,TP1_ISL_Verilog,81,0,2024-02-20 02:27:23+00:00,[],None
652,https://github.com/Hassan-muavia62/my_lab3.git,2024-02-19 15:59:37+00:00,,0,Hassan-muavia62/my_lab3,759931069,SystemVerilog,my_lab3,142,0,2024-02-19 16:20:59+00:00,[],None
653,https://github.com/MKamranManzoor/lab_2.git,2024-02-12 16:50:27+00:00,,0,MKamranManzoor/lab_2,756432999,SystemVerilog,lab_2,1120,0,2024-02-12 17:01:08+00:00,[],None
654,https://github.com/rohitupari/SystemVerilog-Codes.git,2024-01-27 11:45:53+00:00,,0,rohitupari/SystemVerilog-Codes,749033529,SystemVerilog,SystemVerilog-Codes,1246,0,2024-01-27 11:50:15+00:00,[],None
655,https://github.com/iwaniwaniwan012/NATIVE_PHY_CV_SIM.git,2024-01-27 08:43:00+00:00,Project for simulation NATIVE PHY IP Core with dynamic reconfiguration speed change,0,iwaniwaniwan012/NATIVE_PHY_CV_SIM,748986925,SystemVerilog,NATIVE_PHY_CV_SIM,3958,0,2024-01-27 08:47:53+00:00,[],None
656,https://github.com/sieuvippro123/uvm_base_lab.git,2024-01-25 03:01:28+00:00,,0,sieuvippro123/uvm_base_lab,747985725,SystemVerilog,uvm_base_lab,164,0,2024-01-25 07:25:11+00:00,[],None
657,https://github.com/sushanTamu/lab-8-sushanTamu.git,2024-02-01 01:23:42+00:00,,0,sushanTamu/lab-8-sushanTamu,751126594,SystemVerilog,lab-8-sushanTamu,6941,0,2024-02-01 01:24:04+00:00,[],None
658,https://github.com/nikul09/AXI3-Back-to-Back-VIP-Development.git,2024-02-24 21:33:38+00:00,,0,nikul09/AXI3-Back-to-Back-VIP-Development,762851170,SystemVerilog,AXI3-Back-to-Back-VIP-Development,88,0,2024-02-24 21:38:59+00:00,[],None
659,https://github.com/AndrejGobor/SysVerilogUVM.git,2024-02-20 23:12:03+00:00,,0,AndrejGobor/SysVerilogUVM,760928055,SystemVerilog,SysVerilogUVM,16,0,2024-02-20 23:13:35+00:00,[],None
660,https://github.com/pnguyen174/cpe333.git,2024-02-01 23:04:18+00:00,,0,pnguyen174/cpe333,751593367,SystemVerilog,cpe333,10474,0,2024-02-01 23:06:56+00:00,[],None
661,https://github.com/rokarn12/Advanced-VLSI-Design.git,2024-02-26 23:31:41+00:00,Projects for ECSE-6680: Advanced VLSI Design with Professor Tong Zhang at Rensselaer Polytechnic Institute,0,rokarn12/Advanced-VLSI-Design,763792545,SystemVerilog,Advanced-VLSI-Design,516,0,2024-03-14 22:42:27+00:00,[],https://api.github.com/licenses/mit
662,https://github.com/Abdullah-Shaaban/cv32e20v.git,2024-02-12 15:47:28+00:00,Repository for adding RISC-V vector extension (Zve32x) support to the CVE2 RISC-V scalar core from the OpenHW group. The vector unit called Spatz is used from the PULP platform.,0,Abdullah-Shaaban/cv32e20v,756403133,SystemVerilog,cv32e20v,13,0,2024-03-17 18:27:05+00:00,[],None
663,https://github.com/maxdoublee/Advanced-Computer-Hardware.git,2024-01-26 04:10:54+00:00,"Projects from my Advanced Computer Hardware course- ECSE 6700. Taught by Professor Liu, course was taken my first semester of my co-term graduate year. ",0,maxdoublee/Advanced-Computer-Hardware,748484073,SystemVerilog,Advanced-Computer-Hardware,67,0,2024-03-05 01:58:24+00:00,[],None
664,https://github.com/Mekky7/spi_verf_with-SV.git,2024-02-28 16:11:45+00:00,,0,Mekky7/spi_verf_with-SV,764736845,SystemVerilog,spi_verf_with-SV,7262,0,2024-02-28 17:14:09+00:00,[],None
665,https://github.com/ahpinder/NeuralEngine.git,2024-02-01 21:02:49+00:00,Neural network inference engine targeting high-efficiency int operations,0,ahpinder/NeuralEngine,751558395,SystemVerilog,NeuralEngine,6,0,2024-02-02 16:38:20+00:00,[],https://api.github.com/licenses/mit
666,https://github.com/sduaz/dsdlab4.git,2024-03-04 16:13:34+00:00,combinational circuit using k maps(leds),0,sduaz/dsdlab4,767054480,SystemVerilog,dsdlab4,165,0,2024-03-04 16:18:23+00:00,[],None
667,https://github.com/SuchithraM008/System-Verilog-Labs.git,2024-02-02 01:49:18+00:00,,0,SuchithraM008/System-Verilog-Labs,751633388,SystemVerilog,System-Verilog-Labs,52,0,2024-02-02 01:51:37+00:00,[],https://api.github.com/licenses/apache-2.0
668,https://github.com/RafHL/tb_example_2024-03-05.git,2024-03-05 23:24:32+00:00,Example for my UF team to see a basic SV test bench with file IO and a driver task,0,RafHL/tb_example_2024-03-05,767802699,SystemVerilog,tb_example_2024-03-05,1,0,2024-03-05 23:26:59+00:00,[],None
669,https://github.com/Susheelaaa/Systemverilog_basics.git,2024-03-05 10:32:36+00:00,,0,Susheelaaa/Systemverilog_basics,767459434,SystemVerilog,Systemverilog_basics,11,0,2024-03-05 12:07:13+00:00,[],None
670,https://github.com/icanc0/tinyish-fpga.git,2024-03-03 02:51:17+00:00,tinyfpga bx but sus,0,icanc0/tinyish-fpga,766353709,SystemVerilog,tinyish-fpga,9374,0,2024-03-09 21:45:15+00:00,[],None
671,https://github.com/DeadImage/SystemVerilogMisc.git,2024-03-05 16:36:07+00:00,A bunch of different Verilog and SystemVerilog modules that I made along the way.,0,DeadImage/SystemVerilogMisc,767632222,SystemVerilog,SystemVerilogMisc,869,0,2024-03-13 08:21:56+00:00,[],https://api.github.com/licenses/apache-2.0
672,https://github.com/LiamSnow/ECE3829-Lab2.git,2024-01-25 18:00:47+00:00,,0,LiamSnow/ECE3829-Lab2,748311455,SystemVerilog,ECE3829-Lab2,6145,0,2024-03-27 21:07:34+00:00,[],None
673,https://github.com/Dedorou/bash-hash.git,2024-03-05 18:36:23+00:00,,0,Dedorou/bash-hash,767699036,SystemVerilog,bash-hash,7,0,2024-03-05 18:39:07+00:00,[],None
674,https://github.com/YosysHQ-Docs/AppNote-123.git,2024-02-09 08:14:05+00:00,Advanced SBY Use by Example,0,YosysHQ-Docs/AppNote-123,755002237,SystemVerilog,AppNote-123,121,0,2024-03-15 15:50:53+00:00,[],None
675,https://github.com/Smruti-2001/Design-and-verify-UART-Protocol-using-Verilog-and-System-Verilog-respectively.git,2024-01-25 12:31:59+00:00,,0,Smruti-2001/Design-and-verify-UART-Protocol-using-Verilog-and-System-Verilog-respectively,748172811,SystemVerilog,Design-and-verify-UART-Protocol-using-Verilog-and-System-Verilog-respectively,4,0,2024-01-25 12:34:29+00:00,[],None
676,https://github.com/orszoooo/RISCVcpu.git,2024-01-25 19:20:41+00:00,,0,orszoooo/RISCVcpu,748343260,SystemVerilog,RISCVcpu,7,0,2024-01-25 19:20:49+00:00,[],None
677,https://github.com/tsengs0/Generic_SRAM_APB.git,2024-01-26 09:53:11+00:00,RTL design of a generic SRAM module with APB I/F.,0,tsengs0/Generic_SRAM_APB,748580642,SystemVerilog,Generic_SRAM_APB,20,0,2024-01-26 10:09:49+00:00,[],https://api.github.com/licenses/mit
678,https://github.com/ZelGusev/rs15_9.git,2024-01-26 06:34:09+00:00,,0,ZelGusev/rs15_9,748517582,SystemVerilog,rs15_9,48,0,2024-01-26 16:42:42+00:00,[],None
679,https://github.com/ertanhll/Simple-CPU-Verilog.git,2024-02-07 23:39:57+00:00,,0,ertanhll/Simple-CPU-Verilog,754381010,SystemVerilog,Simple-CPU-Verilog,833,0,2024-02-08 11:02:39+00:00,[],None
680,https://github.com/kocatepedogu/cellular-automaton-processor.git,2024-02-06 20:03:57+00:00,A simple processor with a grid of cores that can only interact with their immediate neighbors,0,kocatepedogu/cellular-automaton-processor,753795051,SystemVerilog,cellular-automaton-processor,216,0,2024-02-09 08:26:55+00:00,"['cellular-automata', 'cellular-automaton', 'game-of-life', 'gpu-acceleration', 'heat-equation', 'linear-algebra', 'partial-differential-equations', 'wave-equation', 'fpga-programming']",None
681,https://github.com/robfinch/FT833.git,2024-02-10 09:29:21+00:00,FT833 CPU and SOC,0,robfinch/FT833,755461700,SystemVerilog,FT833,852,0,2024-02-10 09:29:27+00:00,[],None
682,https://github.com/satyaprakashakula/Matrix-SparseVector-multiplier.git,2024-02-11 04:39:29+00:00,,0,satyaprakashakula/Matrix-SparseVector-multiplier,755796198,SystemVerilog,Matrix-SparseVector-multiplier,13,0,2024-02-11 05:16:32+00:00,[],None
683,https://github.com/lijiajun2/Spadix.git,2024-01-31 10:06:42+00:00,,0,lijiajun2/Spadix,750783290,SystemVerilog,Spadix,213,0,2024-01-31 10:14:40+00:00,[],None
684,https://github.com/PankajNair/Image-Processing-using-FPGA.git,2024-02-14 08:02:02+00:00,The design for an Image Processing IP which can be used in FPGAs,0,PankajNair/Image-Processing-using-FPGA,757301199,SystemVerilog,Image-Processing-using-FPGA,313,0,2024-02-14 08:44:23+00:00,[],None
685,https://github.com/MatveyVisotsky/mips_core.git,2024-02-08 12:26:45+00:00,,0,MatveyVisotsky/mips_core,754611400,SystemVerilog,mips_core,1206,0,2024-02-08 12:29:49+00:00,[],None
686,https://github.com/pdineshk01/HTAX_verification.git,2024-02-02 06:44:19+00:00,,0,pdineshk01/HTAX_verification,751710777,SystemVerilog,HTAX_verification,9745,0,2024-02-02 06:44:59+00:00,[],None
687,https://github.com/aitesam961/bi-tribble.git,2024-01-30 13:37:09+00:00,Experimental implementation of multi-clock synchronous digital logic,0,aitesam961/bi-tribble,750351353,SystemVerilog,bi-tribble,1365,0,2024-02-02 15:14:51+00:00,[],None
688,https://github.com/BrianMere/MyComputerArchitectureProjects.git,2024-02-05 20:46:34+00:00,Developments of my RISCV32I Otter CPU from my assembly class into certain computer architecture ascpects. Focusing on ,0,BrianMere/MyComputerArchitectureProjects,753292103,SystemVerilog,MyComputerArchitectureProjects,33826,0,2024-02-05 21:11:28+00:00,[],None
689,https://github.com/teeng/tags-SysVer-Projects.git,2024-01-30 02:40:45+00:00,Collection of SystemVerilog/Verilog Projects,0,teeng/tags-SysVer-Projects,750120658,SystemVerilog,tags-SysVer-Projects,15217,0,2024-02-16 22:35:42+00:00,[],None
690,https://github.com/BHKGITT/Router1x3.git,2024-02-05 01:47:42+00:00,UVM TB to verify the different packets transfer in Router1x3 design,0,BHKGITT/Router1x3,752866998,SystemVerilog,Router1x3,61,0,2024-02-17 13:28:11+00:00,[],None
691,https://github.com/gabrielcalubayan72/CS21-MIPS-Extension.git,2024-02-18 12:40:10+00:00,"I modified the MIPS single cycle processor in Vivado to extend its instruction set. Implemented xori, lui, srlv, bgtz, and li instructions",0,gabrielcalubayan72/CS21-MIPS-Extension,759379475,SystemVerilog,CS21-MIPS-Extension,1348,0,2024-02-18 12:41:03+00:00,[],None
692,https://github.com/GaalElbaz/Verification-Environment-for-SPI.git,2024-02-18 20:51:20+00:00,Designed to verify the fundamental functionality of a SPI (serial peripheral interface).,0,GaalElbaz/Verification-Environment-for-SPI,759531100,SystemVerilog,Verification-Environment-for-SPI,128,0,2024-02-18 20:54:14+00:00,[],None
693,https://github.com/NAQI-UL-HASSAN/Lab_3.git,2024-02-19 15:58:29+00:00,,0,NAQI-UL-HASSAN/Lab_3,759930580,SystemVerilog,Lab_3,704,0,2024-02-19 15:59:05+00:00,[],None
694,https://github.com/XainSaeed/DigitalSystem_-Lab3.git,2024-02-20 06:08:33+00:00,,0,XainSaeed/DigitalSystem_-Lab3,760286237,SystemVerilog,DigitalSystem_-Lab3,447,0,2024-02-20 07:43:12+00:00,[],None
695,https://github.com/VeresDenisa/3FoundersServer.git,2024-02-07 12:37:22+00:00,,0,VeresDenisa/3FoundersServer,754115786,SystemVerilog,3FoundersServer,69566,0,2024-02-07 12:45:17+00:00,[],None
696,https://github.com/princepavanm/expo_svg_spi.git,2024-02-15 07:46:39+00:00,,0,princepavanm/expo_svg_spi,757891776,SystemVerilog,expo_svg_spi,1515,0,2024-02-16 04:28:39+00:00,[],None
697,https://github.com/ThomasRen2077/Dijkstra_on_Xilinx_FPGA.git,2024-02-25 07:10:40+00:00,,0,ThomasRen2077/Dijkstra_on_Xilinx_FPGA,762961017,SystemVerilog,Dijkstra_on_Xilinx_FPGA,20,0,2024-02-25 07:18:30+00:00,[],None
698,https://github.com/alexmangushev/EduSoCRV.git,2024-02-07 09:27:40+00:00,Educational project for the development of a SoC based on a processor with RISC-V architecture,0,alexmangushev/EduSoCRV,754038983,SystemVerilog,EduSoCRV,109,0,2024-02-18 19:26:09+00:00,[],https://api.github.com/licenses/gpl-3.0
699,https://github.com/Emirhan-Kilic/Basys3Uart.git,2024-02-26 12:21:41+00:00,FPGA Basys3 UART Communication,0,Emirhan-Kilic/Basys3Uart,763502494,SystemVerilog,Basys3Uart,979,0,2024-02-26 12:31:40+00:00,[],None
700,https://github.com/GustavoMXitamul/Sistemas-Digitales.git,2024-02-27 05:57:43+00:00,,0,GustavoMXitamul/Sistemas-Digitales,763905281,SystemVerilog,Sistemas-Digitales,53,0,2024-02-27 22:36:20+00:00,[],None
701,https://github.com/MuhammadUsman3506/Verilog_Basic_RTL_Module_Trainning.git,2024-02-28 21:01:40+00:00,basic verilog module training,0,MuhammadUsman3506/Verilog_Basic_RTL_Module_Trainning,764861632,SystemVerilog,Verilog_Basic_RTL_Module_Trainning,215,0,2024-02-28 21:19:24+00:00,[],None
702,https://github.com/OrbitNTNU/electronics-FPGA-libs.git,2024-03-01 15:35:20+00:00,Common libraries and modules for FPGA,0,OrbitNTNU/electronics-FPGA-libs,765773836,SystemVerilog,electronics-FPGA-libs,6,0,2024-03-01 16:37:20+00:00,[],None
703,https://github.com/sifferman/flip_flop_example.git,2024-02-25 17:42:53+00:00,,0,sifferman/flip_flop_example,763154163,SystemVerilog,flip_flop_example,1,0,2024-03-03 04:36:51+00:00,[],https://api.github.com/licenses/mit
704,https://github.com/Arunvaishnav7435/static_array_sorting.git,2024-03-05 05:58:37+00:00,,0,Arunvaishnav7435/static_array_sorting,767345681,SystemVerilog,static_array_sorting,2,0,2024-03-05 06:24:42+00:00,[],None
705,https://github.com/huriyyahasif/DSD-2022ee103.git,2024-02-05 17:53:56+00:00,,0,huriyyahasif/DSD-2022ee103,753224629,SystemVerilog,DSD-2022ee103,404,0,2024-02-05 17:59:33+00:00,[],None
706,https://github.com/NAQI-UL-HASSAN/lab_4.git,2024-03-04 16:22:57+00:00,,0,NAQI-UL-HASSAN/lab_4,767058836,SystemVerilog,lab_4,1688,0,2024-03-04 16:25:09+00:00,[],None
707,https://github.com/Aqib-Wazir101/mylab4.git,2024-03-04 17:47:30+00:00,,0,Aqib-Wazir101/mylab4,767099815,SystemVerilog,mylab4,1754,0,2024-03-04 17:51:17+00:00,[],None
708,https://github.com/Tylerd1208022/387Final.git,2024-02-28 18:42:10+00:00,,0,Tylerd1208022/387Final,764806981,SystemVerilog,387Final,10412,0,2024-03-06 17:59:58+00:00,[],None
709,https://github.com/SamuelJoly23/3311.git,2024-02-09 21:24:32+00:00,tp2,0,SamuelJoly23/3311,755309097,SystemVerilog,3311,20465,0,2024-02-15 18:50:30+00:00,[],None
710,https://github.com/shivaprasadbalne/PRE_SI.git,2024-01-30 17:55:06+00:00,,0,shivaprasadbalne/PRE_SI,750471817,SystemVerilog,PRE_SI,2227,0,2024-01-30 17:56:57+00:00,[],None
711,https://github.com/VeresDenisa/cluster-5-switch-sv-uvm-tb.git,2024-02-22 15:43:58+00:00,,0,VeresDenisa/cluster-5-switch-sv-uvm-tb,761845479,SystemVerilog,cluster-5-switch-sv-uvm-tb,10320,0,2024-02-23 14:14:32+00:00,[],None
712,https://github.com/DudesVult/SHA3.git,2024-02-21 19:03:49+00:00,SHA3 диплом,0,DudesVult/SHA3,761381040,SystemVerilog,SHA3,116,0,2024-03-11 14:53:05+00:00,[],None
713,https://github.com/SergiuWat/TSC.git,2024-02-19 06:17:38+00:00,,0,SergiuWat/TSC,759685095,SystemVerilog,TSC,7999,0,2024-03-04 07:45:28+00:00,[],None
714,https://github.com/yoon123seul/CAST_LAB2.git,2024-01-26 03:48:29+00:00,,0,yoon123seul/CAST_LAB2,748479047,SystemVerilog,CAST_LAB2,31,0,2024-01-26 03:51:05+00:00,[],None
715,https://github.com/Venkata2001/intern1.git,2024-01-28 17:31:01+00:00,,0,Venkata2001/intern1,749474179,SystemVerilog,intern1,8,0,2024-01-28 17:33:12+00:00,[],None
716,https://github.com/Aditishah-729/ECE-551-MazeRunner.git,2024-01-29 02:47:04+00:00,,0,Aditishah-729/ECE-551-MazeRunner,749607201,SystemVerilog,ECE-551-MazeRunner,143,0,2024-01-29 02:49:24+00:00,[],None
717,https://github.com/Ferdziu10/UEC-Stopwatch.git,2024-01-25 16:59:37+00:00,,0,Ferdziu10/UEC-Stopwatch,748287133,SystemVerilog,UEC-Stopwatch,61,0,2024-01-25 17:08:11+00:00,[],None
718,https://github.com/oleg1322/SystemVerilog-processor.git,2024-01-29 10:19:37+00:00,,0,oleg1322/SystemVerilog-processor,749750301,SystemVerilog,SystemVerilog-processor,2944,0,2024-01-29 10:52:44+00:00,[],None
719,https://github.com/hec-esweek/Cores-VeeR-EH1.git,2024-02-01 12:45:27+00:00,,0,hec-esweek/Cores-VeeR-EH1,751350986,SystemVerilog,Cores-VeeR-EH1,17261,0,2024-02-01 12:45:56+00:00,[],https://api.github.com/licenses/apache-2.0
720,https://github.com/vladb9715/afvip.git,2024-02-01 11:47:46+00:00,,0,vladb9715/afvip,751328910,SystemVerilog,afvip,61,0,2024-02-01 11:49:29+00:00,[],None
721,https://github.com/iworkfree/freeworld.git,2024-01-29 22:20:40+00:00,,0,iworkfree/freeworld,750051284,SystemVerilog,freeworld,23,0,2024-02-05 00:57:28+00:00,[],None
722,https://github.com/homerovz/coding-challenge-cvw-risc-v-mentroship.git,2024-02-06 20:23:11+00:00,This repo contains the files for the CORE-V Wally RISC-V Mentorship Application,0,homerovz/coding-challenge-cvw-risc-v-mentroship,753802310,SystemVerilog,coding-challenge-cvw-risc-v-mentroship,154,0,2024-02-06 20:25:35+00:00,[],None
723,https://github.com/MYarosLove/fpga_timer.git,2024-02-07 15:50:45+00:00,,0,MYarosLove/fpga_timer,754204434,SystemVerilog,fpga_timer,6140,0,2024-02-07 16:50:24+00:00,[],None
724,https://github.com/Justsomebody1234/Uart-Protocol-RTL.git,2024-02-08 15:02:38+00:00,8bit - UART protocol ,0,Justsomebody1234/Uart-Protocol-RTL,754678539,SystemVerilog,Uart-Protocol-RTL,3,0,2024-02-08 21:08:54+00:00,[],None
725,https://github.com/HarishGoupale/bb_ibex_project.git,2024-02-06 06:27:48+00:00,Ibex riscv,0,HarishGoupale/bb_ibex_project,753451117,,bb_ibex_project,1227,0,2024-02-09 13:19:06+00:00,[],None
726,https://github.com/Ans-Qasim123/Lab_DSD_2.git,2024-02-12 18:10:58+00:00,,0,Ans-Qasim123/Lab_DSD_2,756467636,SystemVerilog,Lab_DSD_2,54,0,2024-02-12 18:39:55+00:00,[],None
727,https://github.com/Shreyas-s-r/NoC-Router-Synchronous.git,2024-02-12 15:38:09+00:00,,0,Shreyas-s-r/NoC-Router-Synchronous,756398847,SystemVerilog,NoC-Router-Synchronous,47,0,2024-02-12 15:38:54+00:00,[],None
728,https://github.com/Matteo019/Progetto.SIS.git,2024-01-26 07:50:04+00:00,Matteo_Sadeep,0,Matteo019/Progetto.SIS,748539419,SystemVerilog,Progetto.SIS,3,0,2024-02-13 17:20:36+00:00,[],None
729,https://github.com/rubenvalenzuelay/cs141lab2new.git,2024-02-14 05:11:46+00:00,,0,rubenvalenzuelay/cs141lab2new,757248892,SystemVerilog,cs141lab2new,9,0,2024-02-14 05:22:04+00:00,[],None
730,https://github.com/dhanasekarp03/SR_latch.git,2024-02-14 06:50:27+00:00,,0,dhanasekarp03/SR_latch,757278218,SystemVerilog,SR_latch,9,0,2024-02-14 06:53:49+00:00,[],None
731,https://github.com/bhargav1236/uvm_reg_handson.git,2024-01-27 13:06:30+00:00,,0,bhargav1236/uvm_reg_handson,749054767,SystemVerilog,uvm_reg_handson,9,0,2024-02-01 14:45:12+00:00,[],None
732,https://github.com/abdullahrasheed126/dsd-lab.git,2024-02-12 17:56:05+00:00,,0,abdullahrasheed126/dsd-lab,756461272,SystemVerilog,dsd-lab,83,0,2024-02-12 20:31:57+00:00,[],None
733,https://github.com/aaayann/lab3.git,2024-02-19 19:35:10+00:00,,0,aaayann/lab3,760100810,SystemVerilog,lab3,494,0,2024-02-19 20:08:29+00:00,[],None
734,https://github.com/waleedkharal/DSD-labs.git,2024-02-01 11:04:11+00:00,for submitting my virlog projects to my teacher,0,waleedkharal/DSD-labs,751312356,SystemVerilog,DSD-labs,112,0,2024-02-04 17:51:22+00:00,[],None
735,https://github.com/AhmedibnaNaveed/Lab3.git,2024-02-20 07:52:45+00:00,,0,AhmedibnaNaveed/Lab3,760323774,SystemVerilog,Lab3,205,0,2024-02-20 07:58:14+00:00,[],None
736,https://github.com/griffinross2/Verilog-CPU-Testing.git,2024-02-17 04:54:04+00:00,Messing around making simple CPU in verilog,0,griffinross2/Verilog-CPU-Testing,758790600,SystemVerilog,Verilog-CPU-Testing,1192,0,2024-02-17 04:57:33+00:00,[],None
737,https://github.com/ejchao/ECE748.git,2024-02-19 04:49:50+00:00,Advanced Functional Verification with UVM,0,ejchao/ECE748,759659119,SystemVerilog,ECE748,25329,0,2024-02-19 04:56:47+00:00,[],None
738,https://github.com/Asadd1503/DSD_lab_3.git,2024-02-19 16:29:29+00:00,,0,Asadd1503/DSD_lab_3,759953986,SystemVerilog,DSD_lab_3,296,0,2024-02-19 16:44:28+00:00,[],None
739,https://github.com/DenizzG/RISC-V-CPU.git,2024-02-19 13:49:52+00:00,,0,DenizzG/RISC-V-CPU,759870328,SystemVerilog,RISC-V-CPU,18076,0,2024-02-19 13:57:38+00:00,[],None
740,https://github.com/SorrentinoPablo/FPGA_ADC_Project.git,2024-02-23 17:41:56+00:00,,0,SorrentinoPablo/FPGA_ADC_Project,762399008,SystemVerilog,FPGA_ADC_Project,146,0,2024-02-23 17:49:25+00:00,[],None
741,https://github.com/mahamdeh0/ALU_Verification.git,2024-02-23 19:04:15+00:00,,0,mahamdeh0/ALU_Verification,762429663,SystemVerilog,ALU_Verification,8,0,2024-02-23 19:05:32+00:00,[],None
742,https://github.com/parvathy10/systemverilog-interface.git,2024-02-19 18:03:40+00:00,,0,parvathy10/systemverilog-interface,760063928,SystemVerilog,systemverilog-interface,4,0,2024-02-22 10:30:46+00:00,[],None
743,https://github.com/mmizumoto1213/cse140-Components-and-Design-Techniques-for-Digital-Systems.git,2024-02-29 00:11:23+00:00,,0,mmizumoto1213/cse140-Components-and-Design-Techniques-for-Digital-Systems,764918664,SystemVerilog,cse140-Components-and-Design-Techniques-for-Digital-Systems,993,0,2024-02-29 00:14:23+00:00,[],None
744,https://github.com/Mekky7/fifo-verfication.git,2024-02-28 16:31:30+00:00,,0,Mekky7/fifo-verfication,764747977,SystemVerilog,fifo-verfication,889,0,2024-02-28 16:33:00+00:00,[],None
745,https://github.com/hess105/Verilog-Depot.git,2024-02-14 23:09:51+00:00,Collection of Verilog Code,0,hess105/Verilog-Depot,757759618,SystemVerilog,Verilog-Depot,162,0,2024-02-15 05:40:33+00:00,"['ice40hx8k', 'verilog']",None
746,https://github.com/Adarshthakur01/AXI4-stream-protocol.git,2024-02-16 08:44:07+00:00,UVM based - AXI4 stream Master and slave protocol,0,Adarshthakur01/AXI4-stream-protocol,758402881,SystemVerilog,AXI4-stream-protocol,25,0,2024-02-29 06:19:17+00:00,[],None
747,https://github.com/Susheelaaa/Verilog_codes.git,2024-03-05 17:32:02+00:00,,0,Susheelaaa/Verilog_codes,767665580,SystemVerilog,Verilog_codes,1,0,2024-03-05 17:50:48+00:00,[],None
748,https://github.com/sumanthmortha/module-3.git,2024-02-26 10:33:35+00:00,,0,sumanthmortha/module-3,763457978,SystemVerilog,module-3,9,0,2024-03-01 07:16:15+00:00,[],None
749,https://github.com/robotman2412/sapphire-gpu.git,2024-01-27 16:32:08+00:00,"Sapphire, an experimental GPU",0,robotman2412/sapphire-gpu,749119852,SystemVerilog,sapphire-gpu,101,0,2024-01-27 22:46:02+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
750,https://github.com/AdamGetBackToWork/Computer_Systems_Project.git,2024-03-02 11:14:45+00:00,,0,AdamGetBackToWork/Computer_Systems_Project,766109667,SystemVerilog,Computer_Systems_Project,1064,0,2024-03-02 11:16:09+00:00,[],None
751,https://github.com/venkatesh-mukkapati/Floating-Point-Multiplication-and-Verification-Using-SV-testbench.git,2024-02-29 21:37:56+00:00,,0,venkatesh-mukkapati/Floating-Point-Multiplication-and-Verification-Using-SV-testbench,765411309,SystemVerilog,Floating-Point-Multiplication-and-Verification-Using-SV-testbench,10,0,2024-02-29 21:44:45+00:00,[],https://api.github.com/licenses/apache-2.0
752,https://github.com/QamarRaja/lab-4.git,2024-03-04 19:29:18+00:00,my assingment#4,0,QamarRaja/lab-4,767144241,SystemVerilog,lab-4,417,0,2024-03-04 19:37:02+00:00,[],None
753,https://github.com/TayybaShafiq/Lab4.git,2024-03-04 17:14:18+00:00,,0,TayybaShafiq/Lab4,767084149,SystemVerilog,Lab4,56,0,2024-03-04 17:18:33+00:00,[],None
754,https://github.com/Aqib-Wazir101/mylab5.git,2024-03-04 17:53:52+00:00,,0,Aqib-Wazir101/mylab5,767102741,SystemVerilog,mylab5,1284,0,2024-03-04 17:56:40+00:00,[],None
755,https://github.com/HeracrossTheGreek/eek_gost_Marios_Karagiannis_02976.git,2024-02-28 09:07:11+00:00,"This is the repository of my implementation of the GOST 28147-89 block cipher, in System Verilog language, for the purposes of the ECE425 - Testing and Verification of Digital Circuits ",0,HeracrossTheGreek/eek_gost_Marios_Karagiannis_02976,764539484,SystemVerilog,eek_gost_Marios_Karagiannis_02976,4874,0,2024-03-03 13:21:02+00:00,[],None
756,https://github.com/HiagoMacedo/projeto-ULA.git,2024-03-04 20:27:42+00:00,,0,HiagoMacedo/projeto-ULA,767168208,SystemVerilog,projeto-ULA,11,0,2024-03-04 21:08:34+00:00,[],None
757,https://github.com/mkravch/fpga_lessons.git,2024-01-27 06:48:13+00:00,,0,mkravch/fpga_lessons,748960375,SystemVerilog,fpga_lessons,5,0,2024-01-27 06:48:43+00:00,[],None
758,https://github.com/j0106223/rv32i.git,2024-02-28 07:34:24+00:00,rv32i single cycle and 5-stage pipeline,0,j0106223/rv32i,764501917,SystemVerilog,rv32i,57,0,2024-03-17 17:52:58+00:00,[],None
759,https://github.com/HanaYuki399/Optimized_BF16.git,2024-01-30 12:11:04+00:00,,0,HanaYuki399/Optimized_BF16,750315347,SystemVerilog,Optimized_BF16,94,0,2024-02-07 11:24:42+00:00,[],None
760,https://github.com/suriyasaiyan/Multi-level-Cache-Design.git,2024-02-14 18:10:50+00:00,,0,suriyasaiyan/Multi-level-Cache-Design,757550400,SystemVerilog,Multi-level-Cache-Design,24,0,2024-03-09 21:12:14+00:00,[],None
761,https://github.com/scapekambing/mash-1-1-dac.git,2024-02-12 09:10:49+00:00,,0,scapekambing/mash-1-1-dac,756240294,SystemVerilog,mash-1-1-dac,79,0,2024-02-12 09:13:38+00:00,[],https://api.github.com/licenses/mit
762,https://github.com/shyeonn/Pipeline_CPU.git,2024-02-29 10:05:36+00:00,week3,0,shyeonn/Pipeline_CPU,765115250,SystemVerilog,Pipeline_CPU,53,0,2024-02-29 10:06:00+00:00,[],None
763,https://github.com/secureshellprotocol/ece251.git,2024-02-05 20:18:00+00:00,ECE251 Computer Architecture @ Cooper Union. Prof. Rob Marano,0,secureshellprotocol/ece251,753282291,SystemVerilog,ece251,42,0,2024-03-08 13:27:57+00:00,[],https://api.github.com/licenses/gpl-3.0
764,https://github.com/Shuregg/ialu-verification.git,2024-02-01 18:28:10+00:00,integer ALU verification example,0,Shuregg/ialu-verification,751502271,SystemVerilog,ialu-verification,44106,0,2024-03-30 19:49:13+00:00,"['alu', 'cpu', 'riscv', 'rtl', 'systemverilog', 'verification']",None
765,https://github.com/CarlosHuu/Digital_Circuits_and_Systems.git,2024-03-01 16:47:41+00:00,112 spring,0,CarlosHuu/Digital_Circuits_and_Systems,765806026,SystemVerilog,Digital_Circuits_and_Systems,9643,0,2024-03-26 06:04:29+00:00,[],None
766,https://github.com/bhavyareddygandeti/I2C-Based-Memory-Substem.git,2024-03-05 02:23:14+00:00,,0,bhavyareddygandeti/I2C-Based-Memory-Substem,767282400,SystemVerilog,I2C-Based-Memory-Substem,7,0,2024-04-10 06:31:57+00:00,[],None
767,https://github.com/bhavyareddygandeti/ASYNCHRONOUS-FIFO.git,2024-03-05 01:07:17+00:00,,0,bhavyareddygandeti/ASYNCHRONOUS-FIFO,767259452,SystemVerilog,ASYNCHRONOUS-FIFO,14,0,2024-04-10 06:31:23+00:00,[],None
768,https://github.com/jusanchez6/Digitales_2.git,2024-02-15 22:32:42+00:00,,1,jusanchez6/Digitales_2,758240316,SystemVerilog,Digitales_2,872,0,2024-02-15 22:36:42+00:00,[],None
769,https://github.com/nickorlow/yayacemu.git,2024-01-31 01:55:06+00:00,Yet another yet another Chip-8 emulator - An interpreter for Chip-8 bytecode writen in SystemVerilog,0,nickorlow/yayacemu,750626559,SystemVerilog,yayacemu,202822,0,2024-02-01 03:05:05+00:00,[],None
770,https://github.com/mole99/tt06-tiny-shader.git,2024-02-17 17:49:52+00:00,,0,mole99/tt06-tiny-shader,759004998,SystemVerilog,tt06-tiny-shader,155,0,2024-04-13 14:53:07+00:00,[],https://api.github.com/licenses/apache-2.0
771,https://github.com/Vishal2020Raja/KSAdder.git,2024-01-30 11:58:04+00:00,,0,Vishal2020Raja/KSAdder,750310175,SystemVerilog,KSAdder,47,0,2024-01-31 20:43:13+00:00,[],None
772,https://github.com/ogoldste/OpenTitan.git,2024-02-04 10:28:54+00:00,,0,ogoldste/OpenTitan,752601381,SystemVerilog,OpenTitan,82872,0,2024-02-04 13:15:36+00:00,[],https://api.github.com/licenses/apache-2.0
773,https://github.com/rgantonio/vsim-template.git,2024-02-06 07:50:40+00:00,This is a template for questa sim users. It contains a very simple organization of files.,0,rgantonio/vsim-template,753479170,SystemVerilog,vsim-template,5,0,2024-02-06 08:33:38+00:00,[],https://api.github.com/licenses/unlicense
774,https://github.com/kanade-k-1228/vmods.git,2024-02-07 04:32:02+00:00,Verilog Modules,0,kanade-k-1228/vmods,753940419,SystemVerilog,vmods,3,0,2024-02-07 06:27:41+00:00,[],None
775,https://github.com/mkkassem/tt-fpga-hdl-demo.git,2024-02-07 16:43:21+00:00,,0,mkkassem/tt-fpga-hdl-demo,754228894,SystemVerilog,tt-fpga-hdl-demo,10,0,2024-02-07 16:43:27+00:00,[],https://api.github.com/licenses/apache-2.0
776,https://github.com/sudohdl/uvm_1.2.git,2024-01-28 10:53:30+00:00,,0,sudohdl/uvm_1.2,749357724,SystemVerilog,uvm_1.2,8230,0,2024-01-28 11:03:15+00:00,[],https://api.github.com/licenses/apache-2.0
777,https://github.com/Venkata2001/master.git,2024-01-30 15:42:33+00:00,,0,Venkata2001/master,750410703,SystemVerilog,master,7,0,2024-01-30 15:44:58+00:00,[],None
778,https://github.com/CepbluKot/fpga_labs.git,2024-01-25 22:20:22+00:00,,0,CepbluKot/fpga_labs,748402220,SystemVerilog,fpga_labs,7,0,2024-01-26 09:56:06+00:00,[],None
779,https://github.com/sushanTamu/lab-10-sushanTamu.git,2024-02-01 01:22:12+00:00,,0,sushanTamu/lab-10-sushanTamu,751126211,SystemVerilog,lab-10-sushanTamu,14958,0,2024-02-01 01:22:41+00:00,[],None
780,https://github.com/sushanTamu/lab-6-sushanTamu.git,2024-02-01 01:24:22+00:00,,0,sushanTamu/lab-6-sushanTamu,751126744,SystemVerilog,lab-6-sushanTamu,7867,0,2024-02-01 01:24:44+00:00,[],None
781,https://github.com/Nisitha529/UVM_AXI_Verification_Project.git,2024-02-01 07:00:27+00:00,,0,Nisitha529/UVM_AXI_Verification_Project,751219783,SystemVerilog,UVM_AXI_Verification_Project,8,0,2024-02-01 07:09:07+00:00,[],None
782,https://github.com/srikala-reddi/d_ram.git,2024-02-15 05:12:55+00:00,,0,srikala-reddi/d_ram,757843313,SystemVerilog,d_ram,21,0,2024-02-15 05:14:59+00:00,[],None
783,https://github.com/ajay-walia/32-bit-RISC-V-Processor-Verilog.git,2024-02-15 11:05:50+00:00,32-bit RISC-V Processor Verilog,0,ajay-walia/32-bit-RISC-V-Processor-Verilog,757967811,SystemVerilog,32-bit-RISC-V-Processor-Verilog,27,0,2024-02-15 11:15:02+00:00,[],None
784,https://github.com/hemanth-VP/DRAM_uvm.git,2024-02-15 10:05:35+00:00,,0,hemanth-VP/DRAM_uvm,757944403,SystemVerilog,DRAM_uvm,7,0,2024-02-15 10:07:05+00:00,[],None
785,https://github.com/KrystalDelusion/sby-bigexample.git,2024-02-12 16:08:53+00:00,,1,KrystalDelusion/sby-bigexample,756413486,SystemVerilog,sby-bigexample,23,0,2024-02-12 16:10:12+00:00,[],None
786,https://github.com/Sproropo/Simplified-RC4-SV.git,2024-02-16 15:00:54+00:00,"This project implements a hardware module for a simplified version of the RC4 stream cipher, designed for encrypting plaintext.",0,Sproropo/Simplified-RC4-SV,758548353,SystemVerilog,Simplified-RC4-SV,6,0,2024-02-16 15:02:09+00:00,[],None
787,https://github.com/akshay7895/Assertions.git,2024-02-19 16:49:40+00:00,,0,akshay7895/Assertions,760024432,SystemVerilog,Assertions,1,0,2024-02-19 16:55:47+00:00,[],None
788,https://github.com/segevbr/EEELab1A_Project.git,2024-02-20 18:16:18+00:00,,0,segevbr/EEELab1A_Project,760673895,SystemVerilog,EEELab1A_Project,22326,0,2024-02-20 18:44:07+00:00,[],None
789,https://github.com/BASAVA868/DESIGN.git,2024-02-23 12:33:40+00:00,,0,BASAVA868/DESIGN,762269231,SystemVerilog,DESIGN,0,0,2024-02-23 13:33:51+00:00,[],None
790,https://github.com/2022-EE-183/DSD_L.git,2024-02-19 18:58:24+00:00,,0,2022-EE-183/DSD_L,760086274,SystemVerilog,DSD_L,1032,0,2024-02-19 19:07:36+00:00,[],None
791,https://github.com/Nikolai489/tests.git,2024-02-27 03:23:38+00:00,,0,Nikolai489/tests,763858059,SystemVerilog,tests,75512,0,2024-03-08 07:13:48+00:00,[],None
792,https://github.com/newfrogg/lstm_accel.git,2024-02-21 08:10:59+00:00,,0,newfrogg/lstm_accel,761089242,SystemVerilog,lstm_accel,65236,0,2024-03-05 08:58:32+00:00,[],None
793,https://github.com/liamherlihy/rtl.git,2024-02-02 10:51:16+00:00,rtl-source-code,0,liamherlihy/rtl,751796332,SystemVerilog,rtl,25,0,2024-02-02 10:53:55+00:00,[],None
794,https://github.com/SoftGoat/Digital-systems.git,2024-02-28 19:38:35+00:00,,0,SoftGoat/Digital-systems,764830254,SystemVerilog,Digital-systems,255,0,2024-02-28 19:38:56+00:00,[],None
795,https://github.com/yoonbenjamin/CIS-4710.git,2024-01-29 15:46:44+00:00,,0,yoonbenjamin/CIS-4710,749889466,SystemVerilog,CIS-4710,3973,0,2024-03-19 02:32:48+00:00,[],https://api.github.com/licenses/mit
796,https://github.com/javierespinoza09/RAL_Test.git,2024-02-24 19:21:27+00:00,,0,javierespinoza09/RAL_Test,762818596,SystemVerilog,RAL_Test,70,0,2024-02-25 00:14:17+00:00,[],None
797,https://github.com/aditya-charan/practice.git,2024-02-26 09:55:18+00:00,,0,aditya-charan/practice,763441658,SystemVerilog,practice,1,0,2024-02-26 10:56:07+00:00,[],None
798,https://github.com/KarthikReddy1911/Assignment.git,2024-02-26 11:23:53+00:00,,1,KarthikReddy1911/Assignment,763478759,SystemVerilog,Assignment,34,0,2024-02-26 17:41:40+00:00,[],None
799,https://github.com/KaiRoy/risc-v-sv-project.git,2024-01-27 21:00:29+00:00,,0,KaiRoy/risc-v-sv-project,749194257,SystemVerilog,risc-v-sv-project,177,0,2024-02-27 23:50:42+00:00,[],None
800,https://github.com/Shiofi/TALLER-DIGITALES-2024.git,2024-02-08 19:37:02+00:00,,0,Shiofi/TALLER-DIGITALES-2024,754798876,SystemVerilog,TALLER-DIGITALES-2024,333,0,2024-02-17 03:13:57+00:00,[],None
801,https://github.com/hafizmuhammadahmad01/dsdlab4.git,2024-03-04 17:58:44+00:00,,0,hafizmuhammadahmad01/dsdlab4,767105046,SystemVerilog,dsdlab4,641,0,2024-03-04 18:01:30+00:00,[],None
802,https://github.com/enieman/tt06-verilog-template.git,2024-02-07 16:38:43+00:00,,0,enieman/tt06-verilog-template,754226794,SystemVerilog,tt06-verilog-template,111,0,2024-02-20 20:36:40+00:00,[],https://api.github.com/licenses/apache-2.0
803,https://github.com/gabejessil/tt-fpga-hdl-demo.git,2024-03-04 19:41:33+00:00,,0,gabejessil/tt-fpga-hdl-demo,767149350,SystemVerilog,tt-fpga-hdl-demo,382,0,2024-03-04 19:41:40+00:00,[],https://api.github.com/licenses/apache-2.0
804,https://github.com/CHEN-Xinsheng/cod23-grp19.git,2024-03-04 14:16:54+00:00,"A 32-bit 7-stage RISC-V pipeline CPU with traps, virtual memory, S privilege mode, cache, branch prediction and TLB. Supports VGA, flash and uCore (a simple OS). Course project of ""Computer Organization and Design"" (2023), Tsinghua University.",0,CHEN-Xinsheng/cod23-grp19,766996403,SystemVerilog,cod23-grp19,9082,0,2024-03-10 08:29:38+00:00,[],None
805,https://github.com/CarsonKring/Lab2.git,2024-02-26 02:48:30+00:00,,0,CarsonKring/Lab2,763297977,SystemVerilog,Lab2,24330,0,2024-02-26 02:48:38+00:00,[],https://api.github.com/licenses/mit
806,https://github.com/xver/icecream_sv.git,2024-02-24 13:47:14+00:00,IceCream for SystemVerilog:  Never use $display and `uvm_info to debug SystemVerilog again.,0,xver/icecream_sv,762715377,SystemVerilog,icecream_sv,198,0,2024-03-10 22:28:40+00:00,"['debug', 'debugging-tools', 'icecream', 'systemverilog', 'systemverilog-simulation', 'systemverilog-test-bench', 'debugging', 'systemverilog-developer', 'systemverilog-hdl', 'verilog-hdl']",
807,https://github.com/DashLHall/Dashiell-Hall-Professional.git,2024-01-26 22:20:21+00:00,,0,DashLHall/Dashiell-Hall-Professional,748858094,SystemVerilog,Dashiell-Hall-Professional,45,0,2024-04-02 20:42:34+00:00,[],None
808,https://github.com/Mihaidono/TSC.git,2024-02-19 06:16:56+00:00,,0,Mihaidono/TSC,759684854,SystemVerilog,TSC,17,0,2024-03-04 07:57:15+00:00,[],None
809,https://github.com/hant225/UVM.git,2024-01-29 09:01:17+00:00,,0,hant225/UVM,749718871,SystemVerilog,UVM,19498,0,2024-02-28 15:40:04+00:00,[],None
810,https://github.com/10nutz/TSC.git,2024-02-21 06:29:11+00:00,,0,10nutz/TSC,761051254,SystemVerilog,TSC,8127,0,2024-02-28 07:48:07+00:00,[],None
811,https://github.com/marius021/TSC.git,2024-02-21 06:35:56+00:00,,0,marius021/TSC,761053645,SystemVerilog,TSC,8364,0,2024-02-28 07:49:34+00:00,[],None
