
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.sRg8NB
# read_xdc /tmp/tmp.r5Hbxy/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.r5Hbxy/src/arp_rx.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/udp_rx.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/ether.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/top_level.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/firewall.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/divider.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/crc32.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/cksum.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/ethernet_rx.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/ip_rx.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/ethertype.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/bland_cksum.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/framebuffer.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/bitorder.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/network_rx.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/network_stack.sv
# read_verilog -sv /tmp/tmp.r5Hbxy/src/transport_rx.sv
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 236207
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/udp_rx.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/udp_rx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/udp_rx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/udp_rx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ether.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ether.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ether.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ether.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ether.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/firewall.sv:13]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/firewall.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/firewall.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/firewall.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/firewall.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ip_rx.sv:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethertype' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ethertype.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethertype' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/ethertype.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bland_cksum' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/bland_cksum.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bitorder' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/bitorder.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bitorder' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/bitorder.sv:15]
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [/tmp/tmp.r5Hbxy/src/network_rx.sv:53]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.r5Hbxy/src/network_stack.sv:14]
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [/tmp/tmp.r5Hbxy/src/transport_rx.sv:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2606.020 ; gain = 0.000 ; free physical = 1827 ; free virtual = 6882
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.r5Hbxy/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.r5Hbxy/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.r5Hbxy/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'network_stack' [/tmp/tmp.r5Hbxy/src/network_stack.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ethernet_rx' [/tmp/tmp.r5Hbxy/src/ethernet_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.r5Hbxy/src/ether.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.r5Hbxy/src/ether.sv:5]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.r5Hbxy/src/bitorder.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.r5Hbxy/src/bitorder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.r5Hbxy/src/firewall.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.r5Hbxy/src/firewall.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ethertype' [/tmp/tmp.r5Hbxy/src/ethertype.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ethertype' (0#1) [/tmp/tmp.r5Hbxy/src/ethertype.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.r5Hbxy/src/cksum.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.r5Hbxy/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.r5Hbxy/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.r5Hbxy/src/cksum.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_rx' (0#1) [/tmp/tmp.r5Hbxy/src/ethernet_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_rx' [/tmp/tmp.r5Hbxy/src/network_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'internet_protocol_rx' [/tmp/tmp.r5Hbxy/src/ip_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bland_cksum' [/tmp/tmp.r5Hbxy/src/bland_cksum.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bland_cksum' (0#1) [/tmp/tmp.r5Hbxy/src/bland_cksum.sv:5]
WARNING: [Synth 8-7071] port 'init_valid' of module 'bland_cksum' is unconnected for instance 'ip_sum' [/tmp/tmp.r5Hbxy/src/ip_rx.sv:43]
WARNING: [Synth 8-7071] port 'init_data' of module 'bland_cksum' is unconnected for instance 'ip_sum' [/tmp/tmp.r5Hbxy/src/ip_rx.sv:43]
WARNING: [Synth 8-7023] instance 'ip_sum' of module 'bland_cksum' has 8 connections declared, but only 6 given [/tmp/tmp.r5Hbxy/src/ip_rx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'internet_protocol_rx' (0#1) [/tmp/tmp.r5Hbxy/src/ip_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [/tmp/tmp.r5Hbxy/src/arp_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [/tmp/tmp.r5Hbxy/src/arp_rx.sv:5]
WARNING: [Synth 8-7071] port 'axiod' of module 'arp_rx' is unconnected for instance 'arp_mod' [/tmp/tmp.r5Hbxy/src/network_rx.sv:45]
WARNING: [Synth 8-7023] instance 'arp_mod' of module 'arp_rx' has 6 connections declared, but only 5 given [/tmp/tmp.r5Hbxy/src/network_rx.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'network_rx' (0#1) [/tmp/tmp.r5Hbxy/src/network_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'transport_rx' [/tmp/tmp.r5Hbxy/src/transport_rx.sv:6]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [/tmp/tmp.r5Hbxy/src/udp_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [/tmp/tmp.r5Hbxy/src/udp_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'transport_rx' (0#1) [/tmp/tmp.r5Hbxy/src/transport_rx.sv:6]
WARNING: [Synth 8-689] width (32) of port connection 'packet_length_in' does not match port width (16) of module 'transport_rx' [/tmp/tmp.r5Hbxy/src/network_stack.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'network_stack' (0#1) [/tmp/tmp.r5Hbxy/src/network_stack.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.r5Hbxy/src/top_level.sv:4]
WARNING: [Synth 8-87] always_comb on 'axiod_reg' did not result in combinational logic [/tmp/tmp.r5Hbxy/src/ethertype.sv:24]
WARNING: [Synth 8-87] always_comb on 'axiov_reg' did not result in combinational logic [/tmp/tmp.r5Hbxy/src/ethertype.sv:25]
WARNING: [Synth 8-3848] Net eth_txen in module/entity network_stack does not have driver. [/tmp/tmp.r5Hbxy/src/network_stack.sv:10]
WARNING: [Synth 8-3848] Net eth_txd in module/entity network_stack does not have driver. [/tmp/tmp.r5Hbxy/src/network_stack.sv:11]
WARNING: [Synth 8-7129] Port eth_txen in module network_stack is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[1] in module network_stack is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[0] in module network_stack is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.020 ; gain = 0.000 ; free physical = 2922 ; free virtual = 7978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.020 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.020 ; gain = 0.000 ; free physical = 2925 ; free virtual = 7980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2606.020 ; gain = 0.000 ; free physical = 2916 ; free virtual = 7972
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.r5Hbxy/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.r5Hbxy/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.r5Hbxy/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.039 ; gain = 0.000 ; free physical = 2833 ; free virtual = 7888
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2670.039 ; gain = 0.000 ; free physical = 2833 ; free virtual = 7888
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2903 ; free virtual = 7958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2903 ; free virtual = 7958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2903 ; free virtual = 7958
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ether'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WAITING |                               00 |                               00
                   INTRO |                               01 |                               01
           FALSE_CARRIER |                               10 |                               11
                 CONTENT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ether'
WARNING: [Synth 8-327] inferring latch for variable 'axiov_reg' [/tmp/tmp.r5Hbxy/src/ethertype.sv:25]
WARNING: [Synth 8-327] inferring latch for variable 'axiod_reg' [/tmp/tmp.r5Hbxy/src/ethertype.sv:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2894 ; free virtual = 7950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 5     
	   4 Input   17 Bit       Adders := 2     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 6     
	  11 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 28    
	   3 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 39    
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port eth_txen in module network_stack is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[1] in module network_stack is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[0] in module network_stack is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2875 ; free virtual = 7937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2758 ; free virtual = 7820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2753 ; free virtual = 7814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \da_net/network_in/arp_mod  of module arp_rx having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    12|
|3     |LUT1       |     6|
|4     |LUT2       |    30|
|5     |LUT3       |    33|
|6     |LUT4       |    32|
|7     |LUT5       |    34|
|8     |LUT6       |   153|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |   126|
|11    |FDSE       |     1|
|12    |LD         |     1|
|13    |LDP        |     1|
|14    |IBUF       |     5|
|15    |OBUF       |     2|
|16    |OBUFT      |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2752 ; free virtual = 7813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2670.039 ; gain = 0.000 ; free physical = 2804 ; free virtual = 7866
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2670.039 ; gain = 64.020 ; free physical = 2804 ; free virtual = 7866
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.039 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7861
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.r5Hbxy/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.r5Hbxy/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.039 ; gain = 0.000 ; free physical = 2826 ; free virtual = 7888
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instance 
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: 3ea2dd65
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2670.039 ; gain = 64.031 ; free physical = 3042 ; free virtual = 8103
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2734.070 ; gain = 64.031 ; free physical = 3039 ; free virtual = 8101

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1672f4fcc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.945 ; gain = 15.875 ; free physical = 2743 ; free virtual = 7805

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a0420325

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2965.883 ; gain = 0.000 ; free physical = 2526 ; free virtual = 7587
INFO: [Opt 31-389] Phase Retarget created 35 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 211f1cf54

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2965.883 ; gain = 0.000 ; free physical = 2526 ; free virtual = 7587
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 23 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 29c2105e0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2965.883 ; gain = 0.000 ; free physical = 2526 ; free virtual = 7587
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 432 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 29c2105e0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2997.898 ; gain = 32.016 ; free physical = 2525 ; free virtual = 7587
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 29c2105e0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2997.898 ; gain = 32.016 ; free physical = 2525 ; free virtual = 7587
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 29c2105e0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2997.898 ; gain = 32.016 ; free physical = 2525 ; free virtual = 7587
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              35  |              37  |                                              1  |
|  Constant propagation         |              19  |              23  |                                              0  |
|  Sweep                        |               0  |             432  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2997.898 ; gain = 0.000 ; free physical = 2525 ; free virtual = 7587
Ending Logic Optimization Task | Checksum: 1d943504c

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2997.898 ; gain = 32.016 ; free physical = 2525 ; free virtual = 7587

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d943504c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2997.898 ; gain = 0.000 ; free physical = 2725 ; free virtual = 7786

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d943504c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2997.898 ; gain = 0.000 ; free physical = 2725 ; free virtual = 7786

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2997.898 ; gain = 0.000 ; free physical = 2725 ; free virtual = 7786
Ending Netlist Obfuscation Task | Checksum: 1d943504c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2997.898 ; gain = 0.000 ; free physical = 2725 ; free virtual = 7786
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2713 ; free virtual = 7774
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 191a5a630

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2713 ; free virtual = 7774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2713 ; free virtual = 7774

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 162570b99

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7782

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f9b9a8a7

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2724 ; free virtual = 7785

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f9b9a8a7

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2724 ; free virtual = 7785
Phase 1 Placer Initialization | Checksum: 1f9b9a8a7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2724 ; free virtual = 7785

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f9b9a8a7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2723 ; free virtual = 7784

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f9b9a8a7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2723 ; free virtual = 7784

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f9b9a8a7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2723 ; free virtual = 7784

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 2391f1d6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7759
Phase 2 Global Placement | Checksum: 2391f1d6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7759

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2391f1d6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7759

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24af70682

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7759

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f955d99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7759

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f955d99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7759

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 171a6dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2693 ; free virtual = 7755

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 171a6dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2693 ; free virtual = 7755

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 171a6dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2693 ; free virtual = 7755
Phase 3 Detail Placement | Checksum: 171a6dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2693 ; free virtual = 7755

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 171a6dcfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2694 ; free virtual = 7755

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 171a6dcfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 171a6dcfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757
Phase 4.3 Placer Reporting | Checksum: 171a6dcfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 171a6dcfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757
Ending Placer Task | Checksum: 1021455cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7757
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 25c86f59 ConstDB: 0 ShapeSum: dc4be673 RouteDB: 0
Post Restoration Checksum: NetGraph: 483e0eaf NumContArr: acd973ae Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f517825d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2587 ; free virtual = 7649

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f517825d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2553 ; free virtual = 7615

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f517825d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2553 ; free virtual = 7615
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 177c8fff6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2543 ; free virtual = 7605

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 177c8fff6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2545 ; free virtual = 7607

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 177c8fff6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2545 ; free virtual = 7607
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606
Phase 4 Rip-up And Reroute | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606
Phase 5 Delay and Skew Optimization | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606
Phase 6.1 Hold Fix Iter | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606
Phase 6 Post Hold Fix | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00208905 %
  Global Horizontal Routing Utilization  = 0.00369423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2544 ; free virtual = 7606

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cc331e82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2542 ; free virtual = 7604

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fbbb1d28

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2542 ; free virtual = 7604

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: fbbb1d28

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2542 ; free virtual = 7604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2586 ; free virtual = 7647

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3029.914 ; gain = 0.000 ; free physical = 2586 ; free virtual = 7647
# write_bitstream -force /tmp/tmp.r5Hbxy/obj/out.bit
Command: write_bitstream -force /tmp/tmp.r5Hbxy/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.r5Hbxy/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.445 ; gain = 224.531 ; free physical = 2549 ; free virtual = 7614
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 22:25:03 2022...
