{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567970765847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567970765848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 16:26:05 2019 " "Processing started: Sun Sep 08 16:26:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567970765848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567970765848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traditionalSystem_RNStoBin -c traditionalSystem_RNStoBin " "Command: quartus_map --read_settings_files=on --write_settings_files=off traditionalSystem_RNStoBin -c traditionalSystem_RNStoBin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567970765848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567970766225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766670 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567970766670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567970766673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567970766676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766678 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567970766678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766681 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567970766681 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "traditionalSystem_RNStoBin_mod.vhd " "Can't analyze file -- file traditionalSystem_RNStoBin_mod.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1567970766686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "traditionalsystem_rnstobin.vhd 2 1 " "Using design file traditionalsystem_rnstobin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalsystem_rnstobin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/traditionalsystem_rnstobin.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766732 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalsystem_rnstobin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/traditionalsystem_rnstobin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567970766732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1567970766732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traditionalSystem_RNStoBin " "Elaborating entity \"traditionalSystem_RNStoBin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567970766735 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "notSW traditionalsystem_rnstobin.vhd(56) " "VHDL Signal Declaration warning at traditionalsystem_rnstobin.vhd(56): used implicit default value for signal \"notSW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalsystem_rnstobin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/traditionalsystem_rnstobin.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567970766912 "|traditionalSystem_RNStoBin"}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "16 15 downto 0 traditionalsystem_rnstobin.vhd(69) " "VHDL error at traditionalsystem_rnstobin.vhd(69): left bound (16) of slice must belong to range (15 downto 0) of corresponding object" {  } { { "traditionalsystem_rnstobin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/traditionalsystem_rnstobin.vhd" 69 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Quartus II" 0 -1 1567970766914 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"&\" traditionalsystem_rnstobin.vhd(69) " "VHDL Operator error at traditionalsystem_rnstobin.vhd(69): failed to evaluate call to operator \"\"&\"\"" {  } { { "traditionalsystem_rnstobin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB1b/LAB1b/traditionalsystem_rnstobin.vhd" 69 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567970766914 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1567970766915 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567970767084 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 08 16:26:07 2019 " "Processing ended: Sun Sep 08 16:26:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567970767084 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567970767084 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567970767084 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567970767084 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567970767658 ""}
