`timescale 1ns / 1ps


module Q2_Testbench();
reg  [1:0] en;
wire [11:0] out;
wire [3:0] anode;

RQ3 Report5_DUT (en, out, anode);

initial begin

en = 2'b00;

#100 
en = 2'b00;
#100
en = 2'b01;
#100
en = 2'b10;
#100
en = 2'b11;
end 


endmodule
