// Seed: 4155297408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wand id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_15;
  wire  id_16;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd38,
    parameter id_4 = 32'd51,
    parameter id_7 = 32'd76
) (
    output supply1 id_0,
    input tri id_1,
    input wand id_2,
    input wor _id_3,
    output tri1 _id_4,
    output wire id_5,
    input tri0 id_6,
    output supply0 _id_7
);
  logic [id_3 : id_7] id_9[-1  -  id_4 : 1];
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
