;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_2_ADC_SAR */
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_2_Bypass */
ADC_SAR_2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_2_Bypass__0__MASK EQU 0x04
ADC_SAR_2_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_2_Bypass__0__PORT EQU 0
ADC_SAR_2_Bypass__0__SHIFT EQU 2
ADC_SAR_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_Bypass__MASK EQU 0x04
ADC_SAR_2_Bypass__PORT EQU 0
ADC_SAR_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_2_Bypass__SHIFT EQU 2
ADC_SAR_2_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__INDEX EQU 0x00
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x01

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Pin_0_0_Slider */
Pin_0_0_Slider__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_0_0_Slider__0__MASK EQU 0x01
Pin_0_0_Slider__0__PC EQU CYREG_PRT0_PC0
Pin_0_0_Slider__0__PORT EQU 0
Pin_0_0_Slider__0__SHIFT EQU 0
Pin_0_0_Slider__AG EQU CYREG_PRT0_AG
Pin_0_0_Slider__AMUX EQU CYREG_PRT0_AMUX
Pin_0_0_Slider__BIE EQU CYREG_PRT0_BIE
Pin_0_0_Slider__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_0_0_Slider__BYP EQU CYREG_PRT0_BYP
Pin_0_0_Slider__CTL EQU CYREG_PRT0_CTL
Pin_0_0_Slider__DM0 EQU CYREG_PRT0_DM0
Pin_0_0_Slider__DM1 EQU CYREG_PRT0_DM1
Pin_0_0_Slider__DM2 EQU CYREG_PRT0_DM2
Pin_0_0_Slider__DR EQU CYREG_PRT0_DR
Pin_0_0_Slider__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_0_0_Slider__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_0_0_Slider__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_0_0_Slider__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_0_0_Slider__MASK EQU 0x01
Pin_0_0_Slider__PORT EQU 0
Pin_0_0_Slider__PRT EQU CYREG_PRT0_PRT
Pin_0_0_Slider__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_0_0_Slider__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_0_0_Slider__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_0_0_Slider__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_0_0_Slider__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_0_0_Slider__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_0_0_Slider__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_0_0_Slider__PS EQU CYREG_PRT0_PS
Pin_0_0_Slider__SHIFT EQU 0
Pin_0_0_Slider__SLW EQU CYREG_PRT0_SLW

/* Pin_0_1_y */
Pin_0_1_y__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_0_1_y__0__MASK EQU 0x02
Pin_0_1_y__0__PC EQU CYREG_PRT0_PC1
Pin_0_1_y__0__PORT EQU 0
Pin_0_1_y__0__SHIFT EQU 1
Pin_0_1_y__AG EQU CYREG_PRT0_AG
Pin_0_1_y__AMUX EQU CYREG_PRT0_AMUX
Pin_0_1_y__BIE EQU CYREG_PRT0_BIE
Pin_0_1_y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_0_1_y__BYP EQU CYREG_PRT0_BYP
Pin_0_1_y__CTL EQU CYREG_PRT0_CTL
Pin_0_1_y__DM0 EQU CYREG_PRT0_DM0
Pin_0_1_y__DM1 EQU CYREG_PRT0_DM1
Pin_0_1_y__DM2 EQU CYREG_PRT0_DM2
Pin_0_1_y__DR EQU CYREG_PRT0_DR
Pin_0_1_y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_0_1_y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_0_1_y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_0_1_y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_0_1_y__MASK EQU 0x02
Pin_0_1_y__PORT EQU 0
Pin_0_1_y__PRT EQU CYREG_PRT0_PRT
Pin_0_1_y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_0_1_y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_0_1_y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_0_1_y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_0_1_y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_0_1_y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_0_1_y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_0_1_y__PS EQU CYREG_PRT0_PS
Pin_0_1_y__SHIFT EQU 1
Pin_0_1_y__SLW EQU CYREG_PRT0_SLW

/* Pin_0_3_Yellow */
Pin_0_3_Yellow__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_0_3_Yellow__0__MASK EQU 0x08
Pin_0_3_Yellow__0__PC EQU CYREG_PRT0_PC3
Pin_0_3_Yellow__0__PORT EQU 0
Pin_0_3_Yellow__0__SHIFT EQU 3
Pin_0_3_Yellow__AG EQU CYREG_PRT0_AG
Pin_0_3_Yellow__AMUX EQU CYREG_PRT0_AMUX
Pin_0_3_Yellow__BIE EQU CYREG_PRT0_BIE
Pin_0_3_Yellow__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_0_3_Yellow__BYP EQU CYREG_PRT0_BYP
Pin_0_3_Yellow__CTL EQU CYREG_PRT0_CTL
Pin_0_3_Yellow__DM0 EQU CYREG_PRT0_DM0
Pin_0_3_Yellow__DM1 EQU CYREG_PRT0_DM1
Pin_0_3_Yellow__DM2 EQU CYREG_PRT0_DM2
Pin_0_3_Yellow__DR EQU CYREG_PRT0_DR
Pin_0_3_Yellow__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_0_3_Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_0_3_Yellow__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_0_3_Yellow__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_0_3_Yellow__MASK EQU 0x08
Pin_0_3_Yellow__PORT EQU 0
Pin_0_3_Yellow__PRT EQU CYREG_PRT0_PRT
Pin_0_3_Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_0_3_Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_0_3_Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_0_3_Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_0_3_Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_0_3_Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_0_3_Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_0_3_Yellow__PS EQU CYREG_PRT0_PS
Pin_0_3_Yellow__SHIFT EQU 3
Pin_0_3_Yellow__SLW EQU CYREG_PRT0_SLW

/* Pin_0_5_Pink */
Pin_0_5_Pink__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_0_5_Pink__0__MASK EQU 0x20
Pin_0_5_Pink__0__PC EQU CYREG_PRT0_PC5
Pin_0_5_Pink__0__PORT EQU 0
Pin_0_5_Pink__0__SHIFT EQU 5
Pin_0_5_Pink__AG EQU CYREG_PRT0_AG
Pin_0_5_Pink__AMUX EQU CYREG_PRT0_AMUX
Pin_0_5_Pink__BIE EQU CYREG_PRT0_BIE
Pin_0_5_Pink__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_0_5_Pink__BYP EQU CYREG_PRT0_BYP
Pin_0_5_Pink__CTL EQU CYREG_PRT0_CTL
Pin_0_5_Pink__DM0 EQU CYREG_PRT0_DM0
Pin_0_5_Pink__DM1 EQU CYREG_PRT0_DM1
Pin_0_5_Pink__DM2 EQU CYREG_PRT0_DM2
Pin_0_5_Pink__DR EQU CYREG_PRT0_DR
Pin_0_5_Pink__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_0_5_Pink__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_0_5_Pink__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_0_5_Pink__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_0_5_Pink__MASK EQU 0x20
Pin_0_5_Pink__PORT EQU 0
Pin_0_5_Pink__PRT EQU CYREG_PRT0_PRT
Pin_0_5_Pink__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_0_5_Pink__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_0_5_Pink__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_0_5_Pink__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_0_5_Pink__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_0_5_Pink__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_0_5_Pink__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_0_5_Pink__PS EQU CYREG_PRT0_PS
Pin_0_5_Pink__SHIFT EQU 5
Pin_0_5_Pink__SLW EQU CYREG_PRT0_SLW

/* Pin_12_4_LDRTop */
Pin_12_4_LDRTop__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_12_4_LDRTop__0__MASK EQU 0x10
Pin_12_4_LDRTop__0__PC EQU CYREG_PRT12_PC4
Pin_12_4_LDRTop__0__PORT EQU 12
Pin_12_4_LDRTop__0__SHIFT EQU 4
Pin_12_4_LDRTop__AG EQU CYREG_PRT12_AG
Pin_12_4_LDRTop__BIE EQU CYREG_PRT12_BIE
Pin_12_4_LDRTop__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_12_4_LDRTop__BYP EQU CYREG_PRT12_BYP
Pin_12_4_LDRTop__DM0 EQU CYREG_PRT12_DM0
Pin_12_4_LDRTop__DM1 EQU CYREG_PRT12_DM1
Pin_12_4_LDRTop__DM2 EQU CYREG_PRT12_DM2
Pin_12_4_LDRTop__DR EQU CYREG_PRT12_DR
Pin_12_4_LDRTop__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_12_4_LDRTop__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_12_4_LDRTop__MASK EQU 0x10
Pin_12_4_LDRTop__PORT EQU 12
Pin_12_4_LDRTop__PRT EQU CYREG_PRT12_PRT
Pin_12_4_LDRTop__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_12_4_LDRTop__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_12_4_LDRTop__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_12_4_LDRTop__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_12_4_LDRTop__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_12_4_LDRTop__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_12_4_LDRTop__PS EQU CYREG_PRT12_PS
Pin_12_4_LDRTop__SHIFT EQU 4
Pin_12_4_LDRTop__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_12_4_LDRTop__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_12_4_LDRTop__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_12_4_LDRTop__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_12_4_LDRTop__SLW EQU CYREG_PRT12_SLW

/* Pin_12_5_LDRBottom */
Pin_12_5_LDRBottom__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_12_5_LDRBottom__0__MASK EQU 0x20
Pin_12_5_LDRBottom__0__PC EQU CYREG_PRT12_PC5
Pin_12_5_LDRBottom__0__PORT EQU 12
Pin_12_5_LDRBottom__0__SHIFT EQU 5
Pin_12_5_LDRBottom__AG EQU CYREG_PRT12_AG
Pin_12_5_LDRBottom__BIE EQU CYREG_PRT12_BIE
Pin_12_5_LDRBottom__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_12_5_LDRBottom__BYP EQU CYREG_PRT12_BYP
Pin_12_5_LDRBottom__DM0 EQU CYREG_PRT12_DM0
Pin_12_5_LDRBottom__DM1 EQU CYREG_PRT12_DM1
Pin_12_5_LDRBottom__DM2 EQU CYREG_PRT12_DM2
Pin_12_5_LDRBottom__DR EQU CYREG_PRT12_DR
Pin_12_5_LDRBottom__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_12_5_LDRBottom__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_12_5_LDRBottom__MASK EQU 0x20
Pin_12_5_LDRBottom__PORT EQU 12
Pin_12_5_LDRBottom__PRT EQU CYREG_PRT12_PRT
Pin_12_5_LDRBottom__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_12_5_LDRBottom__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_12_5_LDRBottom__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_12_5_LDRBottom__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_12_5_LDRBottom__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_12_5_LDRBottom__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_12_5_LDRBottom__PS EQU CYREG_PRT12_PS
Pin_12_5_LDRBottom__SHIFT EQU 5
Pin_12_5_LDRBottom__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_12_5_LDRBottom__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_12_5_LDRBottom__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_12_5_LDRBottom__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_12_5_LDRBottom__SLW EQU CYREG_PRT12_SLW

/* Pin_3_0_MotorControlA */
Pin_3_0_MotorControlA__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_3_0_MotorControlA__0__MASK EQU 0x01
Pin_3_0_MotorControlA__0__PC EQU CYREG_PRT3_PC0
Pin_3_0_MotorControlA__0__PORT EQU 3
Pin_3_0_MotorControlA__0__SHIFT EQU 0
Pin_3_0_MotorControlA__AG EQU CYREG_PRT3_AG
Pin_3_0_MotorControlA__AMUX EQU CYREG_PRT3_AMUX
Pin_3_0_MotorControlA__BIE EQU CYREG_PRT3_BIE
Pin_3_0_MotorControlA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_0_MotorControlA__BYP EQU CYREG_PRT3_BYP
Pin_3_0_MotorControlA__CTL EQU CYREG_PRT3_CTL
Pin_3_0_MotorControlA__DM0 EQU CYREG_PRT3_DM0
Pin_3_0_MotorControlA__DM1 EQU CYREG_PRT3_DM1
Pin_3_0_MotorControlA__DM2 EQU CYREG_PRT3_DM2
Pin_3_0_MotorControlA__DR EQU CYREG_PRT3_DR
Pin_3_0_MotorControlA__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_0_MotorControlA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_0_MotorControlA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_0_MotorControlA__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_0_MotorControlA__MASK EQU 0x01
Pin_3_0_MotorControlA__PORT EQU 3
Pin_3_0_MotorControlA__PRT EQU CYREG_PRT3_PRT
Pin_3_0_MotorControlA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_0_MotorControlA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_0_MotorControlA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_0_MotorControlA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_0_MotorControlA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_0_MotorControlA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_0_MotorControlA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_0_MotorControlA__PS EQU CYREG_PRT3_PS
Pin_3_0_MotorControlA__SHIFT EQU 0
Pin_3_0_MotorControlA__SLW EQU CYREG_PRT3_SLW

/* Pin_3_1_MotorControlB */
Pin_3_1_MotorControlB__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_3_1_MotorControlB__0__MASK EQU 0x02
Pin_3_1_MotorControlB__0__PC EQU CYREG_PRT3_PC1
Pin_3_1_MotorControlB__0__PORT EQU 3
Pin_3_1_MotorControlB__0__SHIFT EQU 1
Pin_3_1_MotorControlB__AG EQU CYREG_PRT3_AG
Pin_3_1_MotorControlB__AMUX EQU CYREG_PRT3_AMUX
Pin_3_1_MotorControlB__BIE EQU CYREG_PRT3_BIE
Pin_3_1_MotorControlB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_1_MotorControlB__BYP EQU CYREG_PRT3_BYP
Pin_3_1_MotorControlB__CTL EQU CYREG_PRT3_CTL
Pin_3_1_MotorControlB__DM0 EQU CYREG_PRT3_DM0
Pin_3_1_MotorControlB__DM1 EQU CYREG_PRT3_DM1
Pin_3_1_MotorControlB__DM2 EQU CYREG_PRT3_DM2
Pin_3_1_MotorControlB__DR EQU CYREG_PRT3_DR
Pin_3_1_MotorControlB__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_1_MotorControlB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_1_MotorControlB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_1_MotorControlB__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_1_MotorControlB__MASK EQU 0x02
Pin_3_1_MotorControlB__PORT EQU 3
Pin_3_1_MotorControlB__PRT EQU CYREG_PRT3_PRT
Pin_3_1_MotorControlB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_1_MotorControlB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_1_MotorControlB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_1_MotorControlB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_1_MotorControlB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_1_MotorControlB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_1_MotorControlB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_1_MotorControlB__PS EQU CYREG_PRT3_PS
Pin_3_1_MotorControlB__SHIFT EQU 1
Pin_3_1_MotorControlB__SLW EQU CYREG_PRT3_SLW

/* Pin_3_3_Orange */
Pin_3_3_Orange__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_3_3_Orange__0__MASK EQU 0x08
Pin_3_3_Orange__0__PC EQU CYREG_PRT3_PC3
Pin_3_3_Orange__0__PORT EQU 3
Pin_3_3_Orange__0__SHIFT EQU 3
Pin_3_3_Orange__AG EQU CYREG_PRT3_AG
Pin_3_3_Orange__AMUX EQU CYREG_PRT3_AMUX
Pin_3_3_Orange__BIE EQU CYREG_PRT3_BIE
Pin_3_3_Orange__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_3_Orange__BYP EQU CYREG_PRT3_BYP
Pin_3_3_Orange__CTL EQU CYREG_PRT3_CTL
Pin_3_3_Orange__DM0 EQU CYREG_PRT3_DM0
Pin_3_3_Orange__DM1 EQU CYREG_PRT3_DM1
Pin_3_3_Orange__DM2 EQU CYREG_PRT3_DM2
Pin_3_3_Orange__DR EQU CYREG_PRT3_DR
Pin_3_3_Orange__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_3_Orange__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_3_Orange__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_3_Orange__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_3_Orange__MASK EQU 0x08
Pin_3_3_Orange__PORT EQU 3
Pin_3_3_Orange__PRT EQU CYREG_PRT3_PRT
Pin_3_3_Orange__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_3_Orange__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_3_Orange__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_3_Orange__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_3_Orange__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_3_Orange__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_3_Orange__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_3_Orange__PS EQU CYREG_PRT3_PS
Pin_3_3_Orange__SHIFT EQU 3
Pin_3_3_Orange__SLW EQU CYREG_PRT3_SLW

/* Pin_3_4_Blue */
Pin_3_4_Blue__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_3_4_Blue__0__MASK EQU 0x10
Pin_3_4_Blue__0__PC EQU CYREG_PRT3_PC4
Pin_3_4_Blue__0__PORT EQU 3
Pin_3_4_Blue__0__SHIFT EQU 4
Pin_3_4_Blue__AG EQU CYREG_PRT3_AG
Pin_3_4_Blue__AMUX EQU CYREG_PRT3_AMUX
Pin_3_4_Blue__BIE EQU CYREG_PRT3_BIE
Pin_3_4_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_4_Blue__BYP EQU CYREG_PRT3_BYP
Pin_3_4_Blue__CTL EQU CYREG_PRT3_CTL
Pin_3_4_Blue__DM0 EQU CYREG_PRT3_DM0
Pin_3_4_Blue__DM1 EQU CYREG_PRT3_DM1
Pin_3_4_Blue__DM2 EQU CYREG_PRT3_DM2
Pin_3_4_Blue__DR EQU CYREG_PRT3_DR
Pin_3_4_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_4_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_4_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_4_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_4_Blue__MASK EQU 0x10
Pin_3_4_Blue__PORT EQU 3
Pin_3_4_Blue__PRT EQU CYREG_PRT3_PRT
Pin_3_4_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_4_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_4_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_4_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_4_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_4_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_4_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_4_Blue__PS EQU CYREG_PRT3_PS
Pin_3_4_Blue__SHIFT EQU 4
Pin_3_4_Blue__SLW EQU CYREG_PRT3_SLW

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1

/* Timer_2 */
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_2_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_2_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_2_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_2_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_2_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_2_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_2_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_2_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_2_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_2_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_2_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_2_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_2_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_2_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_2_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_2_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_2_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_2_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_2_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_2_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_2_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB14_A0
Timer_2_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB14_A1
Timer_2_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_2_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB14_D0
Timer_2_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB14_D1
Timer_2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_2_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_2_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB14_F0
Timer_2_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB14_F1

/* isr_bottom */
isr_bottom__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_bottom__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_bottom__INTC_MASK EQU 0x04
isr_bottom__INTC_NUMBER EQU 2
isr_bottom__INTC_PRIOR_NUM EQU 7
isr_bottom__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_bottom__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_bottom__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_down */
isr_down__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_down__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_down__INTC_MASK EQU 0x08
isr_down__INTC_NUMBER EQU 3
isr_down__INTC_PRIOR_NUM EQU 7
isr_down__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_down__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_down__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_top */
isr_top__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_top__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_top__INTC_MASK EQU 0x10
isr_top__INTC_NUMBER EQU 4
isr_top__INTC_PRIOR_NUM EQU 7
isr_top__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_top__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_top__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_up */
isr_up__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_up__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_up__INTC_MASK EQU 0x20
isr_up__INTC_NUMBER EQU 5
isr_up__INTC_PRIOR_NUM EQU 7
isr_up__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_up__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_up__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
