{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518036894815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518036894830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 15:54:54 2018 " "Processing started: Wed Feb 07 15:54:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518036894830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036894830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036894830 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036896252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518036896570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518036896570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "vga/vgapll.v" "" { Text "C:/Dev/ECE342/Lab3/vga/vgapll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga/vga_adapter.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_memory " "Found entity 1: vga_memory" {  } { { "vga/vga_memory.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input " "Found entity 1: vga_input" {  } { { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 de1soc_top.sv(10) " "Verilog HDL Declaration information at de1soc_top.sv(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 de1soc_top.sv(11) " "Verilog HDL Declaration information at de1soc_top.sv(11): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 de1soc_top.sv(12) " "Verilog HDL Declaration information at de1soc_top.sv(12): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 de1soc_top.sv(13) " "Verilog HDL Declaration information at de1soc_top.sv(13): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 de1soc_top.sv(14) " "Verilog HDL Declaration information at de1soc_top.sv(14): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_top " "Elaborating entity \"de1soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518036927461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset de1soc_top.sv(67) " "Verilog HDL or VHDL warning at de1soc_top.sv(67): object \"reset\" assigned a value but never read" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518036927461 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1soc_top.sv(15) " "Output port \"HEX5\" at de1soc_top.sv(15) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518036927461 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] de1soc_top.sv(21) " "Output port \"LEDR\[9..1\]\" at de1soc_top.sv(21) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518036927477 "|de1soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_inst " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_inst\"" {  } { { "de1soc_top.sv" "vga_inst" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll vga_adapter:vga_inst\|vgapll:vgapll_inst " "Elaborating entity \"vgapll\" for hierarchy \"vga_adapter:vga_inst\|vgapll:vgapll_inst\"" {  } { { "vga/vga_adapter.sv" "vgapll_inst" { Text "C:/Dev/ECE342/Lab3/vga/vga_adapter.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga/vgapll.v" "altera_pll_i" { Text "C:/Dev/ECE342/Lab3/vga/vgapll.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927560 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1518036927560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga/vgapll.v" "" { Text "C:/Dev/ECE342/Lab3/vga/vgapll.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 147.140000 MHz " "Parameter \"output_clock_frequency0\" = \"147.140000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927575 ""}  } { { "vga/vgapll.v" "" { Text "C:/Dev/ECE342/Lab3/vga/vgapll.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518036927575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_memory vga_adapter:vga_inst\|vga_memory:vga_mem_inst " "Elaborating entity \"vga_memory\" for hierarchy \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\"" {  } { { "vga/vga_adapter.sv" "vga_mem_inst" { Text "C:/Dev/ECE342/Lab3/vga/vga_adapter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\"" {  } { { "vga/vga_memory.sv" "channels\[0\].mem" { Text "C:/Dev/ECE342/Lab3/vga/vga_memory.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\"" {  } { { "vga/vga_memory.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_memory.sv" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem " "Instantiated megafunction \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 70560 " "Parameter \"numwords_a\" = \"70560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 70560 " "Parameter \"numwords_b\" = \"70560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036927717 ""}  } { { "vga/vga_memory.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_memory.sv" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518036927717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e981 " "Found entity 1: altsyncram_e981" {  } { { "db/altsyncram_e981.tdf" "" { Text "C:/Dev/ECE342/Lab3/db/altsyncram_e981.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036927909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036927909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e981 vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated " "Elaborating entity \"altsyncram_e981\" for hierarchy \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/dev/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036927909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "C:/Dev/ECE342/Lab3/db/decode_0na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036928071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_0na:decode2 " "Elaborating entity \"decode_0na\" for hierarchy \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_0na:decode2\"" {  } { { "db/altsyncram_e981.tdf" "decode2" { Text "C:/Dev/ECE342/Lab3/db/altsyncram_e981.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_p2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p2a " "Found entity 1: decode_p2a" {  } { { "db/decode_p2a.tdf" "" { Text "C:/Dev/ECE342/Lab3/db/decode_p2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036928235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p2a vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_p2a:rden_decode_b " "Elaborating entity \"decode_p2a\" for hierarchy \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_p2a:rden_decode_b\"" {  } { { "db/altsyncram_e981.tdf" "rden_decode_b" { Text "C:/Dev/ECE342/Lab3/db/altsyncram_e981.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Dev/ECE342/Lab3/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036928360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|mux_9hb:mux3 " "Elaborating entity \"mux_9hb\" for hierarchy \"vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|mux_9hb:mux3\"" {  } { { "db/altsyncram_e981.tdf" "mux3" { Text "C:/Dev/ECE342/Lab3/db/altsyncram_e981.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_input vga_adapter:vga_inst\|vga_input:vga_in_inst " "Elaborating entity \"vga_input\" for hierarchy \"vga_adapter:vga_inst\|vga_input:vga_in_inst\"" {  } { { "vga/vga_adapter.sv" "vga_in_inst" { Text "C:/Dev/ECE342/Lab3/vga/vga_adapter.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_input.sv(36) " "Verilog HDL assignment warning at vga_input.sv(36): truncated value with size 32 to match size of target (17)" {  } { { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928438 "|de1soc_top|vga_adapter:vga_inst|vga_input:vga_in_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output vga_adapter:vga_inst\|vga_output:vga_out_inst " "Elaborating entity \"vga_output\" for hierarchy \"vga_adapter:vga_inst\|vga_output:vga_out_inst\"" {  } { { "vga/vga_adapter.sv" "vga_out_inst" { Text "C:/Dev/ECE342/Lab3/vga/vga_adapter.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_output.sv(60) " "Verilog HDL assignment warning at vga_output.sv(60): truncated value with size 32 to match size of target (12)" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928453 "|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_output.sv(63) " "Verilog HDL assignment warning at vga_output.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928453 "|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_output.sv(155) " "Verilog HDL assignment warning at vga_output.sv(155): truncated value with size 32 to match size of target (3)" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928453 "|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_output.sv(171) " "Verilog HDL assignment warning at vga_output.sv(171): truncated value with size 32 to match size of target (3)" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928453 "|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_output.sv(182) " "Verilog HDL assignment warning at vga_output.sv(182): truncated value with size 32 to match size of target (17)" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928453 "|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_output.sv(201) " "Verilog HDL assignment warning at vga_output.sv(201): truncated value with size 32 to match size of target (17)" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928453 "|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver " "Elaborating entity \"altddio_out\" for hierarchy \"vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\"" {  } { { "vga/vga_output.sv" "clk_driver" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\"" {  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 262 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver " "Instantiated megafunction \"vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036928532 ""}  } { { "vga/vga_output.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_output.sv" 262 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518036928532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_e4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_e4b " "Found entity 1: ddio_out_e4b" {  } { { "db/ddio_out_e4b.tdf" "" { Text "C:/Dev/ECE342/Lab3/db/ddio_out_e4b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036928681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_e4b vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\|ddio_out_e4b:auto_generated " "Elaborating entity \"ddio_out_e4b\" for hierarchy \"vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\|ddio_out_e4b:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/dev/fpga/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ui_control.sv 1 1 " "Using design file ui_control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UI_control " "Found entity 1: UI_control" {  } { { "ui_control.sv" "" { Text "C:/Dev/ECE342/Lab3/ui_control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518036928711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI_control UI_control:UIC " "Elaborating entity \"UI_control\" for hierarchy \"UI_control:UIC\"" {  } { { "de1soc_top.sv" "UIC" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ui_data.sv 1 1 " "Using design file ui_data.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UI_data " "Found entity 1: UI_data" {  } { { "ui_data.sv" "" { Text "C:/Dev/ECE342/Lab3/ui_data.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518036928758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI_data UI_data:UID " "Elaborating entity \"UI_data\" for hierarchy \"UI_data:UID\"" {  } { { "de1soc_top.sv" "UID" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "line_drawer_control.sv 1 1 " "Using design file line_drawer_control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawer_control " "Found entity 1: line_drawer_control" {  } { { "line_drawer_control.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518036928867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_drawer_control line_drawer_control:LDA_C " "Elaborating entity \"line_drawer_control\" for hierarchy \"line_drawer_control:LDA_C\"" {  } { { "de1soc_top.sv" "LDA_C" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "line_drawer_data.sv(86) " "Verilog HDL information at line_drawer_data.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "line_drawer_data.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_data.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518036928914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "line_drawer_data.sv(181) " "Verilog HDL information at line_drawer_data.sv(181): always construct contains both blocking and non-blocking assignments" {  } { { "line_drawer_data.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_data.sv" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518036928914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "line_drawer_data.sv 1 1 " "Using design file line_drawer_data.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawer_data " "Found entity 1: line_drawer_data" {  } { { "line_drawer_data.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_data.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518036928914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_drawer_data line_drawer_data:LDA_D " "Elaborating entity \"line_drawer_data\" for hierarchy \"line_drawer_data:LDA_D\"" {  } { { "de1soc_top.sv" "LDA_D" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 line_drawer_data.sv(191) " "Verilog HDL assignment warning at line_drawer_data.sv(191): truncated value with size 9 to match size of target (8)" {  } { { "line_drawer_data.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_data.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928929 "|de1soc_top|line_drawer_data:LDA_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 line_drawer_data.sv(197) " "Verilog HDL assignment warning at line_drawer_data.sv(197): truncated value with size 9 to match size of target (8)" {  } { { "line_drawer_data.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_data.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928929 "|de1soc_top|line_drawer_data:LDA_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 line_drawer_data.sv(206) " "Verilog HDL assignment warning at line_drawer_data.sv(206): truncated value with size 32 to match size of target (9)" {  } { { "line_drawer_data.sv" "" { Text "C:/Dev/ECE342/Lab3/line_drawer_data.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518036928929 "|de1soc_top|line_drawer_data:LDA_D"}
{ "Warning" "WSGN_SEARCH_FILE" "hex_decoder.sv 1 1 " "Using design file hex_decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.sv" "" { Text "C:/Dev/ECE342/Lab3/hex_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036928945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518036928945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex0\"" {  } { { "de1soc_top.sv" "hex0" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036928945 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|Mult0\"" {  } { { "vga/vga_input.sv" "Mult0" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518036931220 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518036931220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036931351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518036931351 ""}  } { { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518036931351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/dev/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036931472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/dev/fpga/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036931519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/dev/fpga/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036931612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "C:/Dev/ECE342/Lab3/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518036931751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036931751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/dev/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga/vga_input.sv" "" { Text "C:/Dev/ECE342/Lab3/vga/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036931814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1518036932391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab3/de1soc_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518036934046 "|de1soc_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518036934046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518036934451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518036935689 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_adapter:vga_inst\|vga_reset " "Logic cell \"vga_adapter:vga_inst\|vga_reset\"" {  } { { "vga/vga_adapter.sv" "vga_reset" { Text "C:/Dev/ECE342/Lab3/vga/vga_adapter.sv" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1518036935705 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1518036935705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/ECE342/Lab3/out/de1soc.map.smsg " "Generated suppressed messages file C:/Dev/ECE342/Lab3/out/de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036935993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 1 1 0 0 " "Adding 6 node(s), including 1 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518036936828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518036936828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "927 " "Implemented 927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518036937463 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518036937463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "724 " "Implemented 724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518036937463 ""} { "Info" "ICUT_CUT_TM_RAMS" "105 " "Implemented 105 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1518036937463 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1518036937463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518036937463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518036937749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 15:55:37 2018 " "Processing ended: Wed Feb 07 15:55:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518036937749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518036937749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518036937749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518036937749 ""}
