(module 4.7uF_50V_5x12_P18_TVX1H4R7MAD (layer F.Cu) (tedit 56F8EE94)
  (tags "Electrolytic Capacitor")
  (fp_text reference REF** (at 9 -3.8) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value TVX1H4R7MAD (at 9 3.8) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start 17 0) (end 15 0) (layer F.SilkS) (width 0.15))
  (fp_line (start 1 0) (end 3 0) (layer F.SilkS) (width 0.15))
  (fp_line (start 14 -2.5) (end 15 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 14 2.5) (end 15 2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 3 2.5) (end 4 2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 4 -2.5) (end 3 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 6 2.5) (end 14 2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 2.5) (end 4 2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 -2.5) (end 4 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 14 -2.5) (end 6 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 15 2.5) (end 15 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 13 -2.5) (end 13 2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 3 2.5) (end 3 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 6 2.5) (end 6 2) (layer F.SilkS) (width 0.15))
  (fp_line (start 6 2) (end 5 2) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 2) (end 5 2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 -2.5) (end 5 -2) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 -2) (end 6 -2) (layer F.SilkS) (width 0.15))
  (fp_line (start 6 -2) (end 6 -2.5) (layer F.SilkS) (width 0.15))
  (fp_line (start 10.5 0) (end 12 0) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 0) (end 6.5 0) (layer F.SilkS) (width 0.15))
  (fp_line (start 5.75 0.75) (end 5.75 -0.75) (layer F.SilkS) (width 0.15))
  (fp_line (start -1 -2.8) (end 19 -2.8) (layer F.CrtYd) (width 0.05))
  (fp_line (start 19 -2.8) (end 19 2.8) (layer F.CrtYd) (width 0.05))
  (fp_line (start 19 2.8) (end -1 2.8) (layer F.CrtYd) (width 0.05))
  (fp_line (start -1 2.8) (end -1 -2.8) (layer F.CrtYd) (width 0.05))
  (pad 1 thru_hole rect (at 0 0) (size 1.3 1.3) (drill 0.8) (layers *.Cu *.Mask F.SilkS))
  (pad 2 thru_hole circle (at 18 0) (size 1.3 1.3) (drill 0.8) (layers *.Cu *.Mask F.SilkS))
  (model Capacitors_ThroughHole.3dshapes/C_Axial_D5_L11_P18.wrl
    (at (xyz 0.354331 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 180))
  )
)
