<profile>

<section name = "Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2'" level="0">
<item name = "Date">Fri Mar  1 09:43:17 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.73 ns, 5.253 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 32772, 26.936 ns, 0.221 ms, 4, 32772, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_2052_2">2, 32770, 5, 1, 1, 0 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 271, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 207, -</column>
<column name="Register">-, -, 450, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_8_1_1_U196">sparsemux_9_2_8_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln2052_fu_375_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln2174_1_fu_685_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln2174_2_fu_691_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln2174_fu_559_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln2175_1_fu_714_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln2175_2_fu_720_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln2175_fu_569_p2">+, 0, 0, 14, 9, 2</column>
<column name="out_x_fu_381_p2">-, 0, 0, 23, 16, 16</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_605">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="cmp148_i_fu_397_p2">icmp, 0, 0, 20, 15, 1</column>
<column name="icmp_ln2052_fu_369_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln2062_fu_391_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="p_cast21_i_cast_fu_304_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln2143_1_fu_520_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln2143_2_fu_527_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln2143_3_fu_534_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln2143_4_fu_541_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln2143_5_fu_548_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln2143_fu_513_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln2177_fu_751_p3">select, 0, 0, 8, 1, 8</column>
<column name="stream_out_hresampled_din">select, 0, 0, 24, 1, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_1">9, 2, 15, 30</column>
<column name="inpix_0_0_0_0_0_load584_i_out_o">9, 2, 8, 16</column>
<column name="inpix_0_1_0_0_0_load586_i_out_o">9, 2, 8, 16</column>
<column name="inpix_0_2_0_0_0_load588_i_out_o">9, 2, 8, 16</column>
<column name="ovrlayYUV_blk_n">9, 2, 1, 2</column>
<column name="p_0_0_0_0_0450590_i_fu_154">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0592_i_fu_158">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0593601_i_fu_142">9, 2, 8, 16</column>
<column name="p_0_2_0_0_0594_i_fu_162">9, 2, 8, 16</column>
<column name="p_0_2_0_0_0595604_i_fu_146">9, 2, 8, 16</column>
<column name="p_out1_o">9, 2, 8, 16</column>
<column name="p_out2_o">9, 2, 8, 16</column>
<column name="p_out3_o">9, 2, 8, 16</column>
<column name="p_out_o">9, 2, 8, 16</column>
<column name="pixbuf_y_5_fu_170">9, 2, 8, 16</column>
<column name="pixbuf_y_5_out_o">9, 2, 8, 16</column>
<column name="pixbuf_y_6_fu_174">9, 2, 8, 16</column>
<column name="pixbuf_y_7_fu_178">9, 2, 8, 16</column>
<column name="pixbuf_y_fu_166">9, 2, 8, 16</column>
<column name="stream_out_hresampled_blk_n">9, 2, 1, 2</column>
<column name="x_fu_150">9, 2, 15, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln2174_reg_958">9, 0, 9, 0</column>
<column name="add_ln2175_reg_963">9, 0, 9, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="cmp148_i_reg_900">1, 0, 1, 0</column>
<column name="cmp148_i_reg_900_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln2052_reg_887">1, 0, 1, 0</column>
<column name="icmp_ln2062_reg_896">1, 0, 1, 0</column>
<column name="inpix_0_0_0_0_0_load_reg_968">8, 0, 8, 0</column>
<column name="inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="inpix_0_1_0_0_0_load_reg_973">8, 0, 8, 0</column>
<column name="inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="inpix_0_2_0_0_0_load_reg_978">8, 0, 8, 0</column>
<column name="inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="odd_col_reg_891">1, 0, 1, 0</column>
<column name="p_0_0_0_0_0450590_i_fu_154">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0592_i_fu_158">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0593601_i_fu_142">8, 0, 8, 0</column>
<column name="p_0_2_0_0_0594_i_fu_162">8, 0, 8, 0</column>
<column name="p_0_2_0_0_0595604_i_fu_146">8, 0, 8, 0</column>
<column name="p_cast21_i_cast_reg_882">2, 0, 2, 0</column>
<column name="pixbuf_y_10_reg_927">8, 0, 8, 0</column>
<column name="pixbuf_y_11_reg_933">8, 0, 8, 0</column>
<column name="pixbuf_y_5_fu_170">8, 0, 8, 0</column>
<column name="pixbuf_y_6_fu_174">8, 0, 8, 0</column>
<column name="pixbuf_y_7_fu_178">8, 0, 8, 0</column>
<column name="pixbuf_y_8_reg_914">8, 0, 8, 0</column>
<column name="pixbuf_y_9_reg_921">8, 0, 8, 0</column>
<column name="pixbuf_y_fu_166">8, 0, 8, 0</column>
<column name="select_ln2143_2_reg_938">8, 0, 8, 0</column>
<column name="select_ln2143_3_reg_943">8, 0, 8, 0</column>
<column name="select_ln2143_4_reg_948">8, 0, 8, 0</column>
<column name="select_ln2143_5_reg_953">8, 0, 8, 0</column>
<column name="tmp_1_reg_993">8, 0, 8, 0</column>
<column name="tmp_3_reg_910">1, 0, 1, 0</column>
<column name="tmp_8_i_reg_983">8, 0, 8, 0</column>
<column name="tmp_reg_988">8, 0, 8, 0</column>
<column name="x_fu_150">15, 0, 15, 0</column>
<column name="icmp_ln2052_reg_887">64, 32, 1, 0</column>
<column name="odd_col_reg_891">64, 32, 1, 0</column>
<column name="tmp_3_reg_910">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, return value</column>
<column name="ovrlayYUV_dout">in, 24, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_num_data_valid">in, 5, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_fifo_cap">in, 5, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_empty_n">in, 1, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_read">out, 1, ap_fifo, ovrlayYUV, pointer</column>
<column name="stream_out_hresampled_din">out, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 3, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 3, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_full_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_write">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="pixbuf_y_4">in, 8, ap_none, pixbuf_y_4, scalar</column>
<column name="pixbuf_y_3">in, 8, ap_none, pixbuf_y_3, scalar</column>
<column name="pixbuf_y_2">in, 8, ap_none, pixbuf_y_2, scalar</column>
<column name="pixbuf_y_1">in, 8, ap_none, pixbuf_y_1, scalar</column>
<column name="p_0_2_0_0_0595605_lcssa647_i">in, 8, ap_none, p_0_2_0_0_0595605_lcssa647_i, scalar</column>
<column name="p_0_1_0_0_0593602_lcssa644_i">in, 8, ap_none, p_0_1_0_0_0593602_lcssa644_i, scalar</column>
<column name="p_0_2_0_0_0595_lcssa624_i">in, 8, ap_none, p_0_2_0_0_0595_lcssa624_i, scalar</column>
<column name="p_0_1_0_0_0593_lcssa621_i">in, 8, ap_none, p_0_1_0_0_0593_lcssa621_i, scalar</column>
<column name="p_0_0_0_0_0450591_lcssa618_i">in, 8, ap_none, p_0_0_0_0_0450591_lcssa618_i, scalar</column>
<column name="loopWidth">in, 16, ap_none, loopWidth, scalar</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="p_cast21_i">in, 1, ap_none, p_cast21_i, scalar</column>
<column name="select_ln2047">in, 2, ap_none, select_ln2047, scalar</column>
<column name="width_val12_load">in, 16, ap_none, width_val12_load, scalar</column>
<column name="pixbuf_y_9_out">out, 8, ap_vld, pixbuf_y_9_out, pointer</column>
<column name="pixbuf_y_9_out_ap_vld">out, 1, ap_vld, pixbuf_y_9_out, pointer</column>
<column name="pixbuf_y_8_out">out, 8, ap_vld, pixbuf_y_8_out, pointer</column>
<column name="pixbuf_y_8_out_ap_vld">out, 1, ap_vld, pixbuf_y_8_out, pointer</column>
<column name="pixbuf_y_7_out">out, 8, ap_vld, pixbuf_y_7_out, pointer</column>
<column name="pixbuf_y_7_out_ap_vld">out, 1, ap_vld, pixbuf_y_7_out, pointer</column>
<column name="pixbuf_y_6_out">out, 8, ap_vld, pixbuf_y_6_out, pointer</column>
<column name="pixbuf_y_6_out_ap_vld">out, 1, ap_vld, pixbuf_y_6_out, pointer</column>
<column name="pixbuf_y_5_out_i">in, 8, ap_ovld, pixbuf_y_5_out, pointer</column>
<column name="pixbuf_y_5_out_o">out, 8, ap_ovld, pixbuf_y_5_out, pointer</column>
<column name="pixbuf_y_5_out_o_ap_vld">out, 1, ap_ovld, pixbuf_y_5_out, pointer</column>
<column name="p_0_2_0_0_0595604_i_out">out, 8, ap_vld, p_0_2_0_0_0595604_i_out, pointer</column>
<column name="p_0_2_0_0_0595604_i_out_ap_vld">out, 1, ap_vld, p_0_2_0_0_0595604_i_out, pointer</column>
<column name="p_0_1_0_0_0593601_i_out">out, 8, ap_vld, p_0_1_0_0_0593601_i_out, pointer</column>
<column name="p_0_1_0_0_0593601_i_out_ap_vld">out, 1, ap_vld, p_0_1_0_0_0593601_i_out, pointer</column>
<column name="p_out_i">in, 8, ap_ovld, p_out, pointer</column>
<column name="p_out_o">out, 8, ap_ovld, p_out, pointer</column>
<column name="p_out_o_ap_vld">out, 1, ap_ovld, p_out, pointer</column>
<column name="p_out1_i">in, 8, ap_ovld, p_out1, pointer</column>
<column name="p_out1_o">out, 8, ap_ovld, p_out1, pointer</column>
<column name="p_out1_o_ap_vld">out, 1, ap_ovld, p_out1, pointer</column>
<column name="p_out2_i">in, 8, ap_ovld, p_out2, pointer</column>
<column name="p_out2_o">out, 8, ap_ovld, p_out2, pointer</column>
<column name="p_out2_o_ap_vld">out, 1, ap_ovld, p_out2, pointer</column>
<column name="p_out3_i">in, 8, ap_ovld, p_out3, pointer</column>
<column name="p_out3_o">out, 8, ap_ovld, p_out3, pointer</column>
<column name="p_out3_o_ap_vld">out, 1, ap_ovld, p_out3, pointer</column>
<column name="inpix_0_2_0_0_0_load588_i_out_i">in, 8, ap_ovld, inpix_0_2_0_0_0_load588_i_out, pointer</column>
<column name="inpix_0_2_0_0_0_load588_i_out_o">out, 8, ap_ovld, inpix_0_2_0_0_0_load588_i_out, pointer</column>
<column name="inpix_0_2_0_0_0_load588_i_out_o_ap_vld">out, 1, ap_ovld, inpix_0_2_0_0_0_load588_i_out, pointer</column>
<column name="inpix_0_1_0_0_0_load586_i_out_i">in, 8, ap_ovld, inpix_0_1_0_0_0_load586_i_out, pointer</column>
<column name="inpix_0_1_0_0_0_load586_i_out_o">out, 8, ap_ovld, inpix_0_1_0_0_0_load586_i_out, pointer</column>
<column name="inpix_0_1_0_0_0_load586_i_out_o_ap_vld">out, 1, ap_ovld, inpix_0_1_0_0_0_load586_i_out, pointer</column>
<column name="inpix_0_0_0_0_0_load584_i_out_i">in, 8, ap_ovld, inpix_0_0_0_0_0_load584_i_out, pointer</column>
<column name="inpix_0_0_0_0_0_load584_i_out_o">out, 8, ap_ovld, inpix_0_0_0_0_0_load584_i_out, pointer</column>
<column name="inpix_0_0_0_0_0_load584_i_out_o_ap_vld">out, 1, ap_ovld, inpix_0_0_0_0_0_load584_i_out, pointer</column>
</table>
</item>
</section>
</profile>
