

================================================================
== Vitis HLS Report for 'LinearContrastStretching_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Tue Apr  9 20:00:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        vitis
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        48|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    371|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|    7179|   5314|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    142|    -|
|Register         |        -|    -|    2082|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    9261|   5987|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       8|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_2_1_U1      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U2      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |udiv_32ns_32ns_32_36_1_U3  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |udiv_32ns_32ns_32_36_1_U4  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |udiv_32ns_32ns_32_36_1_U5  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   6|  7179|  5314|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_232_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln26_fu_244_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln32_fu_296_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln36_fu_291_p2                  |         +|   0|  0|  39|          32|          32|
    |sub_ln32_fu_273_p2                  |         -|   0|  0|  39|          32|          32|
    |sub_ln36_fu_269_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1110                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1114                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1912                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_226_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln26_fu_261_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln30_fu_265_p2                 |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state42_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state43_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state48_pp0_stage0_iter47  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 371|         298|         268|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter42_storereflowmerge_reg_183  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idx_1                          |   9|          2|   32|         64|
    |grp_fu_197_p0                                   |  14|          3|   32|         96|
    |grp_fu_197_p1                                   |  14|          3|   32|         96|
    |idx_fu_76                                       |   9|          2|   32|         64|
    |image_in_blk_n_R                                |   9|          2|    1|          2|
    |image_out_blk_n_AW                              |   9|          2|    1|          2|
    |image_out_blk_n_B                               |   9|          2|    1|          2|
    |image_out_blk_n_W                               |   9|          2|    1|          2|
    |m_axi_image_out_AWADDR                          |  14|          3|   32|         96|
    |m_axi_image_out_WDATA                           |  14|          3|   32|         96|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 142|         31|  230|        620|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln26_reg_383                                |  32|   0|   32|          0|
    |add_ln32_reg_430                                |  32|   0|   32|          0|
    |add_ln36_reg_425                                |  32|   0|   32|          0|
    |ap_CS_fsm                                       |   1|   0|    1|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_storereflowmerge_reg_183  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_storereflowmerge_reg_183   |  32|   0|   32|          0|
    |icmp_ln24_reg_379                               |   1|   0|    1|          0|
    |icmp_ln26_reg_397                               |   1|   0|    1|          0|
    |icmp_ln30_reg_401                               |   1|   0|    1|          0|
    |idx_fu_76                                       |  32|   0|   32|          0|
    |image_in_addr_read_reg_388                      |  32|   0|   32|          0|
    |mul_ln28_reg_415                                |  32|   0|   32|          0|
    |reg_210                                         |  32|   0|   32|          0|
    |sub_ln32_reg_410                                |  32|   0|   32|          0|
    |sub_ln36_reg_405                                |  32|   0|   32|          0|
    |udiv_ln28_reg_420                               |  32|   0|   32|          0|
    |add_ln26_reg_383                                |  64|  32|   32|          0|
    |icmp_ln24_reg_379                               |  64|  32|    1|          0|
    |icmp_ln26_reg_397                               |  64|  32|    1|          0|
    |icmp_ln30_reg_401                               |  64|  32|    1|          0|
    |udiv_ln28_reg_420                               |  64|  32|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2082| 160| 1829|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RFIFONUM   |   in|    9|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RFIFONUM  |   in|    9|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|                                          image_out|       pointer|
|sext_ln24                 |   in|   30|     ap_none|                                          sext_ln24|        scalar|
|image_length              |   in|   32|     ap_none|                                       image_length|        scalar|
|low_new_threshold         |   in|   32|     ap_none|                                  low_new_threshold|        scalar|
|low_threshold             |   in|   32|     ap_none|                                      low_threshold|        scalar|
|image_out_offset          |   in|   32|     ap_none|                                   image_out_offset|        scalar|
|high_threshold            |   in|   32|     ap_none|                                     high_threshold|        scalar|
|sub12                     |   in|   32|     ap_none|                                              sub12|        scalar|
|sub14                     |   in|   32|     ap_none|                                              sub14|        scalar|
|high_new_threshold        |   in|   32|     ap_none|                                 high_new_threshold|        scalar|
|sub22                     |   in|   32|     ap_none|                                              sub22|        scalar|
|sub24                     |   in|   32|     ap_none|                                              sub24|        scalar|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

