Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 10 01:32:42 2021
| Host         : LAPTOP-GEBOS300 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_top_timing_summary_routed.rpt -pb FIR_top_timing_summary_routed.pb -rpx FIR_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.971        0.000                      0                  414        0.164        0.000                      0                  414        4.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.971        0.000                      0                  216        0.164        0.000                      0                  216        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.132        0.000                      0                  198        0.443        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 3.171ns (63.004%)  route 1.862ns (36.996%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.830     5.160    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  FIR_OUT_reg[14]/Q
                         net (fo=1, routed)           1.862     7.478    FIR_OUT_OBUF[14]
    V8                   OBUF (Prop_obuf_I_O)         2.715    10.193 r  FIR_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.193    FIR_OUT[14]
    V8                                                                r  FIR_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[16]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 3.149ns (62.812%)  route 1.865ns (37.188%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.828     5.158    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  FIR_OUT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  FIR_OUT_reg[16]/Q
                         net (fo=1, routed)           1.865     7.479    FIR_OUT_OBUF[16]
    Y9                   OBUF (Prop_obuf_I_O)         2.693    10.172 r  FIR_OUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.172    FIR_OUT[16]
    Y9                                                                r  FIR_OUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[15]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 3.132ns (62.694%)  route 1.864ns (37.306%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.830     5.160    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  FIR_OUT_reg[15]/Q
                         net (fo=1, routed)           1.864     7.480    FIR_OUT_OBUF[15]
    Y8                   OBUF (Prop_obuf_I_O)         2.676    10.157 r  FIR_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.157    FIR_OUT[15]
    Y8                                                                r  FIR_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 3.109ns (62.533%)  route 1.862ns (37.467%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.832     5.162    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  FIR_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.618 r  FIR_OUT_reg[1]/Q
                         net (fo=1, routed)           1.862     7.481    FIR_OUT_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         2.653    10.133 r  FIR_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.133    FIR_OUT[1]
    V10                                                               r  FIR_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 3.110ns (62.628%)  route 1.856ns (37.372%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.832     5.162    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  FIR_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.618 r  FIR_OUT_reg[2]/Q
                         net (fo=1, routed)           1.856     7.475    FIR_OUT_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         2.654    10.129 r  FIR_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.129    FIR_OUT[2]
    V11                                                               r  FIR_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[17]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 3.102ns (62.430%)  route 1.867ns (37.570%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.828     5.158    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  FIR_OUT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  FIR_OUT_reg[17]/Q
                         net (fo=1, routed)           1.867     7.481    FIR_OUT_OBUF[17]
    Y6                   OBUF (Prop_obuf_I_O)         2.646    10.128 r  FIR_OUT_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.128    FIR_OUT[17]
    Y6                                                                r  FIR_OUT[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 3.152ns (63.501%)  route 1.812ns (36.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.832     5.162    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  FIR_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.618 r  FIR_OUT_reg[3]/Q
                         net (fo=1, routed)           1.812     7.430    FIR_OUT_OBUF[3]
    Y13                  OBUF (Prop_obuf_I_O)         2.696    10.127 r  FIR_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.127    FIR_OUT[3]
    Y13                                                               r  FIR_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 3.069ns (61.923%)  route 1.887ns (38.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.832     5.162    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  FIR_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.618 r  FIR_OUT_reg[0]/Q
                         net (fo=1, routed)           1.887     7.506    FIR_OUT_OBUF[0]
    V6                   OBUF (Prop_obuf_I_O)         2.613    10.119 r  FIR_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.119    FIR_OUT[0]
    V6                                                                r  FIR_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 3.171ns (64.787%)  route 1.724ns (35.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.830     5.160    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  FIR_OUT_reg[13]/Q
                         net (fo=1, routed)           1.724     7.340    FIR_OUT_OBUF[13]
    W8                   OBUF (Prop_obuf_I_O)         2.715    10.055 r  FIR_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.055    FIR_OUT[13]
    W8                                                                r  FIR_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 3.144ns (64.615%)  route 1.722ns (35.385%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.830     5.160    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  FIR_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  FIR_OUT_reg[10]/Q
                         net (fo=1, routed)           1.722     7.338    FIR_OUT_OBUF[10]
    U9                   OBUF (Prop_obuf_I_O)         2.688    10.026 r  FIR_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.026    FIR_OUT[10]
    U9                                                                r  FIR_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 delay_pipeline3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.596    clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  delay_pipeline3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  delay_pipeline3_reg[0]/Q
                         net (fo=3, routed)           0.109     1.846    delay_pipeline3[0]
    SLICE_X5Y10          FDCE                                         r  delay_pipeline4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.890     2.114    clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  delay_pipeline4_reg[0]/C
                         clock pessimism             -0.502     1.612    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.070     1.682    delay_pipeline4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 delay_pipeline7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline8_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.596    clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  delay_pipeline7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  delay_pipeline7_reg[4]/Q
                         net (fo=2, routed)           0.114     1.851    delay_pipeline7[4]
    SLICE_X7Y10          FDCE                                         r  delay_pipeline8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.890     2.114    clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  delay_pipeline8_reg[4]/C
                         clock pessimism             -0.502     1.612    
    SLICE_X7Y10          FDCE (Hold_fdce_C_D)         0.072     1.684    delay_pipeline8_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 delay_pipeline7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline8_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.596    clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  delay_pipeline7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  delay_pipeline7_reg[7]/Q
                         net (fo=2, routed)           0.112     1.849    delay_pipeline7[7]
    SLICE_X6Y11          FDCE                                         r  delay_pipeline8_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.890     2.114    clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  delay_pipeline8_reg[7]/C
                         clock pessimism             -0.502     1.612    
    SLICE_X6Y11          FDCE (Hold_fdce_C_D)         0.064     1.676    delay_pipeline8_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 delay_pipeline3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.596    clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  delay_pipeline3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  delay_pipeline3_reg[1]/Q
                         net (fo=3, routed)           0.121     1.859    delay_pipeline3[1]
    SLICE_X5Y9           FDCE                                         r  delay_pipeline4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.891     2.115    clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  delay_pipeline4_reg[1]/C
                         clock pessimism             -0.502     1.613    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.070     1.683    delay_pipeline4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 delay_pipeline8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline9_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.596    clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  delay_pipeline8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  delay_pipeline8_reg[2]/Q
                         net (fo=2, routed)           0.125     1.863    delay_pipeline8[2]
    SLICE_X7Y13          FDCE                                         r  delay_pipeline9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.887     2.111    clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  delay_pipeline9_reg[2]/C
                         clock pessimism             -0.502     1.609    
    SLICE_X7Y13          FDCE (Hold_fdce_C_D)         0.071     1.680    delay_pipeline9_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 delay_pipeline3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.619     1.594    clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  delay_pipeline3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.735 r  delay_pipeline3_reg[5]/Q
                         net (fo=3, routed)           0.126     1.861    delay_pipeline3[5]
    SLICE_X5Y15          FDCE                                         r  delay_pipeline4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.886     2.110    clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  delay_pipeline4_reg[5]/C
                         clock pessimism             -0.502     1.608    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.070     1.678    delay_pipeline4_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 delay_pipeline5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.596    clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  delay_pipeline5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  delay_pipeline5_reg[0]/Q
                         net (fo=1, routed)           0.116     1.853    delay_pipeline5[0]
    SLICE_X4Y10          FDCE                                         r  tem_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.890     2.114    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  tem_5_reg[0]/C
                         clock pessimism             -0.505     1.609    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.060     1.669    tem_5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 delay_pipeline1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.617     1.592    clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  delay_pipeline1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.733 r  delay_pipeline1_reg[3]/Q
                         net (fo=3, routed)           0.131     1.864    delay_pipeline1[3]
    SLICE_X7Y16          FDCE                                         r  delay_pipeline2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.885     2.109    clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  delay_pipeline2_reg[3]/C
                         clock pessimism             -0.502     1.607    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.070     1.677    delay_pipeline2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 delay_pipeline1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.617     1.592    clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  delay_pipeline1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.733 r  delay_pipeline1_reg[1]/Q
                         net (fo=3, routed)           0.130     1.863    delay_pipeline1[1]
    SLICE_X7Y16          FDCE                                         r  delay_pipeline2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.885     2.109    clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  delay_pipeline2_reg[1]/C
                         clock pessimism             -0.502     1.607    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.066     1.673    delay_pipeline2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 delay_pipeline1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.781%)  route 0.103ns (29.219%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.617     1.592    clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  delay_pipeline1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.733 r  delay_pipeline1_reg[7]/Q
                         net (fo=3, routed)           0.103     1.836    delay_pipeline1[7]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  tem_1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.881    tem_1[7]_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  tem_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    tem_10[7]
    SLICE_X6Y17          FDCE                                         r  tem_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.884     2.108    clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  tem_1_reg[7]/C
                         clock pessimism             -0.503     1.605    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.134     1.739    tem_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    FIR_OUT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    FIR_OUT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    FIR_OUT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    FIR_OUT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    FIR_OUT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    FIR_OUT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    FIR_OUT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    FIR_OUT_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    FIR_OUT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    multi4/multi_data_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    multi4/multi_data_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    multi4/multi_data_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    delay_pipeline1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    delay_pipeline1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    delay_pipeline1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    tem_1_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    FIR_OUT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    FIR_OUT_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    FIR_OUT_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    delay_pipeline4_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    delay_pipeline4_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    delay_pipeline4_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     delay_pipeline5_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    delay_pipeline5_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    delay_pipeline9_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    delay_pipeline9_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     multi3/multi_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     multi3/multi_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     multi3/multi_data_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline1_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.080ns (10.733%)  route 8.980ns (89.267%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.334    10.060    multi5_n_1
    SLICE_X7Y18          FDCE                                         f  delay_pipeline1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  delay_pipeline1_reg[4]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.192    delay_pipeline1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline1_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.080ns (10.733%)  route 8.980ns (89.267%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.334    10.060    multi5_n_1
    SLICE_X7Y18          FDCE                                         f  delay_pipeline1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  delay_pipeline1_reg[5]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.192    delay_pipeline1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline1_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.080ns (10.733%)  route 8.980ns (89.267%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.334    10.060    multi5_n_1
    SLICE_X7Y18          FDCE                                         f  delay_pipeline1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  delay_pipeline1_reg[6]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.192    delay_pipeline1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi4/multi_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 1.080ns (10.758%)  route 8.957ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.310    10.036    multi4/multi_data_reg[16]_2
    SLICE_X5Y18          FDCE                                         f  multi4/multi_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    multi4/CLK
    SLICE_X5Y18          FDCE                                         r  multi4/multi_data_reg[14]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.192    multi4/multi_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi4/multi_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 1.080ns (10.758%)  route 8.957ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.310    10.036    multi4/multi_data_reg[16]_2
    SLICE_X5Y18          FDCE                                         f  multi4/multi_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    multi4/CLK
    SLICE_X5Y18          FDCE                                         r  multi4/multi_data_reg[15]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.192    multi4/multi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi4/multi_data_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 1.080ns (10.758%)  route 8.957ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.310    10.036    multi4/multi_data_reg[16]_2
    SLICE_X5Y18          FDCE                                         f  multi4/multi_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    multi4/CLK
    SLICE_X5Y18          FDCE                                         r  multi4/multi_data_reg[16]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.192    multi4/multi_data_reg[16]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_1_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.080ns (10.733%)  route 8.980ns (89.267%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.334    10.060    multi5_n_1
    SLICE_X6Y18          FDCE                                         f  tem_1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    14.632    clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  tem_1_reg[8]/C
                         clock pessimism              0.000    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.319    14.278    tem_1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline2_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 1.080ns (10.879%)  route 8.846ns (89.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.199     9.925    multi5_n_1
    SLICE_X7Y15          FDCE                                         f  delay_pipeline2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.649    14.636    clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  delay_pipeline2_reg[2]/C
                         clock pessimism              0.000    14.636    
                         clock uncertainty           -0.035    14.601    
    SLICE_X7Y15          FDCE (Recov_fdce_C_CLR)     -0.405    14.196    delay_pipeline2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 1.080ns (10.891%)  route 8.834ns (89.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 14.634 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.188     9.914    multi5_n_1
    SLICE_X7Y17          FDCE                                         f  delay_pipeline1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.647    14.634    clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  delay_pipeline1_reg[1]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.035    14.599    
    SLICE_X7Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.194    delay_pipeline1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 1.080ns (10.891%)  route 8.834ns (89.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 14.634 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.646     5.602    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     5.726 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         4.188     9.914    multi5_n_1
    SLICE_X7Y17          FDCE                                         f  delay_pipeline1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    10.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.647    14.634    clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  delay_pipeline1_reg[2]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.035    14.599    
    SLICE_X7Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.194    delay_pipeline1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  4.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.230ns (7.588%)  route 2.797ns (92.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.085     2.527    multi3/multi_data_reg[14]_1
    SLICE_X0Y7           FDCE                                         f  multi3/multi_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X0Y7           FDCE                                         r  multi3/multi_data_reg[0]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.067     2.085    multi3/multi_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.230ns (7.588%)  route 2.797ns (92.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.085     2.527    multi3/multi_data_reg[14]_1
    SLICE_X0Y7           FDCE                                         f  multi3/multi_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X0Y7           FDCE                                         r  multi3/multi_data_reg[1]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.067     2.085    multi3/multi_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.230ns (7.588%)  route 2.797ns (92.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.085     2.527    multi3/multi_data_reg[14]_1
    SLICE_X0Y7           FDCE                                         f  multi3/multi_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X0Y7           FDCE                                         r  multi3/multi_data_reg[2]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.067     2.085    multi3/multi_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.230ns (7.588%)  route 2.797ns (92.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.085     2.527    multi3/multi_data_reg[14]_1
    SLICE_X0Y7           FDCE                                         f  multi3/multi_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X0Y7           FDCE                                         r  multi3/multi_data_reg[3]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.067     2.085    multi3/multi_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.230ns (7.332%)  route 2.903ns (92.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.191     2.633    multi3/multi_data_reg[14]_1
    SLICE_X1Y8           FDCE                                         f  multi3/multi_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X1Y8           FDCE                                         r  multi3/multi_data_reg[4]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     2.060    multi3/multi_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.230ns (7.332%)  route 2.903ns (92.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.191     2.633    multi3/multi_data_reg[14]_1
    SLICE_X1Y8           FDCE                                         f  multi3/multi_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X1Y8           FDCE                                         r  multi3/multi_data_reg[5]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     2.060    multi3/multi_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.230ns (7.332%)  route 2.903ns (92.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.191     2.633    multi3/multi_data_reg[14]_1
    SLICE_X1Y8           FDCE                                         f  multi3/multi_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X1Y8           FDCE                                         r  multi3/multi_data_reg[6]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     2.060    multi3/multi_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi3/multi_data_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.230ns (7.332%)  route 2.903ns (92.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.191     2.633    multi3/multi_data_reg[14]_1
    SLICE_X1Y8           FDCE                                         f  multi3/multi_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    multi3/CLK
    SLICE_X1Y8           FDCE                                         r  multi3/multi_data_reg[7]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     2.060    multi3/multi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline5_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.230ns (7.170%)  route 2.974ns (92.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.262     2.703    multi5_n_1
    SLICE_X0Y9           FDCE                                         f  delay_pipeline5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  delay_pipeline5_reg[1]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.067     2.085    delay_pipeline5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.230ns (7.170%)  route 2.974ns (92.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    W6                                                0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    W6                   IBUF (Prop_ibuf_I_O)         0.185    -0.315 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.712     1.397    multi5/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  multi5/delay_pipeline1[7]_i_1/O
                         net (fo=198, routed)         1.262     2.703    multi5_n_1
    SLICE_X0Y9           FDCE                                         f  tem_5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.892     2.116    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  tem_5_reg[1]/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.067     2.085    tem_5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.619    





