uartfifo.v,verilog,xil_defaultlib,../../../../pipelined.gen/sources_1/ip/uartfifo/sim/uartfifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
