<stg><name>cabac_top_Pipeline_VITIS_LOOP_40_1</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %zext_ln40_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %icmp_ln79_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln79_1

]]></Node>
<StgValue><ssdm name="icmp_ln79_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %icmp_ln79_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln79

]]></Node>
<StgValue><ssdm name="icmp_ln79_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="6">
<![CDATA[
newFuncRoot:4 %zext_ln40_cast = zext i6 %zext_ln40_read

]]></Node>
<StgValue><ssdm name="zext_ln40_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %i = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln40 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln40 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln40 = br i1 %icmp_ln40, void %.split10, void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit.loopexit3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
.split10:0 %i_1_cast = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln79_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:2 %B_FRAME_INIT_VALS_addr = getelementptr i8 %B_FRAME_INIT_VALS, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="B_FRAME_INIT_VALS_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln79_read" val="1"/>
<literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:3 %P_FRAME_INIT_VALS_addr = getelementptr i8 %P_FRAME_INIT_VALS, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="P_FRAME_INIT_VALS_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln79_read" val="0"/>
<literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:4 %I_FRAME_INIT_VALS_addr = getelementptr i8 %I_FRAME_INIT_VALS, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="I_FRAME_INIT_VALS_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln79_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="3">
<![CDATA[
.split10:5 %B_FRAME_INIT_VALS_load = load i3 %B_FRAME_INIT_VALS_addr

]]></Node>
<StgValue><ssdm name="B_FRAME_INIT_VALS_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln79_read" val="1"/>
<literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="3">
<![CDATA[
.split10:6 %P_FRAME_INIT_VALS_load = load i3 %P_FRAME_INIT_VALS_addr

]]></Node>
<StgValue><ssdm name="P_FRAME_INIT_VALS_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln79_read" val="0"/>
<literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="3">
<![CDATA[
.split10:7 %I_FRAME_INIT_VALS_load = load i3 %I_FRAME_INIT_VALS_addr

]]></Node>
<StgValue><ssdm name="I_FRAME_INIT_VALS_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split10:36 %store_ln40 = store i3 %add_ln40, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="3">
<![CDATA[
.split10:5 %B_FRAME_INIT_VALS_load = load i3 %B_FRAME_INIT_VALS_addr

]]></Node>
<StgValue><ssdm name="B_FRAME_INIT_VALS_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_read" val="1"/>
<literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="3">
<![CDATA[
.split10:6 %P_FRAME_INIT_VALS_load = load i3 %P_FRAME_INIT_VALS_addr

]]></Node>
<StgValue><ssdm name="P_FRAME_INIT_VALS_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_read" val="0"/>
<literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="3">
<![CDATA[
.split10:7 %I_FRAME_INIT_VALS_load = load i3 %I_FRAME_INIT_VALS_addr

]]></Node>
<StgValue><ssdm name="I_FRAME_INIT_VALS_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split10:8 %select_ln41 = select i1 %icmp_ln79_read, i8 %P_FRAME_INIT_VALS_load, i8 %I_FRAME_INIT_VALS_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split10:9 %select_ln41_1 = select i1 %icmp_ln79_1_read, i8 %B_FRAME_INIT_VALS_load, i8 %select_ln41

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:10 %trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln41_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="4">
<![CDATA[
.split10:11 %zext_ln11 = zext i4 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.split10:12 %and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln1, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="6">
<![CDATA[
.split10:13 %zext_ln11_2 = zext i6 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln11_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:14 %add_ln11 = add i7 %zext_ln11, i7 83

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:15 %slope = add i7 %add_ln11, i7 %zext_ln11_2

]]></Node>
<StgValue><ssdm name="slope"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8">
<![CDATA[
.split10:17 %trunc_ln12 = trunc i8 %select_ln41_1

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="7">
<![CDATA[
.split10:16 %sext_ln11 = sext i7 %slope

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split10:20 %mul_ln14 = mul i13 %sext_ln11, i13 %zext_ln40_cast

]]></Node>
<StgValue><ssdm name="mul_ln14"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:21 %trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %mul_ln14, i32 4, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split10:18 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="7">
<![CDATA[
.split10:19 %zext_ln14 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="9">
<![CDATA[
.split10:22 %sext_ln14 = sext i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:23 %add_ln14 = add i10 %sext_ln14, i10 1008

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:24 %add_ln14_1 = add i10 %add_ln14, i10 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:25 %icmp_ln8 = icmp_slt  i10 %add_ln14_1, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split10:26 %select_ln8 = select i1 %icmp_ln8, i10 1, i10 %add_ln14_1

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="10">
<![CDATA[
.split10:27 %trunc_ln13 = trunc i10 %select_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:28 %icmp_ln14 = icmp_ult  i10 %select_ln8, i10 126

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split10:29 %initState = select i1 %icmp_ln14, i7 %trunc_ln13, i7 126

]]></Node>
<StgValue><ssdm name="initState"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split10:30 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %initState, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit.loopexit3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:31 %xor_ln16 = xor i7 %initState, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:32 %sub_ln16 = sub i7 63, i7 %initState

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split10:33 %select_ln16 = select i1 %tmp, i7 %xor_ln16, i7 %sub_ln16

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.split10:34 %ctxState = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln16, i1 %tmp

]]></Node>
<StgValue><ssdm name="ctxState"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split10:35 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %streamCtxRAM, i8 %ctxState

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split10:37 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
