#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000068d5f0 .scope module, "main" "main" 2 22;
 .timescale 0 0;
v00000000006e9b20_0 .net "Q", 0 0, L_000000000068cf20;  1 drivers
v00000000006e9bc0_0 .net "Qb", 0 0, L_00000000006ea020;  1 drivers
v00000000006e9c60_0 .var "R", 0 0;
v00000000006e9d00_0 .var "S", 0 0;
S_000000000033e160 .scope module, "nand_latch" "nand_latch" 2 26, 2 12 0, S_000000000068d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "Qb"
L_000000000068cf20 .functor NAND 1, v00000000006e9d00_0, L_00000000006ea020, C4<1>, C4<1>;
L_00000000006ea020 .functor NAND 1, v00000000006e9c60_0, L_000000000068cf20, C4<1>, C4<1>;
v000000000033e2e0_0 .net "Q", 0 0, L_000000000068cf20;  alias, 1 drivers
v000000000068d770_0 .net "Qb", 0 0, L_00000000006ea020;  alias, 1 drivers
v000000000068d810_0 .net "R", 0 0, v00000000006e9c60_0;  1 drivers
v00000000006e9a80_0 .net "S", 0 0, v00000000006e9d00_0;  1 drivers
S_000000000033dfe0 .scope module, "nor_latch" "nor_latch" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "Qb"
o0000000000691c88 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000006ea090 .functor NOR 1, o0000000000691c88, L_00000000006ea100, C4<0>, C4<0>;
o0000000000691c58 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000006ea100 .functor NOR 1, o0000000000691c58, L_00000000006ea090, C4<0>, C4<0>;
v00000000006e9da0_0 .net "Q", 0 0, L_00000000006ea090;  1 drivers
v00000000006e9e40_0 .net "Qb", 0 0, L_00000000006ea100;  1 drivers
v00000000006e9ee0_0 .net "R", 0 0, o0000000000691c58;  0 drivers
v00000000006e9f80_0 .net "S", 0 0, o0000000000691c88;  0 drivers
    .scope S_000000000068d5f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006e9d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006e9c60_0, 0, 1;
    %vpi_call 2 32 "$dumpfile", "srlatch.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000000000068d5f0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v00000000006e9d00_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v00000000006e9d00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000068d5f0;
T_2 ;
    %delay 300, 0;
    %load/vec4 v00000000006e9c60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v00000000006e9c60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000068d5f0;
T_3 ;
    %delay 1000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:/Users/User/Desktop/verilog-practice/SRLatch/srlatch.v";
