{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port clk_600m_p -pg 1 -y 1080 -defaultsOSRD
preplace port DDR -pg 1 -y 790 -defaultsOSRD
preplace port fpga_en -pg 1 -y 580 -defaultsOSRD
preplace port clk_in_n -pg 1 -y 550 -defaultsOSRD
preplace port spi_data -pg 1 -y 440 -defaultsOSRD
preplace port clk_in_p -pg 1 -y 530 -defaultsOSRD
preplace port tmp_SCK -pg 1 -y 950 -defaultsOSRD
preplace port spi_read -pg 1 -y 480 -defaultsOSRD
preplace port tmp_SS -pg 1 -y 970 -defaultsOSRD
preplace port tmp_SDO -pg 1 -y 1010 -defaultsOSRD
preplace port spi_clk -pg 1 -y 420 -defaultsOSRD
preplace port spi_out -pg 1 -y 420 -defaultsOSRD
preplace port tmp2_DQ -pg 1 -y 710 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 810 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 560 -defaultsOSRD
preplace port clk_600m_n -pg 1 -y 1100 -defaultsOSRD
preplace port spi_write -pg 1 -y 460 -defaultsOSRD
preplace portBus ctr_sig_w -pg 1 -y 240 -defaultsOSRD
preplace portBus decoder -pg 1 -y 220 -defaultsOSRD
preplace portBus out_top_n -pg 1 -y 590 -defaultsOSRD
preplace portBus out_top_p -pg 1 -y 570 -defaultsOSRD
preplace inst proc_sys_reset_100M -pg 1 -lvl 1 -y 770 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst processing_system -pg 1 -lvl 3 -y 850 -defaultsOSRD
preplace inst axi_gpio_temp_sensor -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst decoder -pg 1 -lvl 5 -y 250 -defaultsOSRD
preplace inst dma_interface -pg 1 -lvl 2 -y 560 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -y 880 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 350 -defaultsOSRD
preplace inst reserved -pg 1 -lvl 2 -y 270 -defaultsOSRD
preplace inst clk_to_sensor -pg 1 -lvl 2 -y 1090 -defaultsOSRD
preplace inst receiver_0 -pg 1 -lvl 1 -y 560 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -y 600 -defaultsOSRD
preplace inst MSXBO_FDMA_0 -pg 1 -lvl 3 -y 350 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 930 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 100 -defaultsOSRD
preplace inst spi_config -pg 1 -lvl 5 -y 500 -defaultsOSRD
preplace inst proc_sys_reset_50M -pg 1 -lvl 3 -y 610 -defaultsOSRD
preplace inst axi_interconnect_dma -pg 1 -lvl 2 -y 820 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 4 1230J 780 1510J 790 NJ 790 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 1500
preplace netloc decoder_xhs_out 1 0 6 -80 680 310J 690 690J 700 1180J 770 1550J 780 1910
preplace netloc clk_in_p_1 1 0 1 NJ
preplace netloc sing2diff_0_clk_out_n 1 2 5 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ
preplace netloc receiver_0_img 1 1 1 380
preplace netloc clk_in_n_1 1 0 1 NJ
preplace netloc data_in_from_pins_n_0_1 1 0 1 NJ
preplace netloc clk_wiz_0_locked 1 0 3 -90 1020 350 430 700J
preplace netloc spi_config_0_spi_clk_out 1 5 2 NJ 420 NJ
preplace netloc spi_config_0_spi_write 1 5 2 NJ 460 NJ
preplace netloc decoder_0_ctr_sig_w 1 5 2 NJ 240 NJ
preplace netloc data_in_from_pins_p_0_1 1 0 1 NJ
preplace netloc proc_sys_reset_50M_interconnect_aresetn 1 3 1 1240
preplace netloc processing_system_SPI0_SS_O 1 3 4 1230J 820 NJ 820 1960J 780 2250J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1960
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1200
preplace netloc sing2diff_0_clk_out_p 1 2 5 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ
preplace netloc receiver_0_data_valid 1 1 1 320
preplace netloc dma_interface_pkg_wr_areq 1 2 1 690
preplace netloc proc_sys_reset_100M_peripheral_aresetn 1 0 2 -80 440 290
preplace netloc decoder_decoder_done 1 5 1 1950
preplace netloc processing_system_FCLK_RESET0_N 1 0 4 -100 1040 410J 1030 NJ 1030 1170
preplace netloc clk_wiz_0_decoder 1 1 4 330 420 730 480 1230 440 1540
preplace netloc proc_sys_reset_50M_peripheral_aresetn 1 3 2 1190 760 1520
preplace netloc ARESETN_1 1 1 3 370 410 720 510 1210
preplace netloc clk_wiz_0_receiver 1 0 4 -100 430 300 220 740 520 1220
preplace netloc spi_out_0_1 1 0 5 -100J 210 NJ 210 NJ 210 NJ 210 1530J
preplace netloc spi_config_0_spi_data 1 5 2 NJ 440 NJ
preplace netloc MSXBO_FDMA_0_M00_AXI 1 1 3 390 160 NJ 160 1200
preplace netloc spi_config_exposure_time 1 4 2 1560 20 1920
preplace netloc SPI0_MISO_I_0_1 1 0 4 NJ 1010 NJ 1010 NJ 1010 1190
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1500
preplace netloc MSXBO_FDMA_0_pkg_wr_last 1 1 3 410 200 NJ 200 1190
preplace netloc spi_config_fpga_en 1 5 2 NJ 580 NJ
preplace netloc spi_config_all_done 1 5 1 1920
preplace netloc xlconstant_0_dout 1 2 1 770
preplace netloc xlconcat_0_dout 1 3 4 1170J 800 NJ 800 1930J 760 2230
preplace netloc processing_system7_0_FIXED_IO 1 3 4 NJ 810 NJ 810 NJ 810 NJ
preplace netloc dma_interface_frame_saved 1 2 4 770J 490 1200J 350 NJ 350 1940
preplace netloc dma_interface_pkg_wr_size 1 2 1 760
preplace netloc receiver_0_pos_x 1 1 1 360
preplace netloc spi_config_0_frame_req_cnt 1 4 2 1570 340 1890
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 710 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 690
preplace netloc reserved_dout 1 2 1 680J
preplace netloc clk_wiz_0_clk_to_sensor 1 1 1 300
preplace netloc receiver_0_pos_y 1 1 1 340
preplace netloc decoder_0_decoder 1 5 2 NJ 220 NJ
preplace netloc spi_config_0_BRAM_PROT 1 5 1 1930
preplace netloc dma_interface_pkg_wr_data 1 2 1 710
preplace netloc MSXBO_FDMA_0_pkg_wr_en 1 1 3 400 170 NJ 170 1230
preplace netloc spi_config_0_spi_read 1 5 2 NJ 480 NJ
preplace netloc spi_config_0_frame_req 1 0 6 -90 180 NJ 180 NJ 180 NJ 180 1550 30 1900
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1510
preplace netloc spi_config_sys_rst_n 1 5 2 NJ 560 NJ
preplace netloc receiver_0_frame_valid 1 1 1 310
preplace netloc dma_interface_pkg_wr_addr 1 2 1 750
preplace netloc processing_system_FCLK_CLK0 1 0 4 -80 1030 390J 1020 NJ 1020 1180
preplace netloc processing_system_SPI0_SCLK_O 1 3 4 NJ 850 NJ 850 1970J 800 2240J
levelinfo -pg 1 -120 120 550 970 1370 1730 2130 2270 -top 0 -bot 1250
",
}
{
   da_axi4_cnt: "10",
   da_board_cnt: "4",
   da_clkrst_cnt: "10",
   da_ps7_cnt: "1",
}
