0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sim_1/new/test_bench.v,1666818976,verilog,,,,test_bench,,,,,,,,
C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/imports/new/SSI_Library.v,1666207455,verilog,,C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/top_module.v,,TRI;and_gate;nand_gate;nor_gate;not_gate;or_gate;xnor_gate;xor_gate,,,,,,,,
C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/MSI_Library.v,1666821588,verilog,,C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/imports/new/SSI_Library.v,,DECODER;DEMUX;ENCODER;MUX,,,,,,,,
C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/top_module.v,1666821093,verilog,,C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sim_1/new/test_bench.v,,top_module,,,,,,,,
