
VGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d44  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000984  08001ecc  08001ecc  00002ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002850  08002850  00004060  2**0
                  CONTENTS
  4 .ARM          00000008  08002850  08002850  00003850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002858  08002858  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002858  08002858  00003858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800285c  0800285c  0000385c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08002860  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012d18  20000060  080028c0  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012d78  080028c0  00004d78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000662c  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001088  00000000  00000000  0000a6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000790  00000000  00000000  0000b748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b0  00000000  00000000  0000bed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000de4f  00000000  00000000  0000c488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005f28  00000000  00000000  0001a2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00047c0c  00000000  00000000  000201ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00067e0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002120  00000000  00000000  00067e50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00069f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000060 	.word	0x20000060
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001eb4 	.word	0x08001eb4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000064 	.word	0x20000064
 80001c4:	08001eb4 	.word	0x08001eb4

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <contains>:

static int aantal_kleur = sizeof(kleuren) / sizeof(kleuren[0]);
static int aantal_fontnaam = sizeof(fontnamen) / sizeof(fontnamen[0]);
static int aantal_stijl = sizeof(stijlen) / sizeof(stijlen[0]);

static int contains(const char *items[], const int aantal, const char *item) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b086      	sub	sp, #24
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	60f8      	str	r0, [r7, #12]
 80001f4:	60b9      	str	r1, [r7, #8]
 80001f6:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < aantal; i++) {
 80001f8:	2300      	movs	r3, #0
 80001fa:	617b      	str	r3, [r7, #20]
 80001fc:	e010      	b.n	8000220 <contains+0x34>
		if (strcmp(item, items[i]) == 0) {
 80001fe:	697b      	ldr	r3, [r7, #20]
 8000200:	009b      	lsls	r3, r3, #2
 8000202:	68fa      	ldr	r2, [r7, #12]
 8000204:	4413      	add	r3, r2
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4619      	mov	r1, r3
 800020a:	6878      	ldr	r0, [r7, #4]
 800020c:	f7ff ffdc 	bl	80001c8 <strcmp>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d101      	bne.n	800021a <contains+0x2e>
			return 1;  // gevonden
 8000216:	2301      	movs	r3, #1
 8000218:	e007      	b.n	800022a <contains+0x3e>
	for (int i = 0; i < aantal; i++) {
 800021a:	697b      	ldr	r3, [r7, #20]
 800021c:	3301      	adds	r3, #1
 800021e:	617b      	str	r3, [r7, #20]
 8000220:	697a      	ldr	r2, [r7, #20]
 8000222:	68bb      	ldr	r3, [r7, #8]
 8000224:	429a      	cmp	r2, r3
 8000226:	dbea      	blt.n	80001fe <contains+0x12>
		}
	}
	return 0;  // niet gevonden
 8000228:	2300      	movs	r3, #0
}
 800022a:	4618      	mov	r0, r3
 800022c:	3718      	adds	r7, #24
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <validColor>:

int validColor(const char *kleur) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	return contains(kleuren, aantal_kleur, kleur);
 800023c:	4b05      	ldr	r3, [pc, #20]	@ (8000254 <validColor+0x20>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	687a      	ldr	r2, [r7, #4]
 8000242:	4619      	mov	r1, r3
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <validColor+0x24>)
 8000246:	f7ff ffd1 	bl	80001ec <contains>
 800024a:	4603      	mov	r3, r0
}
 800024c:	4618      	mov	r0, r3
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000050 	.word	0x20000050
 8000258:	20000000 	.word	0x20000000

0800025c <validFont>:

int validFont(const char *fontnaam) {
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
	return contains(fontnamen, aantal_fontnaam, fontnaam);
 8000264:	4b05      	ldr	r3, [pc, #20]	@ (800027c <validFont+0x20>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4619      	mov	r1, r3
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <validFont+0x24>)
 800026e:	f7ff ffbd 	bl	80001ec <contains>
 8000272:	4603      	mov	r3, r0
}
 8000274:	4618      	mov	r0, r3
 8000276:	3708      	adds	r7, #8
 8000278:	46bd      	mov	sp, r7
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000054 	.word	0x20000054
 8000280:	2000003c 	.word	0x2000003c

08000284 <validFontstijl>:

int validFontstijl(const char *stijl) {
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	return contains(stijlen, aantal_stijl, stijl);
 800028c:	4b05      	ldr	r3, [pc, #20]	@ (80002a4 <validFontstijl+0x20>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	4619      	mov	r1, r3
 8000294:	4804      	ldr	r0, [pc, #16]	@ (80002a8 <validFontstijl+0x24>)
 8000296:	f7ff ffa9 	bl	80001ec <contains>
 800029a:	4603      	mov	r3, r0
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000058 	.word	0x20000058
 80002a8:	20000044 	.word	0x20000044

080002ac <kleurToCode>:

uint8_t kleurToCode(char kleur[]) {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	uint8_t code;

	if (strcmp(kleur, "zwart") == 0) code = VGA_COL_BLACK;
 80002b4:	494c      	ldr	r1, [pc, #304]	@ (80003e8 <kleurToCode+0x13c>)
 80002b6:	6878      	ldr	r0, [r7, #4]
 80002b8:	f7ff ff86 	bl	80001c8 <strcmp>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d102      	bne.n	80002c8 <kleurToCode+0x1c>
 80002c2:	2300      	movs	r3, #0
 80002c4:	73fb      	strb	r3, [r7, #15]
 80002c6:	e08a      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "blauw") == 0) code = VGA_COL_BLUE;
 80002c8:	4948      	ldr	r1, [pc, #288]	@ (80003ec <kleurToCode+0x140>)
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f7ff ff7c 	bl	80001c8 <strcmp>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d102      	bne.n	80002dc <kleurToCode+0x30>
 80002d6:	2303      	movs	r3, #3
 80002d8:	73fb      	strb	r3, [r7, #15]
 80002da:	e080      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtblauw") == 0) code = VGA_COL_LIGHT_BLUE;
 80002dc:	4944      	ldr	r1, [pc, #272]	@ (80003f0 <kleurToCode+0x144>)
 80002de:	6878      	ldr	r0, [r7, #4]
 80002e0:	f7ff ff72 	bl	80001c8 <strcmp>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d102      	bne.n	80002f0 <kleurToCode+0x44>
 80002ea:	235f      	movs	r3, #95	@ 0x5f
 80002ec:	73fb      	strb	r3, [r7, #15]
 80002ee:	e076      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "groen") == 0) code = VGA_COL_GREEN;
 80002f0:	4940      	ldr	r1, [pc, #256]	@ (80003f4 <kleurToCode+0x148>)
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f7ff ff68 	bl	80001c8 <strcmp>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d102      	bne.n	8000304 <kleurToCode+0x58>
 80002fe:	231c      	movs	r3, #28
 8000300:	73fb      	strb	r3, [r7, #15]
 8000302:	e06c      	b.n	80003de <kleurToCode+0x132>
 	else if (strcmp(kleur, "lichtgroen") == 0) code = VGA_COL_LIGHT_GREEN;
 8000304:	493c      	ldr	r1, [pc, #240]	@ (80003f8 <kleurToCode+0x14c>)
 8000306:	6878      	ldr	r0, [r7, #4]
 8000308:	f7ff ff5e 	bl	80001c8 <strcmp>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d102      	bne.n	8000318 <kleurToCode+0x6c>
 8000312:	239e      	movs	r3, #158	@ 0x9e
 8000314:	73fb      	strb	r3, [r7, #15]
 8000316:	e062      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "cyaan") == 0) code = VGA_COL_CYAN;
 8000318:	4938      	ldr	r1, [pc, #224]	@ (80003fc <kleurToCode+0x150>)
 800031a:	6878      	ldr	r0, [r7, #4]
 800031c:	f7ff ff54 	bl	80001c8 <strcmp>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d102      	bne.n	800032c <kleurToCode+0x80>
 8000326:	231f      	movs	r3, #31
 8000328:	73fb      	strb	r3, [r7, #15]
 800032a:	e058      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtcyaan") == 0) code = VGA_COL_LIGHT_CYAN;
 800032c:	4934      	ldr	r1, [pc, #208]	@ (8000400 <kleurToCode+0x154>)
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f7ff ff4a 	bl	80001c8 <strcmp>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d102      	bne.n	8000340 <kleurToCode+0x94>
 800033a:	23df      	movs	r3, #223	@ 0xdf
 800033c:	73fb      	strb	r3, [r7, #15]
 800033e:	e04e      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "rood") == 0) code = VGA_COL_RED;
 8000340:	4930      	ldr	r1, [pc, #192]	@ (8000404 <kleurToCode+0x158>)
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	f7ff ff40 	bl	80001c8 <strcmp>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d102      	bne.n	8000354 <kleurToCode+0xa8>
 800034e:	23e0      	movs	r3, #224	@ 0xe0
 8000350:	73fb      	strb	r3, [r7, #15]
 8000352:	e044      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtrood") == 0) code = VGA_COL_LIGHT_RED;
 8000354:	492c      	ldr	r1, [pc, #176]	@ (8000408 <kleurToCode+0x15c>)
 8000356:	6878      	ldr	r0, [r7, #4]
 8000358:	f7ff ff36 	bl	80001c8 <strcmp>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d102      	bne.n	8000368 <kleurToCode+0xbc>
 8000362:	23f2      	movs	r3, #242	@ 0xf2
 8000364:	73fb      	strb	r3, [r7, #15]
 8000366:	e03a      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "magenta") == 0) code = VGA_COL_MAGENTA;
 8000368:	4928      	ldr	r1, [pc, #160]	@ (800040c <kleurToCode+0x160>)
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f7ff ff2c 	bl	80001c8 <strcmp>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d102      	bne.n	800037c <kleurToCode+0xd0>
 8000376:	23e3      	movs	r3, #227	@ 0xe3
 8000378:	73fb      	strb	r3, [r7, #15]
 800037a:	e030      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtmagenta") == 0) code = VGA_COL_LIGHT_MAGENTA;
 800037c:	4924      	ldr	r1, [pc, #144]	@ (8000410 <kleurToCode+0x164>)
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f7ff ff22 	bl	80001c8 <strcmp>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d102      	bne.n	8000390 <kleurToCode+0xe4>
 800038a:	23f7      	movs	r3, #247	@ 0xf7
 800038c:	73fb      	strb	r3, [r7, #15]
 800038e:	e026      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "bruin") == 0) code = VGA_COL_BROWN;
 8000390:	4920      	ldr	r1, [pc, #128]	@ (8000414 <kleurToCode+0x168>)
 8000392:	6878      	ldr	r0, [r7, #4]
 8000394:	f7ff ff18 	bl	80001c8 <strcmp>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d102      	bne.n	80003a4 <kleurToCode+0xf8>
 800039e:	2388      	movs	r3, #136	@ 0x88
 80003a0:	73fb      	strb	r3, [r7, #15]
 80003a2:	e01c      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "geel") == 0) code = VGA_COL_YELLOW;
 80003a4:	491c      	ldr	r1, [pc, #112]	@ (8000418 <kleurToCode+0x16c>)
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f7ff ff0e 	bl	80001c8 <strcmp>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d102      	bne.n	80003b8 <kleurToCode+0x10c>
 80003b2:	23fc      	movs	r3, #252	@ 0xfc
 80003b4:	73fb      	strb	r3, [r7, #15]
 80003b6:	e012      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "grijs") == 0) code = VGA_COL_GREY;
 80003b8:	4918      	ldr	r1, [pc, #96]	@ (800041c <kleurToCode+0x170>)
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f7ff ff04 	bl	80001c8 <strcmp>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d102      	bne.n	80003cc <kleurToCode+0x120>
 80003c6:	2392      	movs	r3, #146	@ 0x92
 80003c8:	73fb      	strb	r3, [r7, #15]
 80003ca:	e008      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "wit") == 0) code = VGA_COL_WHITE;
 80003cc:	4914      	ldr	r1, [pc, #80]	@ (8000420 <kleurToCode+0x174>)
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f7ff fefa 	bl	80001c8 <strcmp>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d101      	bne.n	80003de <kleurToCode+0x132>
 80003da:	23ff      	movs	r3, #255	@ 0xff
 80003dc:	73fb      	strb	r3, [r7, #15]
	return code;
 80003de:	7bfb      	ldrb	r3, [r7, #15]
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	3710      	adds	r7, #16
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	08001ecc 	.word	0x08001ecc
 80003ec:	08001ed4 	.word	0x08001ed4
 80003f0:	08001edc 	.word	0x08001edc
 80003f4:	08001ee8 	.word	0x08001ee8
 80003f8:	08001ef0 	.word	0x08001ef0
 80003fc:	08001efc 	.word	0x08001efc
 8000400:	08001f04 	.word	0x08001f04
 8000404:	08001f10 	.word	0x08001f10
 8000408:	08001f18 	.word	0x08001f18
 800040c:	08001f24 	.word	0x08001f24
 8000410:	08001f2c 	.word	0x08001f2c
 8000414:	08001f3c 	.word	0x08001f3c
 8000418:	08001f44 	.word	0x08001f44
 800041c:	08001f4c 	.word	0x08001f4c
 8000420:	08001f54 	.word	0x08001f54

08000424 <tekst>:

    return OK;
}

// Teken tekst
Resultaat tekst(int x, int y, char kleur[20], const char tekst[100], const char fontnaam[20], int fontgrootte, const char fontstijl[20]) {
 8000424:	b5b0      	push	{r4, r5, r7, lr}
 8000426:	b08a      	sub	sp, #40	@ 0x28
 8000428:	af04      	add	r7, sp, #16
 800042a:	60f8      	str	r0, [r7, #12]
 800042c:	60b9      	str	r1, [r7, #8]
 800042e:	607a      	str	r2, [r7, #4]
 8000430:	603b      	str	r3, [r7, #0]
    if (x < 0 || x >= SCHERM_BREEDTE || y < 0 || y >= SCHERM_HOOGTE)
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	2b00      	cmp	r3, #0
 8000436:	db09      	blt.n	800044c <tekst+0x28>
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800043e:	da05      	bge.n	800044c <tekst+0x28>
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	2b00      	cmp	r3, #0
 8000444:	db02      	blt.n	800044c <tekst+0x28>
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	2bef      	cmp	r3, #239	@ 0xef
 800044a:	dd01      	ble.n	8000450 <tekst+0x2c>
        return ERROR_OUT_OF_BOUNDS;
 800044c:	236d      	movs	r3, #109	@ 0x6d
 800044e:	e048      	b.n	80004e2 <tekst+0xbe>

    if (strlen(tekst) > 100)
 8000450:	6838      	ldr	r0, [r7, #0]
 8000452:	f7ff fec3 	bl	80001dc <strlen>
 8000456:	4603      	mov	r3, r0
 8000458:	2b64      	cmp	r3, #100	@ 0x64
 800045a:	d901      	bls.n	8000460 <tekst+0x3c>
        return ERROR_TEXT_TOO_LONG;
 800045c:	236e      	movs	r3, #110	@ 0x6e
 800045e:	e040      	b.n	80004e2 <tekst+0xbe>

    if (!validColor(kleur))
 8000460:	6878      	ldr	r0, [r7, #4]
 8000462:	f7ff fee7 	bl	8000234 <validColor>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d101      	bne.n	8000470 <tekst+0x4c>
        return ERROR_INVALID_COLOR;
 800046c:	2365      	movs	r3, #101	@ 0x65
 800046e:	e038      	b.n	80004e2 <tekst+0xbe>
    if (!validFont(fontnaam))
 8000470:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000472:	f7ff fef3 	bl	800025c <validFont>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d101      	bne.n	8000480 <tekst+0x5c>
        return ERROR_INVALID_PARAM_FONTNAME;
 800047c:	2369      	movs	r3, #105	@ 0x69
 800047e:	e030      	b.n	80004e2 <tekst+0xbe>
    if (!validFontstijl(fontstijl))
 8000480:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000482:	f7ff feff 	bl	8000284 <validFontstijl>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d101      	bne.n	8000490 <tekst+0x6c>
        return ERROR_INVALID_PARAM_FONSTYLE;
 800048c:	236b      	movs	r3, #107	@ 0x6b
 800048e:	e028      	b.n	80004e2 <tekst+0xbe>
    if (fontgrootte != 1 && fontgrootte != 2)
 8000490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000492:	2b01      	cmp	r3, #1
 8000494:	d004      	beq.n	80004a0 <tekst+0x7c>
 8000496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000498:	2b02      	cmp	r3, #2
 800049a:	d001      	beq.n	80004a0 <tekst+0x7c>
        return ERROR_INVALID_PARAM_FONTSIZE;
 800049c:	236a      	movs	r3, #106	@ 0x6a
 800049e:	e020      	b.n	80004e2 <tekst+0xbe>

	//int status = UB_VGA_DrawText(10, 20, "zwart","the quick brown fox jumps over the lazy dog", "consolas", 1, "vet");
    int status = UB_VGA_DrawText(x, y, kleurToCode(kleur), tekst, fontnaam, fontgrootte, fontstijl);
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	b29c      	uxth	r4, r3
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	b29d      	uxth	r5, r3
 80004a8:	6878      	ldr	r0, [r7, #4]
 80004aa:	f7ff feff 	bl	80002ac <kleurToCode>
 80004ae:	4603      	mov	r3, r0
 80004b0:	4619      	mov	r1, r3
 80004b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80004b8:	9202      	str	r2, [sp, #8]
 80004ba:	9301      	str	r3, [sp, #4]
 80004bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004be:	9300      	str	r3, [sp, #0]
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	460a      	mov	r2, r1
 80004c4:	4629      	mov	r1, r5
 80004c6:	4620      	mov	r0, r4
 80004c8:	f000 fcbe 	bl	8000e48 <UB_VGA_DrawText>
 80004cc:	4603      	mov	r3, r0
 80004ce:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d004      	beq.n	80004e0 <tekst+0xbc>
        return vgaStatusToResultaat(status);
 80004d6:	6978      	ldr	r0, [r7, #20]
 80004d8:	f000 f89d 	bl	8000616 <vgaStatusToResultaat>
 80004dc:	4603      	mov	r3, r0
 80004de:	e000      	b.n	80004e2 <tekst+0xbe>
    }

    return OK;
 80004e0:	2364      	movs	r3, #100	@ 0x64
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3718      	adds	r7, #24
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bdb0      	pop	{r4, r5, r7, pc}

080004ea <clearscherm>:
    }
    return OK;
}

// Wis het scherm
Resultaat clearscherm(char kleur[20]) {
 80004ea:	b580      	push	{r7, lr}
 80004ec:	b084      	sub	sp, #16
 80004ee:	af00      	add	r7, sp, #0
 80004f0:	6078      	str	r0, [r7, #4]
    if (!validColor(kleur))
 80004f2:	6878      	ldr	r0, [r7, #4]
 80004f4:	f7ff fe9e 	bl	8000234 <validColor>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d101      	bne.n	8000502 <clearscherm+0x18>
        return ERROR_INVALID_COLOR;
 80004fe:	2365      	movs	r3, #101	@ 0x65
 8000500:	e011      	b.n	8000526 <clearscherm+0x3c>

    //stuur naar VGA scherm
    int status = UB_VGA_FillScreen(kleurToCode(kleur));
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f7ff fed2 	bl	80002ac <kleurToCode>
 8000508:	4603      	mov	r3, r0
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f9f6 	bl	80008fc <UB_VGA_FillScreen>
 8000510:	4603      	mov	r3, r0
 8000512:	60fb      	str	r3, [r7, #12]
    if (status != 0) {
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d004      	beq.n	8000524 <clearscherm+0x3a>
        return vgaStatusToResultaat(status);
 800051a:	68f8      	ldr	r0, [r7, #12]
 800051c:	f000 f87b 	bl	8000616 <vgaStatusToResultaat>
 8000520:	4603      	mov	r3, r0
 8000522:	e000      	b.n	8000526 <clearscherm+0x3c>
    }

    return OK;
 8000524:	2364      	movs	r3, #100	@ 0x64
}
 8000526:	4618      	mov	r0, r3
 8000528:	3710      	adds	r7, #16
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
	...

08000530 <wacht>:
    HAL_Delay((uint32_t)msecs);

    return OK;
}*/

Resultaat wacht(int msecs) {
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
    if (msecs < 0) return ERROR_INVALID_PARAM;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2b00      	cmp	r3, #0
 800053c:	da01      	bge.n	8000542 <wacht+0x12>
 800053e:	236c      	movs	r3, #108	@ 0x6c
 8000540:	e016      	b.n	8000570 <wacht+0x40>

    // Gebruik de CPU frequentie om te berekenen hoeveel loops we nodig hebben
    // Voor een F407 op 168MHz is dit ongeveer:
    uint32_t count = msecs * (SystemCoreClock / 10000);
 8000542:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <wacht+0x4c>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a0e      	ldr	r2, [pc, #56]	@ (8000580 <wacht+0x50>)
 8000548:	fba2 2303 	umull	r2, r3, r2, r3
 800054c:	0b5b      	lsrs	r3, r3, #13
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	fb02 f303 	mul.w	r3, r2, r3
 8000554:	60fb      	str	r3, [r7, #12]

    for (volatile uint32_t i = 0; i < count; i++) {
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	e004      	b.n	8000566 <wacht+0x36>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800055c:	bf00      	nop
}
 800055e:	bf00      	nop
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	3301      	adds	r3, #1
 8000564:	60bb      	str	r3, [r7, #8]
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	68fa      	ldr	r2, [r7, #12]
 800056a:	429a      	cmp	r2, r3
 800056c:	d8f6      	bhi.n	800055c <wacht+0x2c>
        __NOP(); // Doe niets
    }

    return OK;
 800056e:	2364      	movs	r3, #100	@ 0x64
}
 8000570:	4618      	mov	r0, r3
 8000572:	3714      	adds	r7, #20
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	2000005c 	.word	0x2000005c
 8000580:	d1b71759 	.word	0xd1b71759

08000584 <cirkel>:
    }

    return OK;
}

Resultaat cirkel(int x, int y, int radius, char kleur[20]) {
 8000584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000586:	b087      	sub	sp, #28
 8000588:	af00      	add	r7, sp, #0
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	60b9      	str	r1, [r7, #8]
 800058e:	607a      	str	r2, [r7, #4]
 8000590:	603b      	str	r3, [r7, #0]
    if (radius <= 0) {
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b00      	cmp	r3, #0
 8000596:	dc01      	bgt.n	800059c <cirkel+0x18>
        return ERROR_INVALID_PARAM; // Straal moet positief zijn
 8000598:	236c      	movs	r3, #108	@ 0x6c
 800059a:	e038      	b.n	800060e <cirkel+0x8a>
    }
    // Controleer of de hele cirkel binnen de schermgrenzen valt
    if (x - radius < 0 || x + radius >= SCHERM_BREEDTE || y - radius < 0 || y + radius >= SCHERM_HOOGTE) {
 800059c:	68fa      	ldr	r2, [r7, #12]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db0f      	blt.n	80005c6 <cirkel+0x42>
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4413      	add	r3, r2
 80005ac:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005b0:	da09      	bge.n	80005c6 <cirkel+0x42>
 80005b2:	68ba      	ldr	r2, [r7, #8]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db04      	blt.n	80005c6 <cirkel+0x42>
 80005bc:	68ba      	ldr	r2, [r7, #8]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4413      	add	r3, r2
 80005c2:	2bef      	cmp	r3, #239	@ 0xef
 80005c4:	dd01      	ble.n	80005ca <cirkel+0x46>
        return ERROR_OUT_OF_BOUNDS;
 80005c6:	236d      	movs	r3, #109	@ 0x6d
 80005c8:	e021      	b.n	800060e <cirkel+0x8a>
    }
    if (!validColor(kleur)) {
 80005ca:	6838      	ldr	r0, [r7, #0]
 80005cc:	f7ff fe32 	bl	8000234 <validColor>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d101      	bne.n	80005da <cirkel+0x56>
        return ERROR_INVALID_COLOR;
 80005d6:	2365      	movs	r3, #101	@ 0x65
 80005d8:	e019      	b.n	800060e <cirkel+0x8a>
    }

    // stuur naar VGA scherm
    int status = UB_VGA_DrawCircle(x, y, radius, kleurToCode(kleur));
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	b29c      	uxth	r4, r3
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	b29d      	uxth	r5, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	b29e      	uxth	r6, r3
 80005e6:	6838      	ldr	r0, [r7, #0]
 80005e8:	f7ff fe60 	bl	80002ac <kleurToCode>
 80005ec:	4603      	mov	r3, r0
 80005ee:	4632      	mov	r2, r6
 80005f0:	4629      	mov	r1, r5
 80005f2:	4620      	mov	r0, r4
 80005f4:	f000 fb7e 	bl	8000cf4 <UB_VGA_DrawCircle>
 80005f8:	4603      	mov	r3, r0
 80005fa:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d004      	beq.n	800060c <cirkel+0x88>
        return vgaStatusToResultaat(status);
 8000602:	6978      	ldr	r0, [r7, #20]
 8000604:	f000 f807 	bl	8000616 <vgaStatusToResultaat>
 8000608:	4603      	mov	r3, r0
 800060a:	e000      	b.n	800060e <cirkel+0x8a>
    }

    return OK;
 800060c:	2364      	movs	r3, #100	@ 0x64
}
 800060e:	4618      	mov	r0, r3
 8000610:	371c      	adds	r7, #28
 8000612:	46bd      	mov	sp, r7
 8000614:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000616 <vgaStatusToResultaat>:
    }

    return OK;
}

Resultaat vgaStatusToResultaat(int status) {
 8000616:	b480      	push	{r7}
 8000618:	b083      	sub	sp, #12
 800061a:	af00      	add	r7, sp, #0
 800061c:	6078      	str	r0, [r7, #4]
    switch (status) {
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2b02      	cmp	r3, #2
 8000622:	d00d      	beq.n	8000640 <vgaStatusToResultaat+0x2a>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2b02      	cmp	r3, #2
 8000628:	dc0c      	bgt.n	8000644 <vgaStatusToResultaat+0x2e>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d003      	beq.n	8000638 <vgaStatusToResultaat+0x22>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d002      	beq.n	800063c <vgaStatusToResultaat+0x26>
 8000636:	e005      	b.n	8000644 <vgaStatusToResultaat+0x2e>
        case 0:
            return OK;  // Alles OK
 8000638:	2364      	movs	r3, #100	@ 0x64
 800063a:	e004      	b.n	8000646 <vgaStatusToResultaat+0x30>
        case 1:
            return ERROR_VGA_INVALID_COORDINATE;
 800063c:	23ca      	movs	r3, #202	@ 0xca
 800063e:	e002      	b.n	8000646 <vgaStatusToResultaat+0x30>
        case 2:
            return ERROR_VGA_INVALID_PARAMETER;
 8000640:	23cb      	movs	r3, #203	@ 0xcb
 8000642:	e000      	b.n	8000646 <vgaStatusToResultaat+0x30>
        default:
            return ERROR_VGA;
 8000644:	23c9      	movs	r3, #201	@ 0xc9
    }
}
 8000646:	4618      	mov	r0, r3
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
	...

08000654 <LED_Init>:

#define RCC_AHB1ENR (*(volatile uint32_t*)(RCC_BASE + 0x30))
#define GPIOD_MODER (*(volatile uint32_t*)(GPIOD_BASE + 0x00))
#define GPIOD_ODR   (*(volatile uint32_t*)(GPIOD_BASE + 0x14))

void LED_Init(void) {
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
    // 1️⃣ Clock enable voor GPIOD
    RCC_AHB1ENR |= (1 << 3); // GPIODEN = 1
 800065a:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <LED_Init+0x60>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a15      	ldr	r2, [pc, #84]	@ (80006b4 <LED_Init+0x60>)
 8000660:	f043 0308 	orr.w	r3, r3, #8
 8000664:	6013      	str	r3, [r2, #0]

    // 2️⃣ PD12–PD15 als output
    for (int i = 12; i <= 15; i++) {
 8000666:	230c      	movs	r3, #12
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	e019      	b.n	80006a0 <LED_Init+0x4c>
        GPIOD_MODER &= ~(3 << (i*2)); // clear MODER
 800066c:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <LED_Init+0x64>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	0052      	lsls	r2, r2, #1
 8000674:	2103      	movs	r1, #3
 8000676:	fa01 f202 	lsl.w	r2, r1, r2
 800067a:	43d2      	mvns	r2, r2
 800067c:	4611      	mov	r1, r2
 800067e:	4a0e      	ldr	r2, [pc, #56]	@ (80006b8 <LED_Init+0x64>)
 8000680:	400b      	ands	r3, r1
 8000682:	6013      	str	r3, [r2, #0]
        GPIOD_MODER |=  (1 << (i*2)); // output mode
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <LED_Init+0x64>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	2101      	movs	r1, #1
 800068e:	fa01 f202 	lsl.w	r2, r1, r2
 8000692:	4611      	mov	r1, r2
 8000694:	4a08      	ldr	r2, [pc, #32]	@ (80006b8 <LED_Init+0x64>)
 8000696:	430b      	orrs	r3, r1
 8000698:	6013      	str	r3, [r2, #0]
    for (int i = 12; i <= 15; i++) {
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3301      	adds	r3, #1
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2b0f      	cmp	r3, #15
 80006a4:	dde2      	ble.n	800066c <LED_Init+0x18>
    }
}
 80006a6:	bf00      	nop
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	40023830 	.word	0x40023830
 80006b8:	40020c00 	.word	0x40020c00

080006bc <LED_On>:

void LED_On(int led) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    // LED 0 = PD12, 1 = PD13, 2 = PD14, 3 = PD15
    if (led < 0 || led > 3) return;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	db14      	blt.n	80006f4 <LED_On+0x38>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b03      	cmp	r3, #3
 80006ce:	dc11      	bgt.n	80006f4 <LED_On+0x38>

    // Eerst alle LEDjes uit
    GPIOD_ODR &= ~((1 << 12) | (1 << 13) | (1 << 14) | (1 << 15));
 80006d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000700 <LED_On+0x44>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a0a      	ldr	r2, [pc, #40]	@ (8000700 <LED_On+0x44>)
 80006d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80006da:	6013      	str	r3, [r2, #0]

    // Dan het juiste LEDje aan
    GPIOD_ODR |= (1 << (12 + led));
 80006dc:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <LED_On+0x44>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	320c      	adds	r2, #12
 80006e4:	2101      	movs	r1, #1
 80006e6:	fa01 f202 	lsl.w	r2, r1, r2
 80006ea:	4611      	mov	r1, r2
 80006ec:	4a04      	ldr	r2, [pc, #16]	@ (8000700 <LED_On+0x44>)
 80006ee:	430b      	orrs	r3, r1
 80006f0:	6013      	str	r3, [r2, #0]
 80006f2:	e000      	b.n	80006f6 <LED_On+0x3a>
    if (led < 0 || led > 3) return;
 80006f4:	bf00      	nop
}
 80006f6:	370c      	adds	r7, #12
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	40020c14 	.word	0x40020c14

08000704 <main>:

int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af04      	add	r7, sp, #16
	SystemInit(); // System speed to 168MHz
 800070a:	f001 fadb 	bl	8001cc4 <SystemInit>

	UB_VGA_Screen_Init(); // Init VGA-Screen
 800070e:	f000 f8b5 	bl	800087c <UB_VGA_Screen_Init>

	LED_Init();   // LED configureren
 8000712:	f7ff ff9f 	bl	8000654 <LED_Init>

	//clearscherm function
	if (clearscherm("wit")==100) {
 8000716:	4822      	ldr	r0, [pc, #136]	@ (80007a0 <main+0x9c>)
 8000718:	f7ff fee7 	bl	80004ea <clearscherm>
 800071c:	4603      	mov	r3, r0
 800071e:	2b64      	cmp	r3, #100	@ 0x64
 8000720:	d103      	bne.n	800072a <main+0x26>
		LED_On(0);
 8000722:	2000      	movs	r0, #0
 8000724:	f7ff ffca 	bl	80006bc <LED_On>
 8000728:	e002      	b.n	8000730 <main+0x2c>
	} else {
		LED_On(1);
 800072a:	2001      	movs	r0, #1
 800072c:	f7ff ffc6 	bl	80006bc <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

	if (cirkel(120,160,79,"groen")==100) {
 8000730:	4b1c      	ldr	r3, [pc, #112]	@ (80007a4 <main+0xa0>)
 8000732:	224f      	movs	r2, #79	@ 0x4f
 8000734:	21a0      	movs	r1, #160	@ 0xa0
 8000736:	2078      	movs	r0, #120	@ 0x78
 8000738:	f7ff ff24 	bl	8000584 <cirkel>
 800073c:	4603      	mov	r3, r0
 800073e:	2b64      	cmp	r3, #100	@ 0x64
 8000740:	d103      	bne.n	800074a <main+0x46>
		LED_On(0);
 8000742:	2000      	movs	r0, #0
 8000744:	f7ff ffba 	bl	80006bc <LED_On>
 8000748:	e002      	b.n	8000750 <main+0x4c>
	} else {
		LED_On(1);
 800074a:	2001      	movs	r0, #1
 800074c:	f7ff ffb6 	bl	80006bc <LED_On>
	}

	if (wacht(5000)==100) {
 8000750:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000754:	f7ff feec 	bl	8000530 <wacht>
 8000758:	4603      	mov	r3, r0
 800075a:	2b64      	cmp	r3, #100	@ 0x64
 800075c:	d103      	bne.n	8000766 <main+0x62>
		LED_On(0);
 800075e:	2000      	movs	r0, #0
 8000760:	f7ff ffac 	bl	80006bc <LED_On>
 8000764:	e002      	b.n	800076c <main+0x68>
	} else {
		LED_On(1);
 8000766:	2001      	movs	r0, #1
 8000768:	f7ff ffa8 	bl	80006bc <LED_On>
	}

	if (tekst(10,20, "zwart","the quick brown fox jumps over the lazy dog", "consolas", 2, "vet")==100) {
 800076c:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <main+0xa4>)
 800076e:	9302      	str	r3, [sp, #8]
 8000770:	2302      	movs	r3, #2
 8000772:	9301      	str	r3, [sp, #4]
 8000774:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <main+0xa8>)
 8000776:	9300      	str	r3, [sp, #0]
 8000778:	4b0d      	ldr	r3, [pc, #52]	@ (80007b0 <main+0xac>)
 800077a:	4a0e      	ldr	r2, [pc, #56]	@ (80007b4 <main+0xb0>)
 800077c:	2114      	movs	r1, #20
 800077e:	200a      	movs	r0, #10
 8000780:	f7ff fe50 	bl	8000424 <tekst>
 8000784:	4603      	mov	r3, r0
 8000786:	2b64      	cmp	r3, #100	@ 0x64
 8000788:	d103      	bne.n	8000792 <main+0x8e>
		LED_On(0);
 800078a:	2000      	movs	r0, #0
 800078c:	f7ff ff96 	bl	80006bc <LED_On>
 8000790:	e003      	b.n	800079a <main+0x96>
	} else {
		LED_On(1);
 8000792:	2001      	movs	r0, #1
 8000794:	f7ff ff92 	bl	80006bc <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

  while(1)
 8000798:	bf00      	nop
 800079a:	bf00      	nop
 800079c:	e7fd      	b.n	800079a <main+0x96>
 800079e:	bf00      	nop
 80007a0:	08001f80 	.word	0x08001f80
 80007a4:	08001f84 	.word	0x08001f84
 80007a8:	08001fc0 	.word	0x08001fc0
 80007ac:	08001fc4 	.word	0x08001fc4
 80007b0:	08001f8c 	.word	0x08001f8c
 80007b4:	08001fb8 	.word	0x08001fb8

080007b8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80007c0:	2300      	movs	r3, #0
 80007c2:	73fb      	strb	r3, [r7, #15]
 80007c4:	2300      	movs	r3, #0
 80007c6:	73bb      	strb	r3, [r7, #14]
 80007c8:	230f      	movs	r3, #15
 80007ca:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	78db      	ldrb	r3, [r3, #3]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d039      	beq.n	8000848 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80007d4:	4b27      	ldr	r3, [pc, #156]	@ (8000874 <NVIC_Init+0xbc>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	43db      	mvns	r3, r3
 80007da:	0a1b      	lsrs	r3, r3, #8
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	f003 0307 	and.w	r3, r3, #7
 80007e2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	f1c3 0304 	rsb	r3, r3, #4
 80007ea:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80007ec:	7b7a      	ldrb	r2, [r7, #13]
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	fa42 f303 	asr.w	r3, r2, r3
 80007f4:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	785b      	ldrb	r3, [r3, #1]
 80007fa:	461a      	mov	r2, r3
 80007fc:	7bbb      	ldrb	r3, [r7, #14]
 80007fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000802:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	789a      	ldrb	r2, [r3, #2]
 8000808:	7b7b      	ldrb	r3, [r7, #13]
 800080a:	4013      	ands	r3, r2
 800080c:	b2da      	uxtb	r2, r3
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	4313      	orrs	r3, r2
 8000812:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000814:	7bfb      	ldrb	r3, [r7, #15]
 8000816:	011b      	lsls	r3, r3, #4
 8000818:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800081a:	4a17      	ldr	r2, [pc, #92]	@ (8000878 <NVIC_Init+0xc0>)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	4413      	add	r3, r2
 8000822:	7bfa      	ldrb	r2, [r7, #15]
 8000824:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000830:	4911      	ldr	r1, [pc, #68]	@ (8000878 <NVIC_Init+0xc0>)
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	7812      	ldrb	r2, [r2, #0]
 8000836:	0952      	lsrs	r2, r2, #5
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800083c:	2201      	movs	r2, #1
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000842:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000846:	e00f      	b.n	8000868 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000850:	4909      	ldr	r1, [pc, #36]	@ (8000878 <NVIC_Init+0xc0>)
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	7812      	ldrb	r2, [r2, #0]
 8000856:	0952      	lsrs	r2, r2, #5
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800085c:	2201      	movs	r2, #1
 800085e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000860:	f100 0320 	add.w	r3, r0, #32
 8000864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000868:	bf00      	nop
 800086a:	3714      	adds	r7, #20
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	e000ed00 	.word	0xe000ed00
 8000878:	e000e100 	.word	0xe000e100

0800087c <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 8000882:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <UB_VGA_Screen_Init+0x74>)
 8000884:	2200      	movs	r2, #0
 8000886:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8000888:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <UB_VGA_Screen_Init+0x74>)
 800088a:	2200      	movs	r2, #0
 800088c:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <UB_VGA_Screen_Init+0x74>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000894:	2300      	movs	r3, #0
 8000896:	80bb      	strh	r3, [r7, #4]
 8000898:	e017      	b.n	80008ca <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 800089a:	2300      	movs	r3, #0
 800089c:	80fb      	strh	r3, [r7, #6]
 800089e:	e00d      	b.n	80008bc <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 80008a0:	88ba      	ldrh	r2, [r7, #4]
 80008a2:	4613      	mov	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	4413      	add	r3, r2
 80008a8:	019b      	lsls	r3, r3, #6
 80008aa:	441a      	add	r2, r3
 80008ac:	88fb      	ldrh	r3, [r7, #6]
 80008ae:	4413      	add	r3, r2
 80008b0:	4a10      	ldr	r2, [pc, #64]	@ (80008f4 <UB_VGA_Screen_Init+0x78>)
 80008b2:	2100      	movs	r1, #0
 80008b4:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	3301      	adds	r3, #1
 80008ba:	80fb      	strh	r3, [r7, #6]
 80008bc:	88fb      	ldrh	r3, [r7, #6]
 80008be:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80008c2:	d9ed      	bls.n	80008a0 <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80008c4:	88bb      	ldrh	r3, [r7, #4]
 80008c6:	3301      	adds	r3, #1
 80008c8:	80bb      	strh	r3, [r7, #4]
 80008ca:	88bb      	ldrh	r3, [r7, #4]
 80008cc:	2bef      	cmp	r3, #239	@ 0xef
 80008ce:	d9e4      	bls.n	800089a <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 80008d0:	f000 f860 	bl	8000994 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 80008d4:	f000 f8b2 	bl	8000a3c <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 80008d8:	f000 f940 	bl	8000b5c <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 80008dc:	f000 f912 	bl	8000b04 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <UB_VGA_Screen_Init+0x7c>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a02      	ldr	r2, [pc, #8]	@ (80008f0 <UB_VGA_Screen_Init+0x74>)
 80008e6:	6093      	str	r3, [r2, #8]
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	2000007c 	.word	0x2000007c
 80008f4:	20000088 	.word	0x20000088
 80008f8:	40026488 	.word	0x40026488

080008fc <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
VGA_Status UB_VGA_FillScreen(uint8_t color)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000906:	2300      	movs	r3, #0
 8000908:	81bb      	strh	r3, [r7, #12]
 800090a:	e012      	b.n	8000932 <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 800090c:	2300      	movs	r3, #0
 800090e:	81fb      	strh	r3, [r7, #14]
 8000910:	e008      	b.n	8000924 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8000912:	79fa      	ldrb	r2, [r7, #7]
 8000914:	89b9      	ldrh	r1, [r7, #12]
 8000916:	89fb      	ldrh	r3, [r7, #14]
 8000918:	4618      	mov	r0, r3
 800091a:	f000 f813 	bl	8000944 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 800091e:	89fb      	ldrh	r3, [r7, #14]
 8000920:	3301      	adds	r3, #1
 8000922:	81fb      	strh	r3, [r7, #14]
 8000924:	89fb      	ldrh	r3, [r7, #14]
 8000926:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800092a:	d3f2      	bcc.n	8000912 <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 800092c:	89bb      	ldrh	r3, [r7, #12]
 800092e:	3301      	adds	r3, #1
 8000930:	81bb      	strh	r3, [r7, #12]
 8000932:	89bb      	ldrh	r3, [r7, #12]
 8000934:	2bef      	cmp	r3, #239	@ 0xef
 8000936:	d9e9      	bls.n	800090c <UB_VGA_FillScreen+0x10>
    }
  }
  return VGA_SUCCESS;
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
VGA_Status UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	80fb      	strh	r3, [r7, #6]
 800094e:	460b      	mov	r3, r1
 8000950:	80bb      	strh	r3, [r7, #4]
 8000952:	4613      	mov	r3, r2
 8000954:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) return VGA_ERROR_INVALID_COORDINATE;
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800095c:	d301      	bcc.n	8000962 <UB_VGA_SetPixel+0x1e>
 800095e:	2301      	movs	r3, #1
 8000960:	e010      	b.n	8000984 <UB_VGA_SetPixel+0x40>
  if(yp>=VGA_DISPLAY_Y) return VGA_ERROR_INVALID_COORDINATE;
 8000962:	88bb      	ldrh	r3, [r7, #4]
 8000964:	2bef      	cmp	r3, #239	@ 0xef
 8000966:	d901      	bls.n	800096c <UB_VGA_SetPixel+0x28>
 8000968:	2301      	movs	r3, #1
 800096a:	e00b      	b.n	8000984 <UB_VGA_SetPixel+0x40>

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 800096c:	88ba      	ldrh	r2, [r7, #4]
 800096e:	4613      	mov	r3, r2
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	4413      	add	r3, r2
 8000974:	019b      	lsls	r3, r3, #6
 8000976:	441a      	add	r2, r3
 8000978:	88fb      	ldrh	r3, [r7, #6]
 800097a:	4413      	add	r3, r2
 800097c:	4904      	ldr	r1, [pc, #16]	@ (8000990 <UB_VGA_SetPixel+0x4c>)
 800097e:	78fa      	ldrb	r2, [r7, #3]
 8000980:	54ca      	strb	r2, [r1, r3]

  return VGA_SUCCESS;
 8000982:	2300      	movs	r3, #0
}
 8000984:	4618      	mov	r0, r3
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	20000088 	.word	0x20000088

08000994 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800099a:	2101      	movs	r1, #1
 800099c:	2010      	movs	r0, #16
 800099e:	f000 ff03 	bl	80017a8 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 80009a2:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80009a6:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80009a8:	2301      	movs	r3, #1
 80009aa:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80009ac:	2300      	movs	r3, #0
 80009ae:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80009b0:	2301      	movs	r3, #1
 80009b2:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80009b4:	2303      	movs	r3, #3
 80009b6:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 80009b8:	463b      	mov	r3, r7
 80009ba:	4619      	mov	r1, r3
 80009bc:	481d      	ldr	r0, [pc, #116]	@ (8000a34 <P_VGA_InitIO+0xa0>)
 80009be:	f000 fe1b 	bl	80015f8 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 80009c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <P_VGA_InitIO+0xa0>)
 80009c4:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 80009c8:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80009ca:	2101      	movs	r1, #1
 80009cc:	2002      	movs	r0, #2
 80009ce:	f000 feeb 	bl	80017a8 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 80009d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80009d8:	2302      	movs	r3, #2
 80009da:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80009dc:	2303      	movs	r3, #3
 80009de:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80009e0:	2300      	movs	r3, #0
 80009e2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 80009e4:	2301      	movs	r3, #1
 80009e6:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80009e8:	463b      	mov	r3, r7
 80009ea:	4619      	mov	r1, r3
 80009ec:	4812      	ldr	r0, [pc, #72]	@ (8000a38 <P_VGA_InitIO+0xa4>)
 80009ee:	f000 fe03 	bl	80015f8 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 80009f2:	2201      	movs	r2, #1
 80009f4:	210b      	movs	r1, #11
 80009f6:	4810      	ldr	r0, [pc, #64]	@ (8000a38 <P_VGA_InitIO+0xa4>)
 80009f8:	f000 fe8d 	bl	8001716 <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80009fc:	2101      	movs	r1, #1
 80009fe:	2002      	movs	r0, #2
 8000a00:	f000 fed2 	bl	80017a8 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a08:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000a12:	2301      	movs	r3, #1
 8000a14:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000a16:	2303      	movs	r3, #3
 8000a18:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a1a:	463b      	mov	r3, r7
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <P_VGA_InitIO+0xa4>)
 8000a20:	f000 fdea 	bl	80015f8 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8000a24:	4b04      	ldr	r3, [pc, #16]	@ (8000a38 <P_VGA_InitIO+0xa4>)
 8000a26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a2a:	831a      	strh	r2, [r3, #24]
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40021000 	.word	0x40021000
 8000a38:	40020400 	.word	0x40020400

08000a3c <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b088      	sub	sp, #32
 8000a40:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000a42:	2101      	movs	r1, #1
 8000a44:	2001      	movs	r0, #1
 8000a46:	f000 feef 	bl	8001828 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8000a4a:	2309      	movs	r3, #9
 8000a4c:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000a56:	2300      	movs	r3, #0
 8000a58:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4827      	ldr	r0, [pc, #156]	@ (8000b00 <P_VGA_InitTIM+0xc4>)
 8000a62:	f000 ff01 	bl	8001868 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000a66:	2101      	movs	r1, #1
 8000a68:	2001      	movs	r0, #1
 8000a6a:	f000 febd 	bl	80017e8 <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8000a6e:	f240 73d1 	movw	r3, #2001	@ 0x7d1
 8000a72:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	4619      	mov	r1, r3
 8000a86:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000a8a:	f000 feed 	bl	8001868 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000a8e:	2360      	movs	r3, #96	@ 0x60
 8000a90:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000a92:	2301      	movs	r3, #1
 8000a94:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8000a96:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000a9a:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8000aa0:	463b      	mov	r3, r7
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000aa8:	f000 ff8a 	bl	80019c0 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000aac:	2108      	movs	r1, #8
 8000aae:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000ab2:	f001 f873 	bl	8001b9c <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000ab6:	2360      	movs	r3, #96	@ 0x60
 8000ab8:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000aba:	2301      	movs	r3, #1
 8000abc:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 8000abe:	23f0      	movs	r3, #240	@ 0xf0
 8000ac0:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8000ac6:	463b      	mov	r3, r7
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000ace:	f000 fffd 	bl	8001acc <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000ad2:	2108      	movs	r1, #8
 8000ad4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000ad8:	f001 f87c 	bl	8001bd4 <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8000adc:	2101      	movs	r1, #1
 8000ade:	4808      	ldr	r0, [pc, #32]	@ (8000b00 <P_VGA_InitTIM+0xc4>)
 8000ae0:	f000 ff2e 	bl	8001940 <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000aea:	f000 ff29 	bl	8001940 <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 8000aee:	2101      	movs	r1, #1
 8000af0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000af4:	f000 ff44 	bl	8001980 <TIM_Cmd>

}
 8000af8:	bf00      	nop
 8000afa:	3720      	adds	r7, #32
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40010000 	.word	0x40010000

08000b04 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2110      	movs	r1, #16
 8000b0e:	4812      	ldr	r0, [pc, #72]	@ (8000b58 <P_VGA_InitINT+0x54>)
 8000b10:	f000 fcb2 	bl	8001478 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 8000b14:	2344      	movs	r3, #68	@ 0x44
 8000b16:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000b20:	2301      	movs	r3, #1
 8000b22:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fe46 	bl	80007b8 <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2108      	movs	r1, #8
 8000b30:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b34:	f001 f86c 	bl	8001c10 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000b38:	231c      	movs	r3, #28
 8000b3a:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000b44:	2301      	movs	r3, #1
 8000b46:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fe34 	bl	80007b8 <NVIC_Init>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40026488 	.word	0x40026488

08000b5c <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b090      	sub	sp, #64	@ 0x40
 8000b60:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8000b62:	2101      	movs	r1, #1
 8000b64:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000b68:	f000 fe1e 	bl	80017a8 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	481b      	ldr	r0, [pc, #108]	@ (8000bdc <P_VGA_InitDMA+0x80>)
 8000b70:	f000 fc66 	bl	8001440 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8000b74:	4819      	ldr	r0, [pc, #100]	@ (8000bdc <P_VGA_InitDMA+0x80>)
 8000b76:	f000 fb37 	bl	80011e8 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8000b7a:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 8000b7e:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 8000b80:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <P_VGA_InitDMA+0x84>)
 8000b82:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8000b84:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <P_VGA_InitDMA+0x88>)
 8000b86:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8000b88:	2340      	movs	r3, #64	@ 0x40
 8000b8a:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8000b8c:	f240 1341 	movw	r3, #321	@ 0x141
 8000b90:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000b92:	2300      	movs	r3, #0
 8000b94:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000b96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9a:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8000ba8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	637b      	str	r3, [r7, #52]	@ 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4806      	ldr	r0, [pc, #24]	@ (8000bdc <P_VGA_InitDMA+0x80>)
 8000bc4:	f000 fbe4 	bl	8001390 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bce:	4806      	ldr	r0, [pc, #24]	@ (8000be8 <P_VGA_InitDMA+0x8c>)
 8000bd0:	f001 f853 	bl	8001c7a <TIM_DMACmd>
}
 8000bd4:	bf00      	nop
 8000bd6:	3740      	adds	r7, #64	@ 0x40
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40026488 	.word	0x40026488
 8000be0:	40021015 	.word	0x40021015
 8000be4:	20000088 	.word	0x20000088
 8000be8:	40010000 	.word	0x40010000

08000bec <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 8000bf0:	2108      	movs	r1, #8
 8000bf2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000bf6:	f001 f82f 	bl	8001c58 <TIM_ClearITPendingBit>
//  NVIC->ISPR[0] = 0x10000000;
//  NVIC->ICPR[0] = 0x10000000;
//  TIM2->SR = (uint16_t)~((uint16_t)0x0008);


  VGA.hsync_cnt++;
 8000bfa:	4b26      	ldr	r3, [pc, #152]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000bfc:	881b      	ldrh	r3, [r3, #0]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	4b24      	ldr	r3, [pc, #144]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c04:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 8000c06:	4b23      	ldr	r3, [pc, #140]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c08:	881b      	ldrh	r3, [r3, #0]
 8000c0a:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8000c0e:	d905      	bls.n	8000c1c <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 8000c10:	4b20      	ldr	r3, [pc, #128]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 8000c16:	4a20      	ldr	r2, [pc, #128]	@ (8000c98 <TIM2_IRQHandler+0xac>)
 8000c18:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c1a:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 8000c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c1e:	881b      	ldrh	r3, [r3, #0]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d804      	bhi.n	8000c2e <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 8000c24:	4b1d      	ldr	r3, [pc, #116]	@ (8000c9c <TIM2_IRQHandler+0xb0>)
 8000c26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c2a:	835a      	strh	r2, [r3, #26]
 8000c2c:	e003      	b.n	8000c36 <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c9c <TIM2_IRQHandler+0xb0>)
 8000c30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c34:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 8000c36:	4b17      	ldr	r3, [pc, #92]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	2b23      	cmp	r3, #35	@ 0x23
 8000c3c:	d927      	bls.n	8000c8e <TIM2_IRQHandler+0xa2>
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	f240 2202 	movw	r2, #514	@ 0x202
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d821      	bhi.n	8000c8e <TIM2_IRQHandler+0xa2>
    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8000c4a:	4a15      	ldr	r2, [pc, #84]	@ (8000ca0 <TIM2_IRQHandler+0xb4>)
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	6013      	str	r3, [r2, #0]
    // set address
    DMA2_Stream5->M0AR=VGA.start_adr;
 8000c52:	4a13      	ldr	r2, [pc, #76]	@ (8000ca0 <TIM2_IRQHandler+0xb4>)
 8000c54:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8000c5a:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <TIM2_IRQHandler+0xb8>)
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	4a10      	ldr	r2, [pc, #64]	@ (8000ca4 <TIM2_IRQHandler+0xb8>)
 8000c62:	f043 0301 	orr.w	r3, r3, #1
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <TIM2_IRQHandler+0xb4>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000ca0 <TIM2_IRQHandler+0xb4>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c78:	881b      	ldrh	r3, [r3, #0]
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d005      	beq.n	8000c8e <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 8000c82:	4b04      	ldr	r3, [pc, #16]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8000c8a:	4a02      	ldr	r2, [pc, #8]	@ (8000c94 <TIM2_IRQHandler+0xa8>)
 8000c8c:	6053      	str	r3, [r2, #4]
    }
  }

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	2000007c 	.word	0x2000007c
 8000c98:	20000088 	.word	0x20000088
 8000c9c:	40020400 	.word	0x40020400
 8000ca0:	40026488 	.word	0x40026488
 8000ca4:	40010000 	.word	0x40010000

08000ca8 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8000cac:	490d      	ldr	r1, [pc, #52]	@ (8000ce4 <DMA2_Stream5_IRQHandler+0x3c>)
 8000cae:	480e      	ldr	r0, [pc, #56]	@ (8000ce8 <DMA2_Stream5_IRQHandler+0x40>)
 8000cb0:	f000 fc1c 	bl	80014ec <DMA_GetITStatus>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d012      	beq.n	8000ce0 <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 8000cba:	490a      	ldr	r1, [pc, #40]	@ (8000ce4 <DMA2_Stream5_IRQHandler+0x3c>)
 8000cbc:	480a      	ldr	r0, [pc, #40]	@ (8000ce8 <DMA2_Stream5_IRQHandler+0x40>)
 8000cbe:	f000 fc6d 	bl	800159c <DMA_ClearITPendingBit>
//    DMA2->HISR = 0x440;
//    DMA2->HISR = (uint32_t)(((uint32_t)0x20008800) & (uint32_t)0x0F7D0F7D );
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cec <DMA2_Stream5_IRQHandler+0x44>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	4a08      	ldr	r2, [pc, #32]	@ (8000cec <DMA2_Stream5_IRQHandler+0x44>)
 8000cca:	f023 0301 	bic.w	r3, r3, #1
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 8000cd2:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <DMA2_Stream5_IRQHandler+0x40>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8000cd8:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <DMA2_Stream5_IRQHandler+0x48>)
 8000cda:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8000cde:	835a      	strh	r2, [r3, #26]
  }
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20008800 	.word	0x20008800
 8000ce8:	40026488 	.word	0x40026488
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <UB_VGA_DrawCircle>:
    }
    return VGA_SUCCESS;
}

VGA_Status UB_VGA_DrawCircle(uint16_t center_x, uint16_t center_y, uint16_t radius, uint8_t color)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	4608      	mov	r0, r1
 8000cfe:	4611      	mov	r1, r2
 8000d00:	461a      	mov	r2, r3
 8000d02:	4623      	mov	r3, r4
 8000d04:	80fb      	strh	r3, [r7, #6]
 8000d06:	4603      	mov	r3, r0
 8000d08:	80bb      	strh	r3, [r7, #4]
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	807b      	strh	r3, [r7, #2]
 8000d0e:	4613      	mov	r3, r2
 8000d10:	707b      	strb	r3, [r7, #1]
    if (radius == 0) return VGA_ERROR_INVALID_PARAMETER;
 8000d12:	887b      	ldrh	r3, [r7, #2]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d101      	bne.n	8000d1c <UB_VGA_DrawCircle+0x28>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e090      	b.n	8000e3e <UB_VGA_DrawCircle+0x14a>

    int16_t x = radius;
 8000d1c:	887b      	ldrh	r3, [r7, #2]
 8000d1e:	81fb      	strh	r3, [r7, #14]
    int16_t y = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	81bb      	strh	r3, [r7, #12]
    int16_t err = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	817b      	strh	r3, [r7, #10]

    while (x >= y)
 8000d28:	e081      	b.n	8000e2e <UB_VGA_DrawCircle+0x13a>
    {
        UB_VGA_SetPixel(center_x + x, center_y + y, color);
 8000d2a:	89fa      	ldrh	r2, [r7, #14]
 8000d2c:	88fb      	ldrh	r3, [r7, #6]
 8000d2e:	4413      	add	r3, r2
 8000d30:	b298      	uxth	r0, r3
 8000d32:	89ba      	ldrh	r2, [r7, #12]
 8000d34:	88bb      	ldrh	r3, [r7, #4]
 8000d36:	4413      	add	r3, r2
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	787a      	ldrb	r2, [r7, #1]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f7ff fe01 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x + y, center_y + x, color);
 8000d42:	89ba      	ldrh	r2, [r7, #12]
 8000d44:	88fb      	ldrh	r3, [r7, #6]
 8000d46:	4413      	add	r3, r2
 8000d48:	b298      	uxth	r0, r3
 8000d4a:	89fa      	ldrh	r2, [r7, #14]
 8000d4c:	88bb      	ldrh	r3, [r7, #4]
 8000d4e:	4413      	add	r3, r2
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	787a      	ldrb	r2, [r7, #1]
 8000d54:	4619      	mov	r1, r3
 8000d56:	f7ff fdf5 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - y, center_y + x, color);
 8000d5a:	89bb      	ldrh	r3, [r7, #12]
 8000d5c:	88fa      	ldrh	r2, [r7, #6]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	b298      	uxth	r0, r3
 8000d62:	89fa      	ldrh	r2, [r7, #14]
 8000d64:	88bb      	ldrh	r3, [r7, #4]
 8000d66:	4413      	add	r3, r2
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	787a      	ldrb	r2, [r7, #1]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f7ff fde9 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - x, center_y + y, color);
 8000d72:	89fb      	ldrh	r3, [r7, #14]
 8000d74:	88fa      	ldrh	r2, [r7, #6]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	b298      	uxth	r0, r3
 8000d7a:	89ba      	ldrh	r2, [r7, #12]
 8000d7c:	88bb      	ldrh	r3, [r7, #4]
 8000d7e:	4413      	add	r3, r2
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	787a      	ldrb	r2, [r7, #1]
 8000d84:	4619      	mov	r1, r3
 8000d86:	f7ff fddd 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - x, center_y - y, color);
 8000d8a:	89fb      	ldrh	r3, [r7, #14]
 8000d8c:	88fa      	ldrh	r2, [r7, #6]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	b298      	uxth	r0, r3
 8000d92:	89bb      	ldrh	r3, [r7, #12]
 8000d94:	88ba      	ldrh	r2, [r7, #4]
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	787a      	ldrb	r2, [r7, #1]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	f7ff fdd1 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - y, center_y - x, color);
 8000da2:	89bb      	ldrh	r3, [r7, #12]
 8000da4:	88fa      	ldrh	r2, [r7, #6]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	b298      	uxth	r0, r3
 8000daa:	89fb      	ldrh	r3, [r7, #14]
 8000dac:	88ba      	ldrh	r2, [r7, #4]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	787a      	ldrb	r2, [r7, #1]
 8000db4:	4619      	mov	r1, r3
 8000db6:	f7ff fdc5 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x + y, center_y - x, color);
 8000dba:	89ba      	ldrh	r2, [r7, #12]
 8000dbc:	88fb      	ldrh	r3, [r7, #6]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	b298      	uxth	r0, r3
 8000dc2:	89fb      	ldrh	r3, [r7, #14]
 8000dc4:	88ba      	ldrh	r2, [r7, #4]
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	787a      	ldrb	r2, [r7, #1]
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f7ff fdb9 	bl	8000944 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x + x, center_y - y, color);
 8000dd2:	89fa      	ldrh	r2, [r7, #14]
 8000dd4:	88fb      	ldrh	r3, [r7, #6]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	b298      	uxth	r0, r3
 8000dda:	89bb      	ldrh	r3, [r7, #12]
 8000ddc:	88ba      	ldrh	r2, [r7, #4]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	787a      	ldrb	r2, [r7, #1]
 8000de4:	4619      	mov	r1, r3
 8000de6:	f7ff fdad 	bl	8000944 <UB_VGA_SetPixel>

        if (err <= 0)
 8000dea:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	dc0c      	bgt.n	8000e0c <UB_VGA_DrawCircle+0x118>
        {
            y += 1;
 8000df2:	89bb      	ldrh	r3, [r7, #12]
 8000df4:	3301      	adds	r3, #1
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	81bb      	strh	r3, [r7, #12]
            err += 2*y + 1;
 8000dfa:	89bb      	ldrh	r3, [r7, #12]
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	897b      	ldrh	r3, [r7, #10]
 8000e02:	4413      	add	r3, r2
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	3301      	adds	r3, #1
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	817b      	strh	r3, [r7, #10]
        }
        if (err > 0)
 8000e0c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	dd0c      	ble.n	8000e2e <UB_VGA_DrawCircle+0x13a>
        {
            x -= 1;
 8000e14:	89fb      	ldrh	r3, [r7, #14]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	81fb      	strh	r3, [r7, #14]
            err -= 2*x + 1;
 8000e1c:	897a      	ldrh	r2, [r7, #10]
 8000e1e:	89fb      	ldrh	r3, [r7, #14]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	817b      	strh	r3, [r7, #10]
    while (x >= y)
 8000e2e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000e32:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	f6bf af77 	bge.w	8000d2a <UB_VGA_DrawCircle+0x36>
        }
    }
    return VGA_SUCCESS;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd90      	pop	{r4, r7, pc}
	...

08000e48 <UB_VGA_DrawText>:

VGA_Status UB_VGA_DrawText(uint16_t x, uint16_t y, uint8_t color, const char* text, const char* font_name, uint8_t size, const char* style)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08e      	sub	sp, #56	@ 0x38
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	4603      	mov	r3, r0
 8000e52:	81fb      	strh	r3, [r7, #14]
 8000e54:	460b      	mov	r3, r1
 8000e56:	81bb      	strh	r3, [r7, #12]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	72fb      	strb	r3, [r7, #11]
    // --- 1. Font Selection (Simplified logic) ---
    const FontDef_t* font_def = NULL; // Default
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	637b      	str	r3, [r7, #52]	@ 0x34
	bool font_found = false;
 8000e60:	2300      	movs	r3, #0
 8000e62:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (font_name != NULL && *font_name != '\0') {
 8000e66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d02a      	beq.n	8000ec2 <UB_VGA_DrawText+0x7a>
 8000e6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d026      	beq.n	8000ec2 <UB_VGA_DrawText+0x7a>
        for (uint8_t i = 0; i < NUM_AVAILABLE_FONTS; i++) {
 8000e74:	2300      	movs	r3, #0
 8000e76:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000e7a:	e01c      	b.n	8000eb6 <UB_VGA_DrawText+0x6e>
            if (strcmp(font_name, available_fonts[i].name) == 0) {
 8000e7c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000e80:	4a9d      	ldr	r2, [pc, #628]	@ (80010f8 <UB_VGA_DrawText+0x2b0>)
 8000e82:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000e86:	4619      	mov	r1, r3
 8000e88:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000e8a:	f7ff f99d 	bl	80001c8 <strcmp>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d10b      	bne.n	8000eac <UB_VGA_DrawText+0x64>
                font_def = available_fonts[i].font_def;
 8000e94:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000e98:	4a97      	ldr	r2, [pc, #604]	@ (80010f8 <UB_VGA_DrawText+0x2b0>)
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	4413      	add	r3, r2
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	637b      	str	r3, [r7, #52]	@ 0x34
				font_found = true;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 8000ea8:	bf00      	nop
        for (uint8_t i = 0; i < NUM_AVAILABLE_FONTS; i++) {
 8000eaa:	e00f      	b.n	8000ecc <UB_VGA_DrawText+0x84>
 8000eac:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000eb6:	2204      	movs	r2, #4
 8000eb8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d3dd      	bcc.n	8000e7c <UB_VGA_DrawText+0x34>
 8000ec0:	e004      	b.n	8000ecc <UB_VGA_DrawText+0x84>
            }
        }
    }
	else
	{
		font_def = available_fonts[0].font_def;
 8000ec2:	4b8e      	ldr	r3, [pc, #568]	@ (80010fc <UB_VGA_DrawText+0x2b4>)
 8000ec4:	637b      	str	r3, [r7, #52]	@ 0x34
		font_found = true;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	}

	if(!font_found) return VGA_ERROR_INVALID_PARAMETER;
 8000ecc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ed0:	f083 0301 	eor.w	r3, r3, #1
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <UB_VGA_DrawText+0x96>
 8000eda:	2302      	movs	r3, #2
 8000edc:	e180      	b.n	80011e0 <UB_VGA_DrawText+0x398>

    // --- 2. Style Parameters ---
    bool is_vet = (style != NULL && strcmp(style, "vet") == 0);
 8000ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d008      	beq.n	8000ef6 <UB_VGA_DrawText+0xae>
 8000ee4:	4986      	ldr	r1, [pc, #536]	@ (8001100 <UB_VGA_DrawText+0x2b8>)
 8000ee6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000ee8:	f7ff f96e 	bl	80001c8 <strcmp>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d101      	bne.n	8000ef6 <UB_VGA_DrawText+0xae>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <UB_VGA_DrawText+0xb0>
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8000efc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bool is_italic = (style != NULL && strcmp(style, "cursief") == 0);
 8000f08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d008      	beq.n	8000f20 <UB_VGA_DrawText+0xd8>
 8000f0e:	497d      	ldr	r1, [pc, #500]	@ (8001104 <UB_VGA_DrawText+0x2bc>)
 8000f10:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000f12:	f7ff f959 	bl	80001c8 <strcmp>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d101      	bne.n	8000f20 <UB_VGA_DrawText+0xd8>
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e000      	b.n	8000f22 <UB_VGA_DrawText+0xda>
 8000f20:	2300      	movs	r3, #0
 8000f22:	f887 3020 	strb.w	r3, [r7, #32]
 8000f26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	f887 3020 	strb.w	r3, [r7, #32]
    if (size == 0) size = 1;
 8000f32:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <UB_VGA_DrawText+0xf8>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

    uint16_t current_x = x;
 8000f40:	89fb      	ldrh	r3, [r7, #14]
 8000f42:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t current_y = y;
 8000f44:	89bb      	ldrh	r3, [r7, #12]
 8000f46:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // --- 3. Draw Loop ---
    while (*text) {
 8000f48:	e144      	b.n	80011d4 <UB_VGA_DrawText+0x38c>
        char character = *text++;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	1c5a      	adds	r2, r3, #1
 8000f4e:	607a      	str	r2, [r7, #4]
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        // Handle Control Characters
        if (character == '\n') {
 8000f56:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f5a:	2b0a      	cmp	r3, #10
 8000f5c:	d110      	bne.n	8000f80 <UB_VGA_DrawText+0x138>
            current_y += (font_def->height * size) + 2;
 8000f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	461a      	mov	r2, r3
 8000f64:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	fb12 f303 	smulbb	r3, r2, r3
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f72:	4413      	add	r3, r2
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	3302      	adds	r3, #2
 8000f78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            current_x = x;
 8000f7a:	89fb      	ldrh	r3, [r7, #14]
 8000f7c:	863b      	strh	r3, [r7, #48]	@ 0x30
            continue;
 8000f7e:	e129      	b.n	80011d4 <UB_VGA_DrawText+0x38c>
        }
        if (character == '\r') continue; // Often usually ignored or resets X
 8000f80:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f84:	2b0d      	cmp	r3, #13
 8000f86:	f000 8124 	beq.w	80011d2 <UB_VGA_DrawText+0x38a>

        // Safe casting/mapping
        if ((unsigned char)character >= 128) character = '?';
 8000f8a:	f997 302d 	ldrsb.w	r3, [r7, #45]	@ 0x2d
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	da02      	bge.n	8000f98 <UB_VGA_DrawText+0x150>
 8000f92:	233f      	movs	r3, #63	@ 0x3f
 8000f94:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        // --- 4. Retrieve Font Data ---
        uint8_t char_width = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        const uint8_t* font_char_data = NULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (font_def->chars == NULL) {
 8000fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d10b      	bne.n	8000fc2 <UB_VGA_DrawText+0x17a>
            // Fixed width assumption (Check if your array needs index * 5 here!)
            char_width = 5;
 8000faa:	2305      	movs	r3, #5
 8000fac:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            font_char_data = font_consolas_data[(uint8_t)character];
 8000fb0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	4a53      	ldr	r2, [pc, #332]	@ (8001108 <UB_VGA_DrawText+0x2c0>)
 8000fbc:	4413      	add	r3, r2
 8000fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fc0:	e00d      	b.n	8000fde <UB_VGA_DrawText+0x196>
        } else {
            // Proportional
            const FontChar_t* font_char = &font_def->chars[(uint8_t)character];
 8000fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fc4:	685a      	ldr	r2, [r3, #4]
 8000fc6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4413      	add	r3, r2
 8000fce:	61fb      	str	r3, [r7, #28]
            char_width = font_char->width;
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            font_char_data = font_char->data;
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        // Fallback for missing char
        if (font_char_data == NULL) {
 8000fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d112      	bne.n	800100a <UB_VGA_DrawText+0x1c2>
             current_x += (char_width > 0 ? char_width : 5) * size;
 8000fe4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <UB_VGA_DrawText+0x1ac>
 8000fec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	e000      	b.n	8000ff6 <UB_VGA_DrawText+0x1ae>
 8000ff4:	2305      	movs	r3, #5
 8000ff6:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	fb13 f302 	smulbb	r3, r3, r2
 8001000:	b29a      	uxth	r2, r3
 8001002:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001004:	4413      	add	r3, r2
 8001006:	863b      	strh	r3, [r7, #48]	@ 0x30
             continue;
 8001008:	e0e4      	b.n	80011d4 <UB_VGA_DrawText+0x38c>
        }

        // --- 5. Rendering ---
        // Pre-calculate spacing parameters outside the inner loops
        uint8_t block_width = is_vet ? (size + 1) : size;
 800100a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <UB_VGA_DrawText+0x1d4>
 8001012:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001016:	3301      	adds	r3, #1
 8001018:	b2db      	uxtb	r3, r3
 800101a:	e001      	b.n	8001020 <UB_VGA_DrawText+0x1d8>
 800101c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001020:	76fb      	strb	r3, [r7, #27]

        for (uint8_t col = 0; col < char_width; col++) {
 8001022:	2300      	movs	r3, #0
 8001024:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001028:	e096      	b.n	8001158 <UB_VGA_DrawText+0x310>
            uint8_t col_data = font_char_data[col];
 800102a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800102e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	767b      	strb	r3, [r7, #25]

            for (uint8_t row = 0; row < font_def->height; row++) {
 8001036:	2300      	movs	r3, #0
 8001038:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800103c:	e080      	b.n	8001140 <UB_VGA_DrawText+0x2f8>
                // Check if pixel is set (assuming LSB = top row)
                if ((col_data >> row) & 0x01) {
 800103e:	7e7a      	ldrb	r2, [r7, #25]
 8001040:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001044:	fa42 f303 	asr.w	r3, r2, r3
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d072      	beq.n	8001136 <UB_VGA_DrawText+0x2ee>

                    // Italic Math
                    int16_t x_offset = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    if (is_italic) {
 8001054:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d00c      	beq.n	8001076 <UB_VGA_DrawText+0x22e>
                        x_offset = (font_def->height - row) / 2 - 1;
 800105c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	0fda      	lsrs	r2, r3, #31
 800106a:	4413      	add	r3, r2
 800106c:	105b      	asrs	r3, r3, #1
 800106e:	b29b      	uxth	r3, r3
 8001070:	3b01      	subs	r3, #1
 8001072:	b29b      	uxth	r3, r3
 8001074:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    }

                    // Calculate absolute positions
                    int16_t draw_x = current_x + (col * size) + x_offset;
 8001076:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800107a:	b29a      	uxth	r2, r3
 800107c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001080:	b29b      	uxth	r3, r3
 8001082:	fb12 f303 	smulbb	r3, r2, r3
 8001086:	b29a      	uxth	r2, r3
 8001088:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800108a:	4413      	add	r3, r2
 800108c:	b29a      	uxth	r2, r3
 800108e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001090:	4413      	add	r3, r2
 8001092:	b29b      	uxth	r3, r3
 8001094:	82fb      	strh	r3, [r7, #22]
                    int16_t draw_y = current_y + (row * size);
 8001096:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800109a:	b29a      	uxth	r2, r3
 800109c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	fb12 f303 	smulbb	r3, r2, r3
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80010aa:	4413      	add	r3, r2
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	82bb      	strh	r3, [r7, #20]
                    // OPTIMALISATIE TIP:
                    // Als je een functie UB_VGA_FillRect hebt, gebruik die hier!
                    // UB_VGA_FillRect(draw_x, draw_y, block_width, size, color);

                    // Anders, gebruik loops (met bounds check voor draw_x < 0):
                    for(uint8_t bw = 0; bw < block_width; bw++) {
 80010b0:	2300      	movs	r3, #0
 80010b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80010b6:	e039      	b.n	800112c <UB_VGA_DrawText+0x2e4>
                        for(uint8_t bs = 0; bs < size; bs++) {
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80010be:	e02a      	b.n	8001116 <UB_VGA_DrawText+0x2ce>
                            if(draw_x + bw >= 0) { // Simple safety check
 80010c0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80010c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010c8:	4413      	add	r3, r2
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	db1e      	blt.n	800110c <UB_VGA_DrawText+0x2c4>
                                if(UB_VGA_SetPixel(draw_x + bw, draw_y + bs, color) != VGA_SUCCESS) return VGA_ERROR_INVALID_COORDINATE;
 80010ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	8afb      	ldrh	r3, [r7, #22]
 80010d6:	4413      	add	r3, r2
 80010d8:	b298      	uxth	r0, r3
 80010da:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80010de:	b29a      	uxth	r2, r3
 80010e0:	8abb      	ldrh	r3, [r7, #20]
 80010e2:	4413      	add	r3, r2
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	7afa      	ldrb	r2, [r7, #11]
 80010e8:	4619      	mov	r1, r3
 80010ea:	f7ff fc2b 	bl	8000944 <UB_VGA_SetPixel>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00b      	beq.n	800110c <UB_VGA_DrawText+0x2c4>
 80010f4:	2301      	movs	r3, #1
 80010f6:	e073      	b.n	80011e0 <UB_VGA_DrawText+0x398>
 80010f8:	08002830 	.word	0x08002830
 80010fc:	08002284 	.word	0x08002284
 8001100:	08001ff8 	.word	0x08001ff8
 8001104:	08001ffc 	.word	0x08001ffc
 8001108:	08002004 	.word	0x08002004
                        for(uint8_t bs = 0; bs < size; bs++) {
 800110c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001110:	3301      	adds	r3, #1
 8001112:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001116:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800111a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800111e:	429a      	cmp	r2, r3
 8001120:	d3ce      	bcc.n	80010c0 <UB_VGA_DrawText+0x278>
                    for(uint8_t bw = 0; bw < block_width; bw++) {
 8001122:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001126:	3301      	adds	r3, #1
 8001128:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800112c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001130:	7efb      	ldrb	r3, [r7, #27]
 8001132:	429a      	cmp	r2, r3
 8001134:	d3c0      	bcc.n	80010b8 <UB_VGA_DrawText+0x270>
            for (uint8_t row = 0; row < font_def->height; row++) {
 8001136:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800113a:	3301      	adds	r3, #1
 800113c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001148:	429a      	cmp	r2, r3
 800114a:	f4ff af78 	bcc.w	800103e <UB_VGA_DrawText+0x1f6>
        for (uint8_t col = 0; col < char_width; col++) {
 800114e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001152:	3301      	adds	r3, #1
 8001154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001158:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800115c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001160:	429a      	cmp	r2, r3
 8001162:	f4ff af62 	bcc.w	800102a <UB_VGA_DrawText+0x1e2>
                }
            }
        }

        // --- 6. Advance Cursor ---
        uint8_t visual_width = char_width;
 8001166:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800116a:	76bb      	strb	r3, [r7, #26]
        // Bij italic wordt de letter visueel breder, maar de cursor moet niet
        // per se even ver opschuiven, anders krijg je gaten.
        // Ik heb de '+2' hier weggehaald tenzij je echt brede spacing wilt.
        // Wel +1 pixel spacing standaard.

        current_x += (visual_width * size) + size; // breedte + 1px spacing (geschaald)
 800116c:	7ebb      	ldrb	r3, [r7, #26]
 800116e:	b29b      	uxth	r3, r3
 8001170:	3301      	adds	r3, #1
 8001172:	b29a      	uxth	r2, r3
 8001174:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001178:	b29b      	uxth	r3, r3
 800117a:	fb12 f303 	smulbb	r3, r2, r3
 800117e:	b29a      	uxth	r2, r3
 8001180:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001182:	4413      	add	r3, r2
 8001184:	863b      	strh	r3, [r7, #48]	@ 0x30
        
        if (is_vet) current_x += size; // Extra ruimte voor vet
 8001186:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800118a:	2b00      	cmp	r3, #0
 800118c:	d005      	beq.n	800119a <UB_VGA_DrawText+0x352>
 800118e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001192:	b29a      	uxth	r2, r3
 8001194:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001196:	4413      	add	r3, r2
 8001198:	863b      	strh	r3, [r7, #48]	@ 0x30

        // Wrap check
        if (current_x > VGA_DISPLAY_X - (char_width * size)) {
 800119a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800119c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011a0:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 80011a4:	fb01 f303 	mul.w	r3, r1, r3
 80011a8:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80011ac:	429a      	cmp	r2, r3
 80011ae:	dd11      	ble.n	80011d4 <UB_VGA_DrawText+0x38c>
            current_y += (font_def->height * size) + 2;
 80011b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	461a      	mov	r2, r3
 80011b6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	fb12 f303 	smulbb	r3, r2, r3
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80011c4:	4413      	add	r3, r2
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	3302      	adds	r3, #2
 80011ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            current_x = x;
 80011cc:	89fb      	ldrh	r3, [r7, #14]
 80011ce:	863b      	strh	r3, [r7, #48]	@ 0x30
 80011d0:	e000      	b.n	80011d4 <UB_VGA_DrawText+0x38c>
        if (character == '\r') continue; // Often usually ignored or resets X
 80011d2:	bf00      	nop
    while (*text) {
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f47f aeb6 	bne.w	8000f4a <UB_VGA_DrawText+0x102>
        }
    }
	return VGA_SUCCESS;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3738      	adds	r7, #56	@ 0x38
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f023 0201 	bic.w	r2, r3, #1
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2221      	movs	r2, #33	@ 0x21
 800121e:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a46      	ldr	r2, [pc, #280]	@ (800133c <DMA_DeInit+0x154>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d103      	bne.n	8001230 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8001228:	4b45      	ldr	r3, [pc, #276]	@ (8001340 <DMA_DeInit+0x158>)
 800122a:	223d      	movs	r2, #61	@ 0x3d
 800122c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800122e:	e07e      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a44      	ldr	r2, [pc, #272]	@ (8001344 <DMA_DeInit+0x15c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d104      	bne.n	8001242 <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8001238:	4b41      	ldr	r3, [pc, #260]	@ (8001340 <DMA_DeInit+0x158>)
 800123a:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 800123e:	609a      	str	r2, [r3, #8]
}
 8001240:	e075      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a40      	ldr	r2, [pc, #256]	@ (8001348 <DMA_DeInit+0x160>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d104      	bne.n	8001254 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800124a:	4b3d      	ldr	r3, [pc, #244]	@ (8001340 <DMA_DeInit+0x158>)
 800124c:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001250:	609a      	str	r2, [r3, #8]
}
 8001252:	e06c      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a3d      	ldr	r2, [pc, #244]	@ (800134c <DMA_DeInit+0x164>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d104      	bne.n	8001266 <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 800125c:	4b38      	ldr	r3, [pc, #224]	@ (8001340 <DMA_DeInit+0x158>)
 800125e:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001262:	609a      	str	r2, [r3, #8]
}
 8001264:	e063      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a39      	ldr	r2, [pc, #228]	@ (8001350 <DMA_DeInit+0x168>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d103      	bne.n	8001276 <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800126e:	4b34      	ldr	r3, [pc, #208]	@ (8001340 <DMA_DeInit+0x158>)
 8001270:	4a38      	ldr	r2, [pc, #224]	@ (8001354 <DMA_DeInit+0x16c>)
 8001272:	60da      	str	r2, [r3, #12]
}
 8001274:	e05b      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a37      	ldr	r2, [pc, #220]	@ (8001358 <DMA_DeInit+0x170>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d103      	bne.n	8001286 <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800127e:	4b30      	ldr	r3, [pc, #192]	@ (8001340 <DMA_DeInit+0x158>)
 8001280:	4a36      	ldr	r2, [pc, #216]	@ (800135c <DMA_DeInit+0x174>)
 8001282:	60da      	str	r2, [r3, #12]
}
 8001284:	e053      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a35      	ldr	r2, [pc, #212]	@ (8001360 <DMA_DeInit+0x178>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d103      	bne.n	8001296 <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800128e:	4b2c      	ldr	r3, [pc, #176]	@ (8001340 <DMA_DeInit+0x158>)
 8001290:	4a34      	ldr	r2, [pc, #208]	@ (8001364 <DMA_DeInit+0x17c>)
 8001292:	60da      	str	r2, [r3, #12]
}
 8001294:	e04b      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a33      	ldr	r2, [pc, #204]	@ (8001368 <DMA_DeInit+0x180>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d104      	bne.n	80012a8 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 800129e:	4b28      	ldr	r3, [pc, #160]	@ (8001340 <DMA_DeInit+0x158>)
 80012a0:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 80012a4:	60da      	str	r2, [r3, #12]
}
 80012a6:	e042      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a30      	ldr	r2, [pc, #192]	@ (800136c <DMA_DeInit+0x184>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d103      	bne.n	80012b8 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80012b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001370 <DMA_DeInit+0x188>)
 80012b2:	223d      	movs	r2, #61	@ 0x3d
 80012b4:	609a      	str	r2, [r3, #8]
}
 80012b6:	e03a      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a2e      	ldr	r2, [pc, #184]	@ (8001374 <DMA_DeInit+0x18c>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d104      	bne.n	80012ca <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80012c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001370 <DMA_DeInit+0x188>)
 80012c2:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80012c6:	609a      	str	r2, [r3, #8]
}
 80012c8:	e031      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a2a      	ldr	r2, [pc, #168]	@ (8001378 <DMA_DeInit+0x190>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d104      	bne.n	80012dc <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80012d2:	4b27      	ldr	r3, [pc, #156]	@ (8001370 <DMA_DeInit+0x188>)
 80012d4:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 80012d8:	609a      	str	r2, [r3, #8]
}
 80012da:	e028      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a27      	ldr	r2, [pc, #156]	@ (800137c <DMA_DeInit+0x194>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d104      	bne.n	80012ee <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80012e4:	4b22      	ldr	r3, [pc, #136]	@ (8001370 <DMA_DeInit+0x188>)
 80012e6:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 80012ea:	609a      	str	r2, [r3, #8]
}
 80012ec:	e01f      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a23      	ldr	r2, [pc, #140]	@ (8001380 <DMA_DeInit+0x198>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d103      	bne.n	80012fe <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80012f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001370 <DMA_DeInit+0x188>)
 80012f8:	4a16      	ldr	r2, [pc, #88]	@ (8001354 <DMA_DeInit+0x16c>)
 80012fa:	60da      	str	r2, [r3, #12]
}
 80012fc:	e017      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a20      	ldr	r2, [pc, #128]	@ (8001384 <DMA_DeInit+0x19c>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d103      	bne.n	800130e <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001306:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <DMA_DeInit+0x188>)
 8001308:	4a14      	ldr	r2, [pc, #80]	@ (800135c <DMA_DeInit+0x174>)
 800130a:	60da      	str	r2, [r3, #12]
}
 800130c:	e00f      	b.n	800132e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a1d      	ldr	r2, [pc, #116]	@ (8001388 <DMA_DeInit+0x1a0>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d103      	bne.n	800131e <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <DMA_DeInit+0x188>)
 8001318:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <DMA_DeInit+0x17c>)
 800131a:	60da      	str	r2, [r3, #12]
}
 800131c:	e007      	b.n	800132e <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a1a      	ldr	r2, [pc, #104]	@ (800138c <DMA_DeInit+0x1a4>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d103      	bne.n	800132e <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <DMA_DeInit+0x188>)
 8001328:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 800132c:	60da      	str	r2, [r3, #12]
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40026010 	.word	0x40026010
 8001340:	40026000 	.word	0x40026000
 8001344:	40026028 	.word	0x40026028
 8001348:	40026040 	.word	0x40026040
 800134c:	40026058 	.word	0x40026058
 8001350:	40026070 	.word	0x40026070
 8001354:	2000003d 	.word	0x2000003d
 8001358:	40026088 	.word	0x40026088
 800135c:	20000f40 	.word	0x20000f40
 8001360:	400260a0 	.word	0x400260a0
 8001364:	203d0000 	.word	0x203d0000
 8001368:	400260b8 	.word	0x400260b8
 800136c:	40026410 	.word	0x40026410
 8001370:	40026400 	.word	0x40026400
 8001374:	40026428 	.word	0x40026428
 8001378:	40026440 	.word	0x40026440
 800137c:	40026458 	.word	0x40026458
 8001380:	40026470 	.word	0x40026470
 8001384:	40026488 	.word	0x40026488
 8001388:	400264a0 	.word	0x400264a0
 800138c:	400264b8 	.word	0x400264b8

08001390 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	4b25      	ldr	r3, [pc, #148]	@ (800143c <DMA_Init+0xac>)
 80013a8:	4013      	ands	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80013ba:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80013c6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	6a1b      	ldr	r3, [r3, #32]
 80013cc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80013d2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013d8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80013de:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013e4:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f023 0307 	bic.w	r3, r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001408:	4313      	orrs	r3, r2
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	4313      	orrs	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	691a      	ldr	r2, [r3, #16]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	689a      	ldr	r2, [r3, #8]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	60da      	str	r2, [r3, #12]
}
 800142e:	bf00      	nop
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	f01c803f 	.word	0xf01c803f

08001440 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d006      	beq.n	8001460 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f043 0201 	orr.w	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800145e:	e005      	b.n	800146c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f023 0201 	bic.w	r2, r3, #1
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	601a      	str	r2, [r3, #0]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	4613      	mov	r3, r2
 8001484:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00f      	beq.n	80014b0 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d006      	beq.n	80014a4 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	615a      	str	r2, [r3, #20]
 80014a2:	e005      	b.n	80014b0 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	2b80      	cmp	r3, #128	@ 0x80
 80014b4:	d014      	beq.n	80014e0 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d008      	beq.n	80014ce <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	f003 031e 	and.w	r3, r3, #30
 80014c6:	431a      	orrs	r2, r3
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 80014cc:	e008      	b.n	80014e0 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	f003 031e 	and.w	r3, r3, #30
 80014d8:	43db      	mvns	r3, r3
 80014da:	401a      	ands	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	601a      	str	r2, [r3, #0]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b087      	sub	sp, #28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a22      	ldr	r2, [pc, #136]	@ (8001590 <DMA_GetITStatus+0xa4>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d802      	bhi.n	8001510 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800150a:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <DMA_GetITStatus+0xa8>)
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	e001      	b.n	8001514 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001510:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <DMA_GetITStatus+0xac>)
 8001512:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 800151a:	f023 13c3 	bic.w	r3, r3, #12779715	@ 0xc300c3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00a      	beq.n	8001538 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	0adb      	lsrs	r3, r3, #11
 8001526:	f003 031e 	and.w	r3, r3, #30
 800152a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	4013      	ands	r3, r2
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	e004      	b.n	8001542 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001540:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	e002      	b.n	800155a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001560:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8001564:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	4013      	ands	r3, r2
 800156c:	2b00      	cmp	r3, #0
 800156e:	d005      	beq.n	800157c <DMA_GetITStatus+0x90>
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8001576:	2301      	movs	r3, #1
 8001578:	75fb      	strb	r3, [r7, #23]
 800157a:	e001      	b.n	8001580 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	371c      	adds	r7, #28
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	4002640f 	.word	0x4002640f
 8001594:	40026000 	.word	0x40026000
 8001598:	40026400 	.word	0x40026400

0800159c <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a10      	ldr	r2, [pc, #64]	@ (80015ec <DMA_ClearITPendingBit+0x50>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d802      	bhi.n	80015b4 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <DMA_ClearITPendingBit+0x54>)
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	e001      	b.n	80015b8 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80015b4:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <DMA_ClearITPendingBit+0x58>)
 80015b6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d007      	beq.n	80015d2 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 80015c8:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 80015d0:	e006      	b.n	80015e0 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 80015d8:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	6093      	str	r3, [r2, #8]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	4002640f 	.word	0x4002640f
 80015f0:	40026000 	.word	0x40026000
 80015f4:	40026400 	.word	0x40026400

080015f8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b087      	sub	sp, #28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	e076      	b.n	8001702 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001614:	2201      	movs	r2, #1
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	4013      	ands	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	429a      	cmp	r2, r3
 800162e:	d165      	bne.n	80016fc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	2103      	movs	r1, #3
 800163a:	fa01 f303 	lsl.w	r3, r1, r3
 800163e:	43db      	mvns	r3, r3
 8001640:	401a      	ands	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	791b      	ldrb	r3, [r3, #4]
 800164e:	4619      	mov	r1, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa01 f303 	lsl.w	r3, r1, r3
 8001658:	431a      	orrs	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	791b      	ldrb	r3, [r3, #4]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d003      	beq.n	800166e <GPIO_Init+0x76>
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	791b      	ldrb	r3, [r3, #4]
 800166a:	2b02      	cmp	r3, #2
 800166c:	d12e      	bne.n	80016cc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689a      	ldr	r2, [r3, #8]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	2103      	movs	r1, #3
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	401a      	ands	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	795b      	ldrb	r3, [r3, #5]
 800168c:	4619      	mov	r1, r3
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	4619      	mov	r1, r3
 80016a6:	2301      	movs	r3, #1
 80016a8:	408b      	lsls	r3, r1
 80016aa:	43db      	mvns	r3, r3
 80016ac:	401a      	ands	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	7992      	ldrb	r2, [r2, #6]
 80016ba:	4611      	mov	r1, r2
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	b292      	uxth	r2, r2
 80016c0:	fa01 f202 	lsl.w	r2, r1, r2
 80016c4:	b292      	uxth	r2, r2
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68da      	ldr	r2, [r3, #12]
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2103      	movs	r1, #3
 80016d8:	fa01 f303 	lsl.w	r3, r1, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	401a      	ands	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	79db      	ldrb	r3, [r3, #7]
 80016ec:	4619      	mov	r1, r3
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	fa01 f303 	lsl.w	r3, r1, r3
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	3301      	adds	r3, #1
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	2b0f      	cmp	r3, #15
 8001706:	d985      	bls.n	8001614 <GPIO_Init+0x1c>
    }
  }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	371c      	adds	r7, #28
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001716:	b480      	push	{r7}
 8001718:	b085      	sub	sp, #20
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	460b      	mov	r3, r1
 8001720:	807b      	strh	r3, [r7, #2]
 8001722:	4613      	mov	r3, r2
 8001724:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800172e:	787a      	ldrb	r2, [r7, #1]
 8001730:	887b      	ldrh	r3, [r7, #2]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800173e:	887b      	ldrh	r3, [r7, #2]
 8001740:	08db      	lsrs	r3, r3, #3
 8001742:	b29b      	uxth	r3, r3
 8001744:	461a      	mov	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3208      	adds	r2, #8
 800174a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	210f      	movs	r1, #15
 8001758:	fa01 f303 	lsl.w	r3, r1, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	8879      	ldrh	r1, [r7, #2]
 8001760:	08c9      	lsrs	r1, r1, #3
 8001762:	b289      	uxth	r1, r1
 8001764:	4608      	mov	r0, r1
 8001766:	ea02 0103 	and.w	r1, r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f100 0208 	add.w	r2, r0, #8
 8001770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001774:	887b      	ldrh	r3, [r7, #2]
 8001776:	08db      	lsrs	r3, r3, #3
 8001778:	b29b      	uxth	r3, r3
 800177a:	461a      	mov	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3208      	adds	r2, #8
 8001780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800178a:	887b      	ldrh	r3, [r7, #2]
 800178c:	08db      	lsrs	r3, r3, #3
 800178e:	b29b      	uxth	r3, r3
 8001790:	461a      	mov	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3208      	adds	r2, #8
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d006      	beq.n	80017c8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80017ba:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80017bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017be:	4909      	ldr	r1, [pc, #36]	@ (80017e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80017c6:	e006      	b.n	80017d6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80017ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	43db      	mvns	r3, r3
 80017d0:	4904      	ldr	r1, [pc, #16]	@ (80017e4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80017d2:	4013      	ands	r3, r2
 80017d4:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	40023800 	.word	0x40023800

080017e8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d006      	beq.n	8001808 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <RCC_APB1PeriphClockCmd+0x3c>)
 80017fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017fe:	4909      	ldr	r1, [pc, #36]	@ (8001824 <RCC_APB1PeriphClockCmd+0x3c>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4313      	orrs	r3, r2
 8001804:	640b      	str	r3, [r1, #64]	@ 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001806:	e006      	b.n	8001816 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001808:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <RCC_APB1PeriphClockCmd+0x3c>)
 800180a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	43db      	mvns	r3, r3
 8001810:	4904      	ldr	r1, [pc, #16]	@ (8001824 <RCC_APB1PeriphClockCmd+0x3c>)
 8001812:	4013      	ands	r3, r2
 8001814:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800

08001828 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	460b      	mov	r3, r1
 8001832:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001834:	78fb      	ldrb	r3, [r7, #3]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d006      	beq.n	8001848 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <RCC_APB2PeriphClockCmd+0x3c>)
 800183c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800183e:	4909      	ldr	r1, [pc, #36]	@ (8001864 <RCC_APB2PeriphClockCmd+0x3c>)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4313      	orrs	r3, r2
 8001844:	644b      	str	r3, [r1, #68]	@ 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001846:	e006      	b.n	8001856 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <RCC_APB2PeriphClockCmd+0x3c>)
 800184a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	43db      	mvns	r3, r3
 8001850:	4904      	ldr	r1, [pc, #16]	@ (8001864 <RCC_APB2PeriphClockCmd+0x3c>)
 8001852:	4013      	ands	r3, r2
 8001854:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800

08001868 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a29      	ldr	r2, [pc, #164]	@ (8001924 <TIM_TimeBaseInit+0xbc>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d013      	beq.n	80018ac <TIM_TimeBaseInit+0x44>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a28      	ldr	r2, [pc, #160]	@ (8001928 <TIM_TimeBaseInit+0xc0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d00f      	beq.n	80018ac <TIM_TimeBaseInit+0x44>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001892:	d00b      	beq.n	80018ac <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a25      	ldr	r2, [pc, #148]	@ (800192c <TIM_TimeBaseInit+0xc4>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d007      	beq.n	80018ac <TIM_TimeBaseInit+0x44>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a24      	ldr	r2, [pc, #144]	@ (8001930 <TIM_TimeBaseInit+0xc8>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d003      	beq.n	80018ac <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a23      	ldr	r2, [pc, #140]	@ (8001934 <TIM_TimeBaseInit+0xcc>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d108      	bne.n	80018be <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80018ac:	89fb      	ldrh	r3, [r7, #14]
 80018ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80018b2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	885a      	ldrh	r2, [r3, #2]
 80018b8:	89fb      	ldrh	r3, [r7, #14]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001938 <TIM_TimeBaseInit+0xd0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d00c      	beq.n	80018e0 <TIM_TimeBaseInit+0x78>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a1c      	ldr	r2, [pc, #112]	@ (800193c <TIM_TimeBaseInit+0xd4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d008      	beq.n	80018e0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80018ce:	89fb      	ldrh	r3, [r7, #14]
 80018d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018d4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	891a      	ldrh	r2, [r3, #8]
 80018da:	89fb      	ldrh	r3, [r7, #14]
 80018dc:	4313      	orrs	r3, r2
 80018de:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	89fa      	ldrh	r2, [r7, #14]
 80018e4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	881a      	ldrh	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <TIM_TimeBaseInit+0xbc>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d003      	beq.n	8001906 <TIM_TimeBaseInit+0x9e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a09      	ldr	r2, [pc, #36]	@ (8001928 <TIM_TimeBaseInit+0xc0>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d104      	bne.n	8001910 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	7a9b      	ldrb	r3, [r3, #10]
 800190a:	461a      	mov	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	829a      	strh	r2, [r3, #20]
}
 8001916:	bf00      	nop
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40010000 	.word	0x40010000
 8001928:	40010400 	.word	0x40010400
 800192c:	40000400 	.word	0x40000400
 8001930:	40000800 	.word	0x40000800
 8001934:	40000c00 	.word	0x40000c00
 8001938:	40001000 	.word	0x40001000
 800193c:	40001400 	.word	0x40001400

08001940 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	460b      	mov	r3, r1
 800194a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800194c:	78fb      	ldrb	r3, [r7, #3]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d008      	beq.n	8001964 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	b29b      	uxth	r3, r3
 8001958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195c:	b29a      	uxth	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8001962:	e007      	b.n	8001974 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	881b      	ldrh	r3, [r3, #0]
 8001968:	b29b      	uxth	r3, r3
 800196a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800196e:	b29a      	uxth	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	801a      	strh	r2, [r3, #0]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800198c:	78fb      	ldrb	r3, [r7, #3]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d008      	beq.n	80019a4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	b29b      	uxth	r3, r3
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	b29a      	uxth	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80019a2:	e007      	b.n	80019b4 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	f023 0301 	bic.w	r3, r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	801a      	strh	r2, [r3, #0]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	817b      	strh	r3, [r7, #10]
 80019ce:	2300      	movs	r3, #0
 80019d0:	81fb      	strh	r3, [r7, #14]
 80019d2:	2300      	movs	r3, #0
 80019d4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	8c1b      	ldrh	r3, [r3, #32]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	8c1b      	ldrh	r3, [r3, #32]
 80019ea:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	889b      	ldrh	r3, [r3, #4]
 80019f0:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	8b9b      	ldrh	r3, [r3, #28]
 80019f6:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80019f8:	897b      	ldrh	r3, [r7, #10]
 80019fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019fe:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001a00:	897b      	ldrh	r3, [r7, #10]
 8001a02:	f023 0303 	bic.w	r3, r3, #3
 8001a06:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	881a      	ldrh	r2, [r3, #0]
 8001a0c:	897b      	ldrh	r3, [r7, #10]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8001a12:	89fb      	ldrh	r3, [r7, #14]
 8001a14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001a18:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	899b      	ldrh	r3, [r3, #12]
 8001a1e:	021b      	lsls	r3, r3, #8
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	885b      	ldrh	r3, [r3, #2]
 8001a2c:	021b      	lsls	r3, r3, #8
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	89fb      	ldrh	r3, [r7, #14]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a22      	ldr	r2, [pc, #136]	@ (8001ac4 <TIM_OC3Init+0x104>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d003      	beq.n	8001a46 <TIM_OC3Init+0x86>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a21      	ldr	r2, [pc, #132]	@ (8001ac8 <TIM_OC3Init+0x108>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d12b      	bne.n	8001a9e <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001a4c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	89db      	ldrh	r3, [r3, #14]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	89fb      	ldrh	r3, [r7, #14]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001a5c:	89fb      	ldrh	r3, [r7, #14]
 8001a5e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001a62:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	889b      	ldrh	r3, [r3, #4]
 8001a68:	021b      	lsls	r3, r3, #8
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	89fb      	ldrh	r3, [r7, #14]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8001a72:	89bb      	ldrh	r3, [r7, #12]
 8001a74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a78:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001a7a:	89bb      	ldrh	r3, [r7, #12]
 8001a7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001a80:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	8a1b      	ldrh	r3, [r3, #16]
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	89bb      	ldrh	r3, [r7, #12]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	8a5b      	ldrh	r3, [r3, #18]
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	89bb      	ldrh	r3, [r7, #12]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	89ba      	ldrh	r2, [r7, #12]
 8001aa2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	897a      	ldrh	r2, [r7, #10]
 8001aa8:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	89fa      	ldrh	r2, [r7, #14]
 8001ab6:	841a      	strh	r2, [r3, #32]
}
 8001ab8:	bf00      	nop
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	40010400 	.word	0x40010400

08001acc <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	81bb      	strh	r3, [r7, #12]
 8001ada:	2300      	movs	r3, #0
 8001adc:	817b      	strh	r3, [r7, #10]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	8c1b      	ldrh	r3, [r3, #32]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	8c1b      	ldrh	r3, [r3, #32]
 8001af6:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	889b      	ldrh	r3, [r3, #4]
 8001afc:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	8b9b      	ldrh	r3, [r3, #28]
 8001b02:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8001b04:	89bb      	ldrh	r3, [r7, #12]
 8001b06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001b0a:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001b0c:	89bb      	ldrh	r3, [r7, #12]
 8001b0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b12:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	89bb      	ldrh	r3, [r7, #12]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001b22:	897b      	ldrh	r3, [r7, #10]
 8001b24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001b28:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	899b      	ldrh	r3, [r3, #12]
 8001b2e:	031b      	lsls	r3, r3, #12
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	897b      	ldrh	r3, [r7, #10]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	885b      	ldrh	r3, [r3, #2]
 8001b3c:	031b      	lsls	r3, r3, #12
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	897b      	ldrh	r3, [r7, #10]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a12      	ldr	r2, [pc, #72]	@ (8001b94 <TIM_OC4Init+0xc8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d003      	beq.n	8001b56 <TIM_OC4Init+0x8a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a11      	ldr	r2, [pc, #68]	@ (8001b98 <TIM_OC4Init+0xcc>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d10a      	bne.n	8001b6c <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8001b56:	89fb      	ldrh	r3, [r7, #14]
 8001b58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b5c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	8a1b      	ldrh	r3, [r3, #16]
 8001b62:	019b      	lsls	r3, r3, #6
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	89fb      	ldrh	r3, [r7, #14]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	89fa      	ldrh	r2, [r7, #14]
 8001b70:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	89ba      	ldrh	r2, [r7, #12]
 8001b76:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	897a      	ldrh	r2, [r7, #10]
 8001b84:	841a      	strh	r2, [r3, #32]
}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40010000 	.word	0x40010000
 8001b98:	40010400 	.word	0x40010400

08001b9c <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	8b9b      	ldrh	r3, [r3, #28]
 8001bb0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8001bb2:	89fb      	ldrh	r3, [r7, #14]
 8001bb4:	f023 0308 	bic.w	r3, r3, #8
 8001bb8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001bba:	89fa      	ldrh	r2, [r7, #14]
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	89fa      	ldrh	r2, [r7, #14]
 8001bc6:	839a      	strh	r2, [r3, #28]
}
 8001bc8:	bf00      	nop
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	8b9b      	ldrh	r3, [r3, #28]
 8001be8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8001bea:	89fb      	ldrh	r3, [r7, #14]
 8001bec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001bf0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	021b      	lsls	r3, r3, #8
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	89fb      	ldrh	r3, [r7, #14]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	89fa      	ldrh	r2, [r7, #14]
 8001c02:	839a      	strh	r2, [r3, #28]
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	807b      	strh	r3, [r7, #2]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001c20:	787b      	ldrb	r3, [r7, #1]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d008      	beq.n	8001c38 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	899b      	ldrh	r3, [r3, #12]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001c36:	e009      	b.n	8001c4c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	899b      	ldrh	r3, [r3, #12]
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	887b      	ldrh	r3, [r7, #2]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	4013      	ands	r3, r2
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	819a      	strh	r2, [r3, #12]
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001c64:	887b      	ldrh	r3, [r7, #2]
 8001c66:	43db      	mvns	r3, r3
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	821a      	strh	r2, [r3, #16]
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8001c7a:	b480      	push	{r7}
 8001c7c:	b083      	sub	sp, #12
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	807b      	strh	r3, [r7, #2]
 8001c86:	4613      	mov	r3, r2
 8001c88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001c8a:	787b      	ldrb	r3, [r7, #1]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d008      	beq.n	8001ca2 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	899b      	ldrh	r3, [r3, #12]
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	887b      	ldrh	r3, [r7, #2]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 8001ca0:	e009      	b.n	8001cb6 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	899b      	ldrh	r3, [r3, #12]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	887b      	ldrh	r3, [r7, #2]
 8001caa:	43db      	mvns	r3, r3
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	4013      	ands	r3, r2
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	819a      	strh	r2, [r3, #12]
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
	...

08001cc4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001cc8:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <SystemInit+0x50>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a11      	ldr	r2, [pc, #68]	@ (8001d14 <SystemInit+0x50>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <SystemInit+0x50>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001cda:	4b0e      	ldr	r3, [pc, #56]	@ (8001d14 <SystemInit+0x50>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a0d      	ldr	r2, [pc, #52]	@ (8001d14 <SystemInit+0x50>)
 8001ce0:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8001ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ce8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001cea:	4b0a      	ldr	r3, [pc, #40]	@ (8001d14 <SystemInit+0x50>)
 8001cec:	4a0a      	ldr	r2, [pc, #40]	@ (8001d18 <SystemInit+0x54>)
 8001cee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <SystemInit+0x50>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a07      	ldr	r2, [pc, #28]	@ (8001d14 <SystemInit+0x50>)
 8001cf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cfa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cfc:	4b05      	ldr	r3, [pc, #20]	@ (8001d14 <SystemInit+0x50>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001d02:	f000 f80d 	bl	8001d20 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d06:	4b05      	ldr	r3, [pc, #20]	@ (8001d1c <SystemInit+0x58>)
 8001d08:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d0c:	609a      	str	r2, [r3, #8]
#endif
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	24003010 	.word	0x24003010
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	603b      	str	r3, [r7, #0]

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001d2e:	4b36      	ldr	r3, [pc, #216]	@ (8001e08 <SetSysClock+0xe8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a35      	ldr	r2, [pc, #212]	@ (8001e08 <SetSysClock+0xe8>)
 8001d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d38:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001d3a:	4b33      	ldr	r3, [pc, #204]	@ (8001e08 <SetSysClock+0xe8>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d42:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3301      	adds	r3, #1
 8001d48:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d103      	bne.n	8001d58 <SetSysClock+0x38>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001d56:	d1f0      	bne.n	8001d3a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001d58:	4b2b      	ldr	r3, [pc, #172]	@ (8001e08 <SetSysClock+0xe8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001d64:	2301      	movs	r3, #1
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	e001      	b.n	8001d6e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d142      	bne.n	8001dfa <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001d74:	4b24      	ldr	r3, [pc, #144]	@ (8001e08 <SetSysClock+0xe8>)
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	4a23      	ldr	r2, [pc, #140]	@ (8001e08 <SetSysClock+0xe8>)
 8001d7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_PMODE;
 8001d80:	4b22      	ldr	r3, [pc, #136]	@ (8001e0c <SetSysClock+0xec>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a21      	ldr	r2, [pc, #132]	@ (8001e0c <SetSysClock+0xec>)
 8001d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d8a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001e08 <SetSysClock+0xe8>)
 8001d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e08 <SetSysClock+0xe8>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	6093      	str	r3, [r2, #8]

    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001d94:	4b1c      	ldr	r3, [pc, #112]	@ (8001e08 <SetSysClock+0xe8>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	4a1b      	ldr	r2, [pc, #108]	@ (8001e08 <SetSysClock+0xe8>)
 8001d9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d9e:	6093      	str	r3, [r2, #8]

    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <SetSysClock+0xe8>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	4a18      	ldr	r2, [pc, #96]	@ (8001e08 <SetSysClock+0xe8>)
 8001da6:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8001daa:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001dac:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <SetSysClock+0xe8>)
 8001dae:	4a18      	ldr	r2, [pc, #96]	@ (8001e10 <SetSysClock+0xf0>)
 8001db0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001db2:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <SetSysClock+0xe8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a14      	ldr	r2, [pc, #80]	@ (8001e08 <SetSysClock+0xe8>)
 8001db8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dbc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001dbe:	bf00      	nop
 8001dc0:	4b11      	ldr	r3, [pc, #68]	@ (8001e08 <SetSysClock+0xe8>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0f9      	beq.n	8001dc0 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <SetSysClock+0xf4>)
 8001dce:	f240 6205 	movw	r2, #1541	@ 0x605
 8001dd2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <SetSysClock+0xe8>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001e08 <SetSysClock+0xe8>)
 8001dda:	f023 0303 	bic.w	r3, r3, #3
 8001dde:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001de0:	4b09      	ldr	r3, [pc, #36]	@ (8001e08 <SetSysClock+0xe8>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a08      	ldr	r2, [pc, #32]	@ (8001e08 <SetSysClock+0xe8>)
 8001de6:	f043 0302 	orr.w	r3, r3, #2
 8001dea:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001dec:	bf00      	nop
 8001dee:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <SetSysClock+0xe8>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d1f9      	bne.n	8001dee <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40007000 	.word	0x40007000
 8001e10:	03437e04 	.word	0x03437e04
 8001e14:	40023c00 	.word	0x40023c00

08001e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e50 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e1c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e1e:	e003      	b.n	8001e28 <LoopCopyDataInit>

08001e20 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e20:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e22:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e24:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e26:	3104      	adds	r1, #4

08001e28 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e28:	480b      	ldr	r0, [pc, #44]	@ (8001e58 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e2c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e2e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e30:	d3f6      	bcc.n	8001e20 <CopyDataInit>
  ldr  r2, =_sbss
 8001e32:	4a0b      	ldr	r2, [pc, #44]	@ (8001e60 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e34:	e002      	b.n	8001e3c <LoopFillZerobss>

08001e36 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e36:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e38:	f842 3b04 	str.w	r3, [r2], #4

08001e3c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e3c:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e3e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e40:	d3f9      	bcc.n	8001e36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e42:	f7ff ff3f 	bl	8001cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e46:	f000 f811 	bl	8001e6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e4a:	f7fe fc5b 	bl	8000704 <main>
  bx  lr    
 8001e4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e50:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001e54:	08002860 	.word	0x08002860
  ldr  r0, =_sdata
 8001e58:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e5c:	20000060 	.word	0x20000060
  ldr  r2, =_sbss
 8001e60:	20000060 	.word	0x20000060
  ldr  r3, = _ebss
 8001e64:	20012d78 	.word	0x20012d78

08001e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e68:	e7fe      	b.n	8001e68 <ADC_IRQHandler>
	...

08001e6c <__libc_init_array>:
 8001e6c:	b570      	push	{r4, r5, r6, lr}
 8001e6e:	4d0d      	ldr	r5, [pc, #52]	@ (8001ea4 <__libc_init_array+0x38>)
 8001e70:	4c0d      	ldr	r4, [pc, #52]	@ (8001ea8 <__libc_init_array+0x3c>)
 8001e72:	1b64      	subs	r4, r4, r5
 8001e74:	10a4      	asrs	r4, r4, #2
 8001e76:	2600      	movs	r6, #0
 8001e78:	42a6      	cmp	r6, r4
 8001e7a:	d109      	bne.n	8001e90 <__libc_init_array+0x24>
 8001e7c:	4d0b      	ldr	r5, [pc, #44]	@ (8001eac <__libc_init_array+0x40>)
 8001e7e:	4c0c      	ldr	r4, [pc, #48]	@ (8001eb0 <__libc_init_array+0x44>)
 8001e80:	f000 f818 	bl	8001eb4 <_init>
 8001e84:	1b64      	subs	r4, r4, r5
 8001e86:	10a4      	asrs	r4, r4, #2
 8001e88:	2600      	movs	r6, #0
 8001e8a:	42a6      	cmp	r6, r4
 8001e8c:	d105      	bne.n	8001e9a <__libc_init_array+0x2e>
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}
 8001e90:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e94:	4798      	blx	r3
 8001e96:	3601      	adds	r6, #1
 8001e98:	e7ee      	b.n	8001e78 <__libc_init_array+0xc>
 8001e9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e9e:	4798      	blx	r3
 8001ea0:	3601      	adds	r6, #1
 8001ea2:	e7f2      	b.n	8001e8a <__libc_init_array+0x1e>
 8001ea4:	08002858 	.word	0x08002858
 8001ea8:	08002858 	.word	0x08002858
 8001eac:	08002858 	.word	0x08002858
 8001eb0:	0800285c 	.word	0x0800285c

08001eb4 <_init>:
 8001eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eb6:	bf00      	nop
 8001eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eba:	bc08      	pop	{r3}
 8001ebc:	469e      	mov	lr, r3
 8001ebe:	4770      	bx	lr

08001ec0 <_fini>:
 8001ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec2:	bf00      	nop
 8001ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ec6:	bc08      	pop	{r3}
 8001ec8:	469e      	mov	lr, r3
 8001eca:	4770      	bx	lr
