--- Test 1: Write Nangate45 multi-type design ---
cells after additions: 5
nets after additions: 9
PASS: write_verilog with multiple types
PASS: output file 1 exists, size: 387
PASS: write_verilog -include_pwr_gnd multi-type
PASS: output file 2 exists, size: 387
PASS: cleanup
--- Test 2: Write bus design ---
Warning: ../../test/nangate45/Nangate45_typ.lib line 37, library NangateOpenCellLibrary already exists.
PASS: write_verilog bus design
PASS: bus output exists, size: 880
PASS: write_verilog bus -include_pwr_gnd
--- Test 3: Write assign design ---
Warning: ../../test/nangate45/Nangate45_typ.lib line 37, library NangateOpenCellLibrary already exists.
PASS: write_verilog assign design
PASS: assign output exists, size: 606
--- Test 4: Write attribute design ---
PASS: write_verilog attribute design
PASS: attribute output exists, size: 313
PASS: write_verilog attribute -include_pwr_gnd
PASS: attr pwr output exists, size: 313
--- Test 5: Write ASAP7 design ---
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
Warning: ../../test/asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
PASS: write_verilog ASAP7
PASS: ASAP7 output exists, size: 496
PASS: write_verilog ASAP7 -include_pwr_gnd
PASS: write_verilog ASAP7 -remove_cells {}
ASAP7 basic: 496, pwr_gnd: 496, remove_cells: 496
--- Test 6: Write complex bus design ---
Warning: ../../test/nangate45/Nangate45_typ.lib line 37, library NangateOpenCellLibrary already exists.
PASS: write_verilog complex bus
PASS: complex bus output exists, size: 2075
PASS: write_verilog complex bus -include_pwr_gnd
ALL PASSED
