#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT4_PC1
Pin_1__0__PORT EQU 4
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT4_AG
Pin_1__AMUX EQU CYREG_PRT4_AMUX
Pin_1__BIE EQU CYREG_PRT4_BIE
Pin_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_1__BYP EQU CYREG_PRT4_BYP
Pin_1__CTL EQU CYREG_PRT4_CTL
Pin_1__DM0 EQU CYREG_PRT4_DM0
Pin_1__DM1 EQU CYREG_PRT4_DM1
Pin_1__DM2 EQU CYREG_PRT4_DM2
Pin_1__DR EQU CYREG_PRT4_DR
Pin_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 4
Pin_1__PRT EQU CYREG_PRT4_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_1__PS EQU CYREG_PRT4_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT4_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Pin_2__0__MASK EQU 0x08
Pin_2__0__PC EQU CYREG_PRT4_PC3
Pin_2__0__PORT EQU 4
Pin_2__0__SHIFT EQU 3
Pin_2__AG EQU CYREG_PRT4_AG
Pin_2__AMUX EQU CYREG_PRT4_AMUX
Pin_2__BIE EQU CYREG_PRT4_BIE
Pin_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_2__BYP EQU CYREG_PRT4_BYP
Pin_2__CTL EQU CYREG_PRT4_CTL
Pin_2__DM0 EQU CYREG_PRT4_DM0
Pin_2__DM1 EQU CYREG_PRT4_DM1
Pin_2__DM2 EQU CYREG_PRT4_DM2
Pin_2__DR EQU CYREG_PRT4_DR
Pin_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_2__MASK EQU 0x08
Pin_2__PORT EQU 4
Pin_2__PRT EQU CYREG_PRT4_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_2__PS EQU CYREG_PRT4_PS
Pin_2__SHIFT EQU 3
Pin_2__SLW EQU CYREG_PRT4_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Pin_3__0__MASK EQU 0x01
Pin_3__0__PC EQU CYREG_PRT4_PC0
Pin_3__0__PORT EQU 4
Pin_3__0__SHIFT EQU 0
Pin_3__AG EQU CYREG_PRT4_AG
Pin_3__AMUX EQU CYREG_PRT4_AMUX
Pin_3__BIE EQU CYREG_PRT4_BIE
Pin_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_3__BYP EQU CYREG_PRT4_BYP
Pin_3__CTL EQU CYREG_PRT4_CTL
Pin_3__DM0 EQU CYREG_PRT4_DM0
Pin_3__DM1 EQU CYREG_PRT4_DM1
Pin_3__DM2 EQU CYREG_PRT4_DM2
Pin_3__DR EQU CYREG_PRT4_DR
Pin_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_3__MASK EQU 0x01
Pin_3__PORT EQU 4
Pin_3__PRT EQU CYREG_PRT4_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_3__PS EQU CYREG_PRT4_PS
Pin_3__SHIFT EQU 0
Pin_3__SLW EQU CYREG_PRT4_SLW

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Pin_4__0__MASK EQU 0x04
Pin_4__0__PC EQU CYREG_PRT4_PC2
Pin_4__0__PORT EQU 4
Pin_4__0__SHIFT EQU 2
Pin_4__AG EQU CYREG_PRT4_AG
Pin_4__AMUX EQU CYREG_PRT4_AMUX
Pin_4__BIE EQU CYREG_PRT4_BIE
Pin_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_4__BYP EQU CYREG_PRT4_BYP
Pin_4__CTL EQU CYREG_PRT4_CTL
Pin_4__DM0 EQU CYREG_PRT4_DM0
Pin_4__DM1 EQU CYREG_PRT4_DM1
Pin_4__DM2 EQU CYREG_PRT4_DM2
Pin_4__DR EQU CYREG_PRT4_DR
Pin_4__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_4__MASK EQU 0x04
Pin_4__PORT EQU 4
Pin_4__PRT EQU CYREG_PRT4_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_4__PS EQU CYREG_PRT4_PS
Pin_4__SHIFT EQU 2
Pin_4__SLW EQU CYREG_PRT4_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* V_seuil_viDAC8 */
V_seuil_viDAC8__CR0 EQU CYREG_DAC0_CR0
V_seuil_viDAC8__CR1 EQU CYREG_DAC0_CR1
V_seuil_viDAC8__D EQU CYREG_DAC0_D
V_seuil_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
V_seuil_viDAC8__PM_ACT_MSK EQU 0x01
V_seuil_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
V_seuil_viDAC8__PM_STBY_MSK EQU 0x01
V_seuil_viDAC8__STROBE EQU CYREG_DAC0_STROBE
V_seuil_viDAC8__SW0 EQU CYREG_DAC0_SW0
V_seuil_viDAC8__SW2 EQU CYREG_DAC0_SW2
V_seuil_viDAC8__SW3 EQU CYREG_DAC0_SW3
V_seuil_viDAC8__SW4 EQU CYREG_DAC0_SW4
V_seuil_viDAC8__TR EQU CYREG_DAC0_TR
V_seuil_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
V_seuil_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
V_seuil_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
V_seuil_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
V_seuil_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
V_seuil_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
V_seuil_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
V_seuil_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
V_seuil_viDAC8__TST EQU CYREG_DAC0_TST

/* TimerISR */
TimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerISR__INTC_MASK EQU 0x02
TimerISR__INTC_NUMBER EQU 1
TimerISR__INTC_PRIOR_NUM EQU 7
TimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_US_TimerUDB */
Timer_US_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_US_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_US_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_US_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_US_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_US_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Timer_US_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_US_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_US_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_US_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_US_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_US_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Timer_US_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_US_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_US_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_US_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_US_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_US_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_US_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_US_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_US_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_US_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_US_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_US_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_US_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_US_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_US_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_US_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_US_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_US_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_US_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_US_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_US_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_US_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_US_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_US_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_US_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_US_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Timer_US_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Timer_US_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_US_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Timer_US_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Timer_US_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_US_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_US_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Timer_US_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1

/* US_40kHz_PWMUDB */
US_40kHz_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
US_40kHz_PWMUDB_genblk8_stsreg__0__POS EQU 0
US_40kHz_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
US_40kHz_PWMUDB_genblk8_stsreg__1__POS EQU 1
US_40kHz_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
US_40kHz_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
US_40kHz_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
US_40kHz_PWMUDB_genblk8_stsreg__2__POS EQU 2
US_40kHz_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
US_40kHz_PWMUDB_genblk8_stsreg__3__POS EQU 3
US_40kHz_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
US_40kHz_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
US_40kHz_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
US_40kHz_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
US_40kHz_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
US_40kHz_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
US_40kHz_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
US_40kHz_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
US_40kHz_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
US_40kHz_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
US_40kHz_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
US_40kHz_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
US_40kHz_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
US_40kHz_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
US_40kHz_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
US_40kHz_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
US_40kHz_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
US_40kHz_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
US_40kHz_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
US_40kHz_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
US_40kHz_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
US_40kHz_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
US_40kHz_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
US_40kHz_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
US_40kHz_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
US_40kHz_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

/* CharLCD_1_LCDPort */
CharLCD_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CharLCD_1_LCDPort__0__MASK EQU 0x01
CharLCD_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
CharLCD_1_LCDPort__0__PORT EQU 2
CharLCD_1_LCDPort__0__SHIFT EQU 0
CharLCD_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
CharLCD_1_LCDPort__1__MASK EQU 0x02
CharLCD_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
CharLCD_1_LCDPort__1__PORT EQU 2
CharLCD_1_LCDPort__1__SHIFT EQU 1
CharLCD_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
CharLCD_1_LCDPort__2__MASK EQU 0x04
CharLCD_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
CharLCD_1_LCDPort__2__PORT EQU 2
CharLCD_1_LCDPort__2__SHIFT EQU 2
CharLCD_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
CharLCD_1_LCDPort__3__MASK EQU 0x08
CharLCD_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
CharLCD_1_LCDPort__3__PORT EQU 2
CharLCD_1_LCDPort__3__SHIFT EQU 3
CharLCD_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
CharLCD_1_LCDPort__4__MASK EQU 0x10
CharLCD_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
CharLCD_1_LCDPort__4__PORT EQU 2
CharLCD_1_LCDPort__4__SHIFT EQU 4
CharLCD_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
CharLCD_1_LCDPort__5__MASK EQU 0x20
CharLCD_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
CharLCD_1_LCDPort__5__PORT EQU 2
CharLCD_1_LCDPort__5__SHIFT EQU 5
CharLCD_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
CharLCD_1_LCDPort__6__MASK EQU 0x40
CharLCD_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
CharLCD_1_LCDPort__6__PORT EQU 2
CharLCD_1_LCDPort__6__SHIFT EQU 6
CharLCD_1_LCDPort__AG EQU CYREG_PRT2_AG
CharLCD_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
CharLCD_1_LCDPort__BIE EQU CYREG_PRT2_BIE
CharLCD_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CharLCD_1_LCDPort__BYP EQU CYREG_PRT2_BYP
CharLCD_1_LCDPort__CTL EQU CYREG_PRT2_CTL
CharLCD_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
CharLCD_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
CharLCD_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
CharLCD_1_LCDPort__DR EQU CYREG_PRT2_DR
CharLCD_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
CharLCD_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CharLCD_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CharLCD_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
CharLCD_1_LCDPort__MASK EQU 0x7F
CharLCD_1_LCDPort__PORT EQU 2
CharLCD_1_LCDPort__PRT EQU CYREG_PRT2_PRT
CharLCD_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CharLCD_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CharLCD_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CharLCD_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CharLCD_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CharLCD_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CharLCD_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CharLCD_1_LCDPort__PS EQU CYREG_PRT2_PS
CharLCD_1_LCDPort__SHIFT EQU 0
CharLCD_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Counter_1_CounterUDB */
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Counter_1_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6B
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* CounterISR */
CounterISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CounterISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CounterISR__INTC_MASK EQU 0x01
CounterISR__INTC_NUMBER EQU 0
CounterISR__INTC_PRIOR_NUM EQU 7
CounterISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CounterISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CounterISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* periodeISR */
periodeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
periodeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
periodeISR__INTC_MASK EQU 0x04
periodeISR__INTC_NUMBER EQU 2
periodeISR__INTC_PRIOR_NUM EQU 7
periodeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
periodeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
periodeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Ampli_Recept_SC */
Ampli_Recept_SC__BST EQU CYREG_SC0_BST
Ampli_Recept_SC__CLK EQU CYREG_SC0_CLK
Ampli_Recept_SC__CMPINV EQU CYREG_SC_CMPINV
Ampli_Recept_SC__CMPINV_MASK EQU 0x01
Ampli_Recept_SC__CPTR EQU CYREG_SC_CPTR
Ampli_Recept_SC__CPTR_MASK EQU 0x01
Ampli_Recept_SC__CR0 EQU CYREG_SC0_CR0
Ampli_Recept_SC__CR1 EQU CYREG_SC0_CR1
Ampli_Recept_SC__CR2 EQU CYREG_SC0_CR2
Ampli_Recept_SC__MSK EQU CYREG_SC_MSK
Ampli_Recept_SC__MSK_MASK EQU 0x01
Ampli_Recept_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Ampli_Recept_SC__PM_ACT_MSK EQU 0x01
Ampli_Recept_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Ampli_Recept_SC__PM_STBY_MSK EQU 0x01
Ampli_Recept_SC__SR EQU CYREG_SC_SR
Ampli_Recept_SC__SR_MASK EQU 0x01
Ampli_Recept_SC__SW0 EQU CYREG_SC0_SW0
Ampli_Recept_SC__SW10 EQU CYREG_SC0_SW10
Ampli_Recept_SC__SW2 EQU CYREG_SC0_SW2
Ampli_Recept_SC__SW3 EQU CYREG_SC0_SW3
Ampli_Recept_SC__SW4 EQU CYREG_SC0_SW4
Ampli_Recept_SC__SW6 EQU CYREG_SC0_SW6
Ampli_Recept_SC__SW7 EQU CYREG_SC0_SW7
Ampli_Recept_SC__SW8 EQU CYREG_SC0_SW8
Ampli_Recept_SC__WRK1 EQU CYREG_SC_WRK1
Ampli_Recept_SC__WRK1_MASK EQU 0x01

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* Timer_periode_TimerUDB */
Timer_periode_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_periode_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_periode_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_periode_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_periode_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_periode_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_periode_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_periode_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_periode_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_periode_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_periode_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_periode_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_periode_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_periode_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_periode_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_periode_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_periode_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_periode_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_periode_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_periode_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_periode_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_periode_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_periode_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_periode_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_periode_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_periode_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_periode_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_periode_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_periode_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_periode_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_periode_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_periode_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_periode_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_periode_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_periode_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_periode_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_periode_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_periode_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_periode_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_periode_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_periode_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

/* Detect_Seuil_Recept_ctComp */
Detect_Seuil_Recept_ctComp__CLK EQU CYREG_CMP0_CLK
Detect_Seuil_Recept_ctComp__CMP_MASK EQU 0x01
Detect_Seuil_Recept_ctComp__CMP_NUMBER EQU 0
Detect_Seuil_Recept_ctComp__CR EQU CYREG_CMP0_CR
Detect_Seuil_Recept_ctComp__LUT__CR EQU CYREG_LUT0_CR
Detect_Seuil_Recept_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Detect_Seuil_Recept_ctComp__LUT__MSK_MASK EQU 0x01
Detect_Seuil_Recept_ctComp__LUT__MSK_SHIFT EQU 0
Detect_Seuil_Recept_ctComp__LUT__MX EQU CYREG_LUT0_MX
Detect_Seuil_Recept_ctComp__LUT__SR EQU CYREG_LUT_SR
Detect_Seuil_Recept_ctComp__LUT__SR_MASK EQU 0x01
Detect_Seuil_Recept_ctComp__LUT__SR_SHIFT EQU 0
Detect_Seuil_Recept_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Detect_Seuil_Recept_ctComp__PM_ACT_MSK EQU 0x01
Detect_Seuil_Recept_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Detect_Seuil_Recept_ctComp__PM_STBY_MSK EQU 0x01
Detect_Seuil_Recept_ctComp__SW0 EQU CYREG_CMP0_SW0
Detect_Seuil_Recept_ctComp__SW2 EQU CYREG_CMP0_SW2
Detect_Seuil_Recept_ctComp__SW3 EQU CYREG_CMP0_SW3
Detect_Seuil_Recept_ctComp__SW4 EQU CYREG_CMP0_SW4
Detect_Seuil_Recept_ctComp__SW6 EQU CYREG_CMP0_SW6
Detect_Seuil_Recept_ctComp__TR0 EQU CYREG_CMP0_TR0
Detect_Seuil_Recept_ctComp__TR1 EQU CYREG_CMP0_TR1
Detect_Seuil_Recept_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Detect_Seuil_Recept_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Detect_Seuil_Recept_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Detect_Seuil_Recept_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Detect_Seuil_Recept_ctComp__WRK EQU CYREG_CMP_WRK
Detect_Seuil_Recept_ctComp__WRK_MASK EQU 0x01
Detect_Seuil_Recept_ctComp__WRK_SHIFT EQU 0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
