library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity monoestable is
  port (
    reset_n  : in  std_logic;
    clk      : in  std_logic;
    delay    : in  std_logic_vector(7 downto 0);
    trigger_n: in  std_logic;
    q        : out std_logic
  );
end monoestable;

architecture behavioral of monoestable is
  signal count: unsigned(delay'range);
begin
  process (reset_n, clk)
  begin
    if reset_n = '0' then
      count <= (others => '0');
    elsif clk'event and clk = '1' then
      if count = 0 and trigger_n = '0' then
        count <= unsigned(delay);
      elsif count /= 0 then
        count <= count - 1;
      end if;
    end if;
  end process;

  q <= '1' when count /= 0 else
       '0';
end behavioral;
