INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seanm/Desktop/Uni/Embedded/ug937-design-files/ug937-vivado-design-suite-tutorial-design-files/ug937-design-files/project_4/project_4.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seanm/Desktop/Uni/Embedded/ug937-design-files/ug937-vivado-design-suite-tutorial-design-files/ug937-design-files/project_4/project_4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
