stats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,167 out of  27,392    4%
  Number of 4 input LUTs:           1,719 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,282 out of  13,696    9%
  Number of Slices containing only related logic:   1,282 out of   1,282  100%
  Number of Slices containing unrelated logic:          0 out of   1,282    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,956 out of  27,392    7%
  Number used as logic:             1,719
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,421,724
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  157 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1282 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 


Phase 1.1
Phase 1.1 (Checksum:98da7f) REAL time: 14 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
............................................................................
.....
Phase 5.8 (Checksum:ec5d82) REAL time: 28 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 28 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 34 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 34 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 38 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 46 secs 
Total CPU time to Placer completion: 44 secs 


Phase 1: 12057 unrouted;       REAL time: 46 secs 

Phase 2: 10824 unrouted;       REAL time: 58 secs 

Phase 3: 2663 unrouted;       REAL time: 1 mins 

Phase 4: 2663 unrouted; (2733)      REAL time: 1 mins 1 secs 

Phase 5: 2655 unrouted; (0)      REAL time: 1 mins 3 secs 

Phase 6: 2655 unrouted; (0)      REAL time: 1 mins 3 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 10 secs 

Total REAL time to Router completion: 1 mins 16 secs 
Total CPU time to Router completion: 1 mins 14 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.267     |  1.244      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.135     |  1.187      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.138     |  1.233      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.204     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  221 |  1.090     |  3.349      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.482ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.851ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.360ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.354ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.022ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 0.986ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.110ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.681ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.559ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.123ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.471ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 4.074ns    | 4    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 3.962ns    | 0    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.186ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.811ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 8.910ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 47 secs 
Total CPU time to PAR completion: 1 mins 17 secs 

Peak Memory Usage:  221 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Feb 09 23:05:36 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 70: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 71: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:647 - Input <cameraStatusBits> is never used.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 278.
    Found 1-bit register for signal <href_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 5
 17-bit comparator greater         : 1
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxstart1>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxstart1>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxstart1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxend1>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxend1>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxend1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffystart1>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffystart1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffyend1>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffyend1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffyend2>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend1_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart1_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.
FlipFlop camera_makepackets_ffone_q_1 has been replicated 1 time(s)
FlipFlop camera_makepackets_ffone_q_0 has been replicated 1 time(s)
FlipFlop camera_makepackets_ffone_q_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     193  out of  13696     1%  
 Number of Slice Flip Flops:           200  out of  27392     0%  
 Number of 4 input LUTs:               297  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 122   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.001ns (Maximum Frequency: 249.937MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,167 out of  27,392    4%
  Number of 4 input LUTs:           1,718 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,281 out of  13,696    9%
  Number of Slices containing only related logic:   1,281 out of   1,281  100%
  Number of Slices containing unrelated logic:          0 out of   1,281    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,955 out of  27,392    7%
  Number used as logic:             1,718
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,421,718
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  157 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1281 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 


Phase 1.1
Phase 1.1 (Checksum:98da6f) REAL time: 18 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 28 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 29 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 30 secs 

Phase 5.8
......................
..
Phase 5.8 (Checksum:db52e4) REAL time: 35 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 35 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 42 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 42 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 48 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 57 secs 
Total CPU time to Placer completion: 45 secs 


Phase 1: 12051 unrouted;       REAL time: 58 secs 

Phase 2: 10819 unrouted;       REAL time: 1 mins 13 secs 

Phase 3: 2620 unrouted;       REAL time: 1 mins 16 secs 

Phase 4: 2620 unrouted; (215)      REAL time: 1 mins 17 secs 

Phase 5: 2632 unrouted; (0)      REAL time: 1 mins 18 secs 

Phase 6: 2632 unrouted; (0)      REAL time: 1 mins 18 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 25 secs 

Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion: 1 mins 14 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.273     |  1.250      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.227     |  1.222      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.122     |  1.244      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.163     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  220 |  0.935     |  3.300      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.144ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.680ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.870ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.730ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.634ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.039ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.573ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.749ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.183ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.189ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.788ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.856ns    | 3    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.612ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.844ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.835ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.027ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 58 secs 
Total CPU time to PAR completion: 1 mins 20 secs 

Peak Memory Usage:  221 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Feb 09 23:22:12 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
ERROR:HDLCompilers:26 - packetizer.v line 129 unexpected token: '!'
ERROR:HDLCompilers:26 - packetizer.v line 129 expecting ';', found ':'
Module <packetizer> compiled
ERROR:HDLCompilers:26 - packetizer.v line 129 expecting 'endmodule', found '1'
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
Analysis of file <temac1_top.prj> failed.
--> 

Total memory usage is 47448 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 70: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 71: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:647 - Input <cameraStatusBits> is never used.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 278.
    Found 1-bit register for signal <href_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 5
 17-bit comparator greater         : 1
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxstart1>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxstart1>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxstart1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffxstart2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxend1>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxend1>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxend1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffxend2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffystart1>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffystart1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffystart2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffyend1>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffyend1>.
WARNING:Xst:1291 - FF/Latch <q_6> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_7> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_0> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_1> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_2> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_3> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_4> is unconnected in block <ffyend2>.
WARNING:Xst:1291 - FF/Latch <q_5> is unconnected in block <ffyend2>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_5> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend1_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart1_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart1_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxend2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_6> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_7> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_1> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_2> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_3> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffxstart2_q_4> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffyend1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ffystart1_q_0> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.
FlipFlop camera_makepackets_ffone_q_2 has been replicated 1 time(s)
FlipFlop camera_makepackets_ffone_q_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     191  out of  13696     1%  
 Number of Slice Flip Flops:           199  out of  27392     0%  
 Number of 4 input LUTs:               294  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 121   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.103ns (Maximum Frequency: 243.724MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,166 out of  27,392    4%
  Number of 4 input LUTs:           1,715 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,280 out of  13,696    9%
  Number of Slices containing only related logic:   1,280 out of   1,280  100%
  Number of Slices containing unrelated logic:          0 out of   1,280    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,952 out of  27,392    7%
  Number used as logic:             1,715
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,421,692
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  157 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1280 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 


Phase 1.1
Phase 1.1 (Checksum:98da5f) REAL time: 14 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
...............................
..
Phase 5.8 (Checksum:ed7041) REAL time: 27 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 32 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 32 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 37 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 45 secs 
Total CPU time to Placer completion: 42 secs 


Phase 1: 12044 unrouted;       REAL time: 45 secs 

Phase 2: 10812 unrouted;       REAL time: 57 secs 

Phase 3: 2417 unrouted;       REAL time: 1 mins 

Phase 4: 2417 unrouted; (5063)      REAL time: 1 mins 

Phase 5: 2466 unrouted; (0)      REAL time: 1 mins 9 secs 

Phase 6: 2472 unrouted; (0)      REAL time: 1 mins 10 secs 

Phase 7: 0 unrouted; (99)      REAL time: 1 mins 16 secs 

Writing design to file temac1_top.ncd.

Phase 8: 0 unrouted; (0)      REAL time: 1 mins 29 secs 

Phase 9: 0 unrouted; (0)      REAL time: 1 mins 29 secs 

Total REAL time to Router completion: 1 mins 35 secs 
Total CPU time to Router completion: 1 mins 30 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.271     |  1.248      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.231     |  1.208      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.114     |  1.236      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.159     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  220 |  0.990     |  3.367      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.858ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.900ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.810ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.369ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 4.050ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 0.902ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.278ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.539ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.541ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.899ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.152ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.804ns    | 4    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 5.500ns    | 2    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.059ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.931ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.488ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 3 secs 
Total CPU time to PAR completion: 1 mins 34 secs 

Peak Memory Usage:  222 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Feb 09 23:32:33 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 70: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 71: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 278.
    Found 1-bit register for signal <href_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 5
 17-bit comparator greater         : 1
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     229  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               359  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.608ns (Maximum Frequency: 217.014MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,206 out of  27,392    4%
  Number of 4 input LUTs:           1,780 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,331 out of  13,696    9%
  Number of Slices containing only related logic:   1,331 out of   1,331  100%
  Number of Slices containing unrelated logic:          0 out of   1,331    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,017 out of  27,392    7%
  Number used as logic:             1,780
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,422,399
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  157 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1331 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 


Phase 1.1
Phase 1.1 (Checksum:98dd8f) REAL time: 18 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 29 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 30 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 30 secs 

Phase 5.8
...............................................................
.....
Phase 5.8 (Checksum:f2b92f) REAL time: 37 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 37 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 45 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 45 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 49 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 57 secs 
Total CPU time to Placer completion: 47 secs 


Phase 1: 12338 unrouted;       REAL time: 58 secs 

Phase 2: 11089 unrouted;       REAL time: 1 mins 10 secs 

Phase 3: 2587 unrouted;       REAL time: 1 mins 13 secs 

Phase 4: 2587 unrouted; (8786)      REAL time: 1 mins 13 secs 

Phase 5: 2654 unrouted; (11)      REAL time: 1 mins 21 secs 

Phase 6: 2669 unrouted; (11)      REAL time: 1 mins 21 secs 

Phase 7: 0 unrouted; (11)      REAL time: 1 mins 29 secs 

Writing design to file temac1_top.ncd.

Phase 8: 0 unrouted; (0)      REAL time: 1 mins 41 secs 

Phase 9: 0 unrouted; (0)      REAL time: 1 mins 42 secs 

Total REAL time to Router completion: 1 mins 48 secs 
Total CPU time to Router completion: 1 mins 35 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.267     |  1.244      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.187     |  1.192      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.146     |  1.231      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.152     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  237 |  1.005     |  3.171      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.878ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.335ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.404ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.000ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.058ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.197ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.598ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.477ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.235ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.782ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.609ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.457ns    | 3    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.624ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.167ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.918ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.623ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 23 secs 
Total CPU time to PAR completion: 1 mins 39 secs 

Peak Memory Usage:  223 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Feb 09 23:47:47 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


Process interrupted by the user.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 70: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 71: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 278.
    Found 1-bit register for signal <href_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 5
 17-bit comparator greater         : 1
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     224  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               352  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.718ns (Maximum Frequency: 211.954MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,206 out of  27,392    4%
  Number of 4 input LUTs:           1,773 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,328 out of  13,696    9%
  Number of Slices containing only related logic:   1,328 out of   1,328  100%
  Number of Slices containing unrelated logic:          0 out of   1,328    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,010 out of  27,392    7%
  Number used as logic:             1,773
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,422,363
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  158 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1328 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 


Phase 1.1
Phase 1.1 (Checksum:98dd5f) REAL time: 14 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
........................
...
Phase 5.8 (Checksum:e5c7b0) REAL time: 28 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 28 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 33 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 33 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 37 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 45 secs 
Total CPU time to Placer completion: 43 secs 


Phase 1: 12322 unrouted;       REAL time: 46 secs 

Phase 2: 11071 unrouted;       REAL time: 57 secs 

Phase 3: 2457 unrouted;       REAL time: 1 mins 

Phase 4: 2457 unrouted; (1993)      REAL time: 1 mins 

Phase 5: 2497 unrouted; (0)      REAL time: 1 mins 6 secs 

Phase 6: 2497 unrouted; (0)      REAL time: 1 mins 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 12 secs 

Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.266     |  1.252      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.162     |  1.208      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.123     |  1.245      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.163     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  239 |  0.932     |  3.098      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.985ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.693ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.157ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 4.308ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.994ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.006ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.130ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.707ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.185ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.213ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.789ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 4.357ns    | 3    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.200ns    | 2    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.870ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.800ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 8.982ns    | 3    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 43 secs 
Total CPU time to PAR completion: 1 mins 20 secs 

Peak Memory Usage:  223 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Feb 09 23:58:43 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 70: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 71: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 278.
    Found 1-bit register for signal <href_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 5
 17-bit comparator greater         : 1
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     223  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               350  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.718ns (Maximum Frequency: 211.954MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,206 out of  27,392    4%
  Number of 4 input LUTs:           1,771 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,327 out of  13,696    9%
  Number of Slices containing only related logic:   1,327 out of   1,327  100%
  Number of Slices containing unrelated logic:          0 out of   1,327    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,008 out of  27,392    7%
  Number used as logic:             1,771
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,422,351
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  158 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1327 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 


Phase 1.1
Phase 1.1 (Checksum:98dd4f) REAL time: 14 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 23 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 24 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 24 secs 

Phase 5.8
.....................................
..
Phase 5.8 (Checksum:e93b34) REAL time: 28 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 28 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 34 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 34 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 38 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 46 secs 
Total CPU time to Placer completion: 44 secs 


Phase 1: 12316 unrouted;       REAL time: 46 secs 

Phase 2: 11065 unrouted;       REAL time: 58 secs 

Phase 3: 2438 unrouted;       REAL time: 1 mins 1 secs 

Phase 4: 2438 unrouted; (24704)      REAL time: 1 mins 2 secs 

Phase 5: 2638 unrouted; (2660)      REAL time: 1 mins 9 secs 

Phase 6: 2656 unrouted; (0)      REAL time: 1 mins 10 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 17 secs 

Total REAL time to Router completion: 1 mins 24 secs 
Total CPU time to Router completion: 1 mins 21 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.267     |  1.244      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.218     |  1.208      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.111     |  1.233      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.163     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  239 |  1.005     |  3.177      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.099ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.948ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.887ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.315ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.958ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 0.968ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.809ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.290ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.061ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.617ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.034ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.721ns    | 3    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.275ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.947ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.839ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.586ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion: 1 mins 25 secs 

Peak Memory Usage:  222 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Feb 10 00:06:17 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 70: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 71: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 280.
    Found 10-bit comparator equal for signal <href_back_porch>.
    Found 10-bit comparator equal for signal <href_front_porch>.
    Found 1-bit register for signal <href_reg>.
    Found 11-bit comparator equal for signal <href_start>.
    Found 11-bit comparator equal for signal <href_stop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 9
 17-bit comparator greater         : 1
 10-bit comparator equal           : 2
 11-bit comparator equal           : 2
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     233  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               367  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.378ns (Maximum Frequency: 228.415MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,206 out of  27,392    4%
  Number of 4 input LUTs:           1,788 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,333 out of  13,696    9%
  Number of Slices containing only related logic:   1,333 out of   1,333  100%
  Number of Slices containing unrelated logic:          0 out of   1,333    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,025 out of  27,392    7%
  Number used as logic:             1,788
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,422,519
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  158 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1333 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 


Phase 1.1
Phase 1.1 (Checksum:98dd2f) REAL time: 13 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 21 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 22 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
..................................................
......
Phase 5.8 (Checksum:e70ee0) REAL time: 27 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 33 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 33 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 37 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 45 secs 
Total CPU time to Placer completion: 44 secs 


Phase 1: 12382 unrouted;       REAL time: 46 secs 

Phase 2: 11129 unrouted;       REAL time: 57 secs 

Phase 3: 2826 unrouted;       REAL time: 1 mins 

Phase 4: 2826 unrouted; (24507)      REAL time: 1 mins 

Phase 5: 2996 unrouted; (894)      REAL time: 1 mins 9 secs 

Phase 6: 3008 unrouted; (0)      REAL time: 1 mins 11 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 18 secs 

Total REAL time to Router completion: 1 mins 24 secs 
Total CPU time to Router completion: 1 mins 23 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.264     |  1.242      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.167     |  1.196      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.137     |  1.231      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.199     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  237 |  0.889     |  3.368      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.596ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.642ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.837ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.576ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.409ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.566ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.909ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.629ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.237ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.042ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.666ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.684ns    | 3    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 3.960ns    | 2    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.252ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.861ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.601ns    | 4    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 49 secs 
Total CPU time to PAR completion: 1 mins 27 secs 

Peak Memory Usage:  222 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Feb 10 00:23:37 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 72: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 73: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
WARNING:Xst:646 - Signal <fifoOverflow> is assigned but never used.
    Found 6-bit comparator greater for signal <$n0002> created at line 24.
    Found 6-bit comparator greater for signal <$n0007> created at line 28.
    Found 6-bit comparator less for signal <$n0008> created at line 28.
    Found 5-bit comparator greater for signal <$n0009> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 280.
    Found 10-bit comparator equal for signal <href_back_porch>.
    Found 10-bit comparator equal for signal <href_front_porch>.
    Found 1-bit register for signal <href_reg>.
    Found 11-bit comparator equal for signal <href_start>.
    Found 11-bit comparator equal for signal <href_stop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 9
 17-bit comparator greater         : 1
 10-bit comparator equal           : 2
 11-bit comparator equal           : 2
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     233  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               368  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.378ns (Maximum Frequency: 228.415MHz)
   Minimum input arrival time before clock: 3.006ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,206 out of  27,392    4%
  Number of 4 input LUTs:           1,789 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,334 out of  13,696    9%
  Number of Slices containing only related logic:   1,334 out of   1,334  100%
  Number of Slices containing unrelated logic:          0 out of   1,334    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,026 out of  27,392    7%
  Number used as logic:             1,789
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,422,525
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  157 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1334 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 


Phase 1.1
Phase 1.1 (Checksum:98dd3f) REAL time: 13 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
................
....
Phase 5.8 (Checksum:f6e5d6) REAL time: 27 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 32 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 32 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 37 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 44 secs 
Total CPU time to Placer completion: 43 secs 


Phase 1: 12386 unrouted;       REAL time: 45 secs 

Phase 2: 11134 unrouted;       REAL time: 56 secs 

Phase 3: 2606 unrouted;       REAL time: 59 secs 

Phase 4: 2606 unrouted; (317)      REAL time: 59 secs 

Phase 5: 2610 unrouted; (0)      REAL time: 1 mins 

Phase 6: 2610 unrouted; (0)      REAL time: 1 mins 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 6 secs 

Total REAL time to Router completion: 1 mins 12 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.246     |  1.252      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.177     |  1.197      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.142     |  1.234      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.151     |  1.255      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  237 |  0.854     |  3.247      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.849ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.579ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.500ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.554ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.095ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.061ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.833ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.600ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.433ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.510ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.292ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.409ns    | 3    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.312ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.666ns    | 3    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.838ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.029ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 35 secs 
Total CPU time to PAR completion: 1 mins 14 secs 

Peak Memory Usage:  222 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Feb 10 00:50:13 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully





Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 74: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 75: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
    Found 6-bit comparator greater for signal <$n0002> created at line 25.
    Found 6-bit comparator greater for signal <$n0007> created at line 29.
    Found 6-bit comparator less for signal <$n0008> created at line 29.
    Found 5-bit comparator greater for signal <$n0009> created at line 31.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 280.
    Found 10-bit comparator equal for signal <href_back_porch>.
    Found 10-bit comparator equal for signal <href_front_porch>.
    Found 1-bit register for signal <href_reg>.
    Found 11-bit comparator equal for signal <href_start>.
    Found 11-bit comparator equal for signal <href_stop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 9
 17-bit comparator greater         : 1
 10-bit comparator equal           : 2
 11-bit comparator equal           : 2
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     233  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               368  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.398ns (Maximum Frequency: 227.376MHz)
   Minimum input arrival time before clock: 3.026ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  69

Total memory usage is 56684 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   68
Logic Utilization:
  Number of Slice Flip Flops:       1,206 out of  27,392    4%
  Number of 4 input LUTs:           1,788 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,333 out of  13,696    9%
  Number of Slices containing only related logic:   1,333 out of   1,333  100%
  Number of Slices containing unrelated logic:          0 out of   1,333    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,025 out of  27,392    7%
  Number used as logic:             1,788
  Number used as a route-thru:        226
  Number used as Shift registers:      11

  Number of bonded IOBs:               45 out of     556    8%
    IOB Flip Flops:                    32
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,422,519
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  158 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 556     8%
      Number of LOCed External IOBs   21 out of 45     46%

   Number of RAMB16s                  67 out of 136    49%
   Number of SLICEs                 1333 out of 13696   9%

   Number of BUFGMUXs                  4 out of 16     25%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 


Phase 1.1
Phase 1.1 (Checksum:98dd2f) REAL time: 14 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
...............
Phase 2.2 (Checksum:98bf97) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
...................
...
Phase 5.8 (Checksum:e0aabe) REAL time: 27 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 33 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 33 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 37 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 44 secs 
Total CPU time to Placer completion: 42 secs 


Phase 1: 12383 unrouted;       REAL time: 45 secs 

Phase 2: 11130 unrouted;       REAL time: 56 secs 

Phase 3: 2691 unrouted;       REAL time: 59 secs 

Phase 4: 2691 unrouted; (1997)      REAL time: 59 secs 

Phase 5: 2710 unrouted; (0)      REAL time: 1 mins 1 secs 

Phase 6: 2710 unrouted; (0)      REAL time: 1 mins 2 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 7 secs 

Total REAL time to Router completion: 1 mins 13 secs 
Total CPU time to Router completion: 1 mins 11 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX6S| No   |  399 |  0.262     |  1.252      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX4S| No   |  197 |  0.145     |  1.220      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX1P| No   |   64 |  0.122     |  1.235      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX0S| No   |   63 |  0.169     |  1.258      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  238 |  0.901     |  3.263      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  1.853      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.713ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.151ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 4.012ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 4.130ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.174ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.430ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.922ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.640ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.348ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.537ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.613ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.646ns    | 4    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.951ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 3.892ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.911ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.068ns    | 4    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 39 secs 
Total CPU time to PAR completion: 1 mins 15 secs 

Peak Memory Usage:  222 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Feb 10 00:59:29 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 74: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 75: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
    Found 6-bit comparator greater for signal <$n0002> created at line 25.
    Found 6-bit comparator greater for signal <$n0007> created at line 29.
    Found 6-bit comparator less for signal <$n0008> created at line 29.
    Found 5-bit comparator greater for signal <$n0009> created at line 31.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 280.
    Found 10-bit comparator equal for signal <href_back_porch>.
    Found 10-bit comparator equal for signal <href_front_porch>.
    Found 1-bit register for signal <href_reg>.
    Found 11-bit comparator equal for signal <href_start>.
    Found 11-bit comparator equal for signal <href_stop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 9
 17-bit comparator greater         : 1
 10-bit comparator equal           : 2
 11-bit comparator equal           : 2
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     233  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               368  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.398ns (Maximum Frequency: 227.376MHz)
   Minimum input arrival time before clock: 3.026ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir z:\2\lab2hw\temac -proj chipPcToFPGA.cdc -input_netlist temac1_top.ngc -output_netlist temac1_top.ngd -p xc2vp30 -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.3.03i     Build 4.342.639     Registration ID: 0024608573203048
ChipScope: ISE Software Version: 6.3.03i     Registration ID: 1384167084904047
ChipScope: Loading CDC project z:\2\lab2hw\temac\chipPcToFPGA.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
ERROR:NgdBuild:466 - input pad net 'gmii_rx_clk' has illegal connection.
   Possible pins causing this are:
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/0/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/1/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/2/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/3/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/4/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/5/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/6/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/7/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/8/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/9/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/10/u_tq with type FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_por with type
   FDP,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0
   with type FDCE,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1
   with type FDCE,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout
   with type FDR,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre
   with type FDCE,
     pin C on block
   U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd with
   type FDE,
     pin C on block
   U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd with
   type FDE,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0
   with type FDCE,
     pin C on block U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1
   with type FDCE
ERROR:NgdBuild:466 - input pad net 'gmii_rx_dv' has illegal connection. Possible
   pins causing this are:
     pin D on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/1/u_tq with type FDP
ERROR:NgdBuild:466 - input pad net 'gmii_rx_er' has illegal connection. Possible
   pins causing this are:
     pin D on block U_ila_pro_1/ila_pro_1/i_tq0/g_tw/10/u_tq with type FDP
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<35>' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings: 113

Total memory usage is 58732 kilobytes


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "temac1_top.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir z:\2\lab2hw\temac -proj chipPcToFPGA.cdc -input_netlist temac1_top.ngc -output_netlist temac1_top.ngd -p xc2vp30 -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.3.03i     Build 4.342.639     Registration ID: 0024608573203048
ChipScope: ISE Software Version: 6.3.03i     Registration ID: 1384167084904047
ChipScope: Loading CDC project z:\2\lab2hw\temac\chipPcToFPGA.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<35>' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 113

Total memory usage is 58732 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   70
Logic Utilization:
  Number of Slice Flip Flops:       1,671 out of  27,392    6%
  Number of 4 input LUTs:           2,033 out of  27,392    7%
Logic Distribution:
  Number of occupied Slices:        1,827 out of  13,696   13%
  Number of Slices containing only related logic:   1,827 out of   1,827  100%
  Number of Slices containing unrelated logic:          0 out of   1,827    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,541 out of  27,392    9%
  Number used as logic:             2,033
  Number used as a route-thru:        330
  Number used as Shift registers:     178

  Number of bonded IOBs:               49 out of     556    8%
    IOB Flip Flops:                    36
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                73 out of     136   53%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           18
Total equivalent gate count for design:  4,832,737
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  185 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 556     8%
      Number of LOCed External IOBs   21 out of 49     42%

   Number of RAMB16s                  73 out of 136    53%
   Number of SLICEs                 1827 out of 13696  13%

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  5 out of 16     31%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 11 secs 


Phase 1.1
WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

Phase 1.1 (Checksum:992607) REAL time: 12 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
.................
Phase 2.2 (Checksum:98bf85) REAL time: 21 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
...........................................................................................
...
Phase 5.8 (Checksum:10c38f5) REAL time: 29 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 30 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 37 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 37 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 42 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 50 secs 
Total CPU time to Placer completion: 47 secs 


Phase 1: 15702 unrouted;       REAL time: 51 secs 

Phase 2: 13832 unrouted;       REAL time: 1 mins 3 secs 

Phase 3: 3261 unrouted;       REAL time: 1 mins 7 secs 

Phase 4: 3261 unrouted; (382)      REAL time: 1 mins 7 secs 

Phase 5: 3275 unrouted; (0)      REAL time: 1 mins 9 secs 

Phase 6: 3275 unrouted; (0)      REAL time: 1 mins 9 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 16 secs 

Total REAL time to Router completion: 1 mins 23 secs 
Total CPU time to Router completion: 1 mins 19 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  icon_control0<0>       | BUFGMUX6S| No   |  154 |  0.140     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX2P| No   |  315 |  0.207     |  1.232      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX0S| No   |  190 |  0.134     |  1.246      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX1P| No   |   63 |  0.249     |  1.255      |
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX7S| No   |  400 |  0.266     |  1.243      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  240 |  1.244     |  3.653      |
+-------------------------+----------+------+------+------------+-------------+
|  U_icon_pro/iupdate_out |   Local  |      |    1 |  0.000     |  1.427      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  3.459      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.927ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.009ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 4.488ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.240ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.790ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.345ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.182ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.438ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 0.923ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.761ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.646ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 6.310ns    | 4    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.769ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 1.397ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 5.946ns    | 1    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 4.670ns    | 5    
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 4.986ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 5.589ns    | 2    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.386ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.575ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.478ns    | 4    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 49 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  241 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;

Analysis completed Thu Feb 10 01:16:08 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 74: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 75: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
    Found 6-bit comparator greater for signal <$n0002> created at line 25.
    Found 6-bit comparator greater for signal <$n0007> created at line 29.
    Found 6-bit comparator less for signal <$n0008> created at line 29.
    Found 5-bit comparator greater for signal <$n0009> created at line 31.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 280.
    Found 10-bit comparator equal for signal <href_back_porch>.
    Found 10-bit comparator equal for signal <href_front_porch>.
    Found 1-bit register for signal <href_reg>.
    Found 11-bit comparator equal for signal <href_start>.
    Found 11-bit comparator equal for signal <href_stop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 9
 17-bit comparator greater         : 1
 10-bit comparator equal           : 2
 11-bit comparator equal           : 2
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     234  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               369  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.398ns (Maximum Frequency: 227.376MHz)
   Minimum input arrival time before clock: 3.338ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir z:\2\lab2hw\temac -proj chipPcToFPGA.cdc -input_netlist temac1_top.ngc -output_netlist temac1_top.ngd -p xc2vp30 -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.3.03i     Build 4.342.639     Registration ID: 0024608573203048
ChipScope: ISE Software Version: 6.3.03i     Registration ID: 1384167084904047
ChipScope: Loading CDC project z:\2\lab2hw\temac\chipPcToFPGA.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<35>' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 113

Total memory usage is 58732 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   70
Logic Utilization:
  Number of Slice Flip Flops:       1,671 out of  27,392    6%
  Number of 4 input LUTs:           2,034 out of  27,392    7%
Logic Distribution:
  Number of occupied Slices:        1,828 out of  13,696   13%
  Number of Slices containing only related logic:   1,828 out of   1,828  100%
  Number of Slices containing unrelated logic:          0 out of   1,828    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,542 out of  27,392    9%
  Number used as logic:             2,034
  Number used as a route-thru:        330
  Number used as Shift registers:     178

  Number of bonded IOBs:               49 out of     556    8%
    IOB Flip Flops:                    36
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                73 out of     136   53%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           18
Total equivalent gate count for design:  4,832,740
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  186 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 556     8%
      Number of LOCed External IOBs   21 out of 49     42%

   Number of RAMB16s                  73 out of 136    53%
   Number of SLICEs                 1828 out of 13696  13%

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  5 out of 16     31%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 11 secs 


Phase 1.1
WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

Phase 1.1 (Checksum:99261f) REAL time: 13 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
.................
Phase 2.2 (Checksum:98bf85) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 24 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 24 secs 

Phase 5.8
................................................................................................
...
Phase 5.8 (Checksum:10fd334) REAL time: 30 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 30 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 37 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 37 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 42 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 50 secs 
Total CPU time to Placer completion: 47 secs 


Phase 1: 15703 unrouted;       REAL time: 51 secs 

Phase 2: 13834 unrouted;       REAL time: 1 mins 4 secs 

Phase 3: 3164 unrouted;       REAL time: 1 mins 7 secs 

Phase 4: 3164 unrouted; (6597)      REAL time: 1 mins 8 secs 

Phase 5: 3228 unrouted; (0)      REAL time: 1 mins 11 secs 

Phase 6: 3228 unrouted; (0)      REAL time: 1 mins 11 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 18 secs 

Total REAL time to Router completion: 1 mins 25 secs 
Total CPU time to Router completion: 1 mins 21 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  icon_control0<0>       | BUFGMUX6S| No   |  154 |  0.228     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX2P| No   |  315 |  0.250     |  1.240      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX0S| No   |  190 |  0.127     |  1.238      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX1P| No   |   63 |  0.196     |  1.255      |
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX7S| No   |  400 |  0.259     |  1.241      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  239 |  0.968     |  3.403      |
+-------------------------+----------+------+------+------------+-------------+
|  U_icon_pro/iupdate_out |   Local  |      |    1 |  0.000     |  1.430      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  3.459      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.981ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.321ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.472ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.041ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.619ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.014ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.237ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.268ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 0.923ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.239ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.807ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 6.765ns    | 4    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.259ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 1.319ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 5.480ns    | 1    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 4.531ns    | 5    
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 4.518ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 5.350ns    | 2    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 3.813ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.915ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.424ns    | 4    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 51 secs 
Total CPU time to PAR completion: 1 mins 25 secs 

Peak Memory Usage:  241 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;

Analysis completed Thu Feb 10 01:44:56 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir z:\2\lab2hw\temac -proj chipPcToFPGA.cdc -input_netlist temac1_top.ngc -output_netlist temac1_top.ngd -p xc2vp30 -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.3.03i     Build 4.342.639     Registration ID: 0024608573203048
ChipScope: ISE Software Version: 6.3.03i     Registration ID: 1384167084904047
ChipScope: Loading CDC project z:\2\lab2hw\temac\chipPcToFPGA.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<35>' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Total memory usage is 59756 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   70
Logic Utilization:
  Number of Slice Flip Flops:       1,883 out of  27,392    6%
  Number of 4 input LUTs:           2,148 out of  27,392    7%
Logic Distribution:
  Number of occupied Slices:        2,056 out of  13,696   15%
  Number of Slices containing only related logic:   2,056 out of   2,056  100%
  Number of Slices containing unrelated logic:          0 out of   2,056    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,788 out of  27,392   10%
  Number used as logic:             2,148
  Number used as a route-thru:        382
  Number used as Shift registers:     258

  Number of bonded IOBs:               49 out of     556    8%
    IOB Flip Flops:                    36
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                78 out of     136   57%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           27
Total equivalent gate count for design:  5,168,433
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  191 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 556     8%
      Number of LOCed External IOBs   21 out of 49     42%

   Number of RAMB16s                  78 out of 136    57%
   Number of SLICEs                 2056 out of 13696  15%

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  5 out of 16     31%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 12 secs 


Phase 1.1
WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

Phase 1.1 (Checksum:993daf) REAL time: 13 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
.................
Phase 2.2 (Checksum:98bf85) REAL time: 23 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 25 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 25 secs 

Phase 5.8
..............................................................................................
..
Phase 5.8 (Checksum:fb0d0f) REAL time: 32 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 33 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 39 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 39 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 45 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 53 secs 
Total CPU time to Placer completion: 50 secs 


Phase 1: 17339 unrouted;       REAL time: 54 secs 

Phase 2: 15166 unrouted;       REAL time: 1 mins 6 secs 

Phase 3: 3560 unrouted;       REAL time: 1 mins 9 secs 

Phase 4: 3560 unrouted; (11306)      REAL time: 1 mins 10 secs 

Phase 5: 3698 unrouted; (45)      REAL time: 1 mins 16 secs 

Phase 6: 3713 unrouted; (0)      REAL time: 1 mins 16 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 25 secs 

Total REAL time to Router completion: 1 mins 32 secs 
Total CPU time to Router completion: 1 mins 29 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  icon_control0<0>       | BUFGMUX6S| No   |  226 |  0.134     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX2P| No   |  315 |  0.152     |  1.251      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX0S| No   |  190 |  0.133     |  1.246      |
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX7S| No   |  399 |  0.253     |  1.243      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX1P| No   |   63 |  0.157     |  1.255      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  356 |  1.066     |  3.853      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  3.754      |
+-------------------------+----------+------+------+------------+-------------+
|  U_icon_pro/iupdate_out |   Local  |      |    1 |  0.000     |  1.249      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.747ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.911ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.326ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.326ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.995ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.011ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.568ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.608ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.052ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.328ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.061ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 7.874ns    | 3    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.268ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 1.350ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 5.424ns    | 1    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 5.035ns    | 5    
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.998ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.715ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.021ns    | 2    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.838ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.724ns    | 2    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 58 secs 
Total CPU time to PAR completion: 1 mins 34 secs 

Peak Memory Usage:  249 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;

Analysis completed Thu Feb 10 01:55:31 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir z:\2\lab2hw\temac -proj chipPcToFPGA.cdc -input_netlist temac1_top.ngc -output_netlist temac1_top.ngd -p xc2vp30 -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.3.03i     Build 4.342.639     Registration ID: 0024608573203048
ChipScope: ISE Software Version: 6.3.03i     Registration ID: 1384167084904047
ChipScope: Loading CDC project z:\2\lab2hw\temac\chipPcToFPGA.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<35>' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Total memory usage is 59756 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   70
Logic Utilization:
  Number of Slice Flip Flops:       1,895 out of  27,392    6%
  Number of 4 input LUTs:           2,147 out of  27,392    7%
Logic Distribution:
  Number of occupied Slices:        2,065 out of  13,696   15%
  Number of Slices containing only related logic:   2,065 out of   2,065  100%
  Number of Slices containing unrelated logic:          0 out of   2,065    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,790 out of  27,392   10%
  Number used as logic:             2,147
  Number used as a route-thru:        382
  Number used as Shift registers:     261

  Number of bonded IOBs:               49 out of     556    8%
    IOB Flip Flops:                    36
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                78 out of     136   57%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           27
Total equivalent gate count for design:  5,168,724
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  191 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 556     8%
      Number of LOCed External IOBs   21 out of 49     42%

   Number of RAMB16s                  78 out of 136    57%
   Number of SLICEs                 2065 out of 13696  15%

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  5 out of 16     31%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 11 secs 


Phase 1.1
WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

Phase 1.1 (Checksum:9937bf) REAL time: 12 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
.................
Phase 2.2 (Checksum:98bf85) REAL time: 22 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 24 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 24 secs 

Phase 5.8
............................................................................................
......
Phase 5.8 (Checksum:11a3a0e) REAL time: 31 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 31 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 39 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 39 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 45 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 53 secs 
Total CPU time to Placer completion: 51 secs 


Phase 1: 17387 unrouted;       REAL time: 54 secs 

Phase 2: 15199 unrouted;       REAL time: 1 mins 5 secs 

Phase 3: 3807 unrouted;       REAL time: 1 mins 9 secs 

Phase 4: 3807 unrouted; (5648)      REAL time: 1 mins 10 secs 

Phase 5: 3872 unrouted; (12)      REAL time: 1 mins 11 secs 

Phase 6: 3874 unrouted; (0)      REAL time: 1 mins 11 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 20 secs 

Total REAL time to Router completion: 1 mins 27 secs 
Total CPU time to Router completion: 1 mins 24 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  icon_control0<0>       | BUFGMUX6S| No   |  227 |  0.108     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX2P| No   |  319 |  0.144     |  1.240      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX0S| No   |  190 |  0.148     |  1.250      |
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX7S| No   |  399 |  0.234     |  1.220      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX1P| No   |   63 |  0.243     |  1.255      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  361 |  1.230     |  3.714      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  4.096      |
+-------------------------+----------+------+------+------------+-------------+
|  U_icon_pro/iupdate_out |   Local  |      |    1 |  0.000     |  0.619      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.369ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.764ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.897ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.933ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.093ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 0.946ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.843ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.298ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.217ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.108ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.517ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 5.657ns    | 4    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.653ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 1.341ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 5.050ns    | 1    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 4.288ns    | 5    
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 3.940ns    | 2    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.173ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 4.278ns    | 0    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.773ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.701ns    | 4    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 55 secs 
Total CPU time to PAR completion: 1 mins 29 secs 

Peak Memory Usage:  249 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;

Analysis completed Thu Feb 10 02:09:34 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_half.v"
Module <clk_half> compiled
Compiling source file "temac1_mod.v"
Module <temac1> compiled
Compiling source file "clkgen.v"
Module <clkgen> compiled
Compiling source file "resetsync.v"
Module <resetsync> compiled
Compiling source file "video_timer.v"
Module <video_timer> compiled
Compiling source file "ff.v"
Module <dff> compiled
Module <dffr> compiled
Module <dffre> compiled
Module <dffrei> compiled
Module <dffar> compiled
Compiling source file "fakeov8610.v"
Module <fakeov8610> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "synchronizer.v"
Module <synchronizer> compiled
Compiling source file "smallfifo.v"
Module <smallfifo> compiled
Compiling source file "pcpacket.v"
Module <pcpacket> compiled
Compiling source file "edge_detect.v"
Module <edge_detect> compiled
Compiling source file "packetizer.v"
Module <packetizer> compiled
Compiling source file "bigfifo.v"
Module <bigfifo> compiled
Compiling source file "camtop.v"
Module <camtop> compiled
Compiling source file "temac1_top.v"
Module <temac1_top> compiled
No errors in compilation
Analysis of file <temac1_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <temac1_top>.
Module <temac1_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <temac1_top>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_en> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_tx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_col> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_crs> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_gmii_txd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gmii_rx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_mii_tx_clk> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_dv> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rx_er> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_gmii_rxd7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <rx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "DRIVE =  12" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "SLEW =  SLOW" for instance <tx_clk_o> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tx_ifg_delay_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_req_i> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i0> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i1> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i2> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i3> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i4> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i5> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i6> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i7> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i8> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i9> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i10> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i11> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i12> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i13> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i14> in unit <temac1_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pause_val_i15> in unit <temac1_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pause_val_i15> in unit <temac1_top>.
    Set property "max_fanout = 1000" for signal <rx_clk_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_int>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_int>.
    Set user-defined property "KEEP =  true" for signal <tx_underrun_int>.
    Set property "resynthesize = true" for unit <temac1_top>.
Analyzing module <clk_half>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reg1_out>.
Analyzing module <BUFG>.
Analyzing module <IBUF>.
Analyzing module <INV>.
Analyzing module <FDDRRSE>.
Analyzing module <OBUF>.
Analyzing module <IBUFG>.
Analyzing module <temac1>.
Generating a Black Box for module <temac1>.
 
Analyzing module <clkgen>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  5" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_dcm_inst1> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10" for instance <clk_dcm_inst1> in unit <clkgen>.
Analyzing module <DCM>.
Analyzing module <camtop>.
Module <camtop> is correct for synthesis.
 
camtop.v line 74: Cannot find <rx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
camtop.v line 75: Cannot find <tx_pre_reset> in module <camtop>, property <ASYNC_REG> with Value <TRUE> is ignored.
Analyzing module <resetsync>.
WARNING:Xst:1464 - resetsync.v line 8: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <resetsync> is correct for synthesis.
 
Analyzing module <fakeov8610>.
Module <fakeov8610> is correct for synthesis.
 
Analyzing module <video_timer>.
WARNING:Xst:916 - video_timer.v line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - video_timer.v line 125: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <video_timer> is correct for synthesis.
 
Analyzing module <dffrei>.
Module <dffrei> is correct for synthesis.
 
Analyzing module <dffrei_1>.
Module <dffrei_1> is correct for synthesis.
 
Analyzing module <dffrei_2>.
Module <dffrei_2> is correct for synthesis.
 
Analyzing module <dffrei_3>.
Module <dffrei_3> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <dffr_1>.
Module <dffr_1> is correct for synthesis.
 
Analyzing module <pcpacket>.
Module <pcpacket> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <synchronizer>.
Module <synchronizer> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <smallfifo>.
Generating a Black Box for module <smallfifo>.
 
Analyzing module <packetizer>.
WARNING:Xst:905 - packetizer.v line 75: The signals <cameraVSync> are missing in the sensitivity list of always block.
Module <packetizer> is correct for synthesis.
 
Analyzing module <dffr_2>.
Module <dffr_2> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <counter_3>.
Module <counter_3> is correct for synthesis.
 
Analyzing module <dffre_3>.
Module <dffre_3> is correct for synthesis.
 
Analyzing module <edge_detect>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <dff>.
Module <dff> is correct for synthesis.
 
Analyzing module <counter_4>.
Module <counter_4> is correct for synthesis.
 
Analyzing module <dffre_4>.
Module <dffre_4> is correct for synthesis.
 
Analyzing module <dffr>.
Module <dffr> is correct for synthesis.
 
Analyzing module <bigfifo>.
Generating a Black Box for module <bigfifo>.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_4>.
    Related source file is ff.v.
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dff>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <counter_4>.
    Related source file is counter.v.
    Found 4-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_4> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is edge_detect.v.
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is counter.v.
    Found 2-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is ff.v.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is ff.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 5-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is synchronizer.v.
Unit <synchronizer> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 7.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffre>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <dffrei_3>.
    Related source file is ff.v.
    Found 1-bit register for signal <q<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffrei_3> synthesized.


Synthesizing Unit <dffrei_2>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dffrei_2> synthesized.


Synthesizing Unit <dffrei_1>.
    Related source file is ff.v.
    Found 8-bit register for signal <q>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dffrei_1> synthesized.


Synthesizing Unit <dffrei>.
    Related source file is ff.v.
    Found 3-bit register for signal <q>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dffrei> synthesized.


Synthesizing Unit <video_timer>.
    Related source file is video_timer.v.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <pix_counter>.
    Found 10-bit register for signal <line_counter>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit adder for signal <$n0006> created at line 155.
    Found 12-bit adder for signal <$n0007> created at line 158.
    Found 1-bit register for signal <hs_state>.
    Found 1-bit register for signal <vs_state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <video_timer> synthesized.


Synthesizing Unit <dffr>.
    Related source file is ff.v.
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr> synthesized.


Synthesizing Unit <packetizer>.
    Related source file is packetizer.v.
WARNING:Xst:646 - Signal <flip<0>> is assigned but never used.
    Found 16x8-bit ROM for signal <addressMuxOut>.
    Found 1-bit register for signal <camclk20reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <packetizer> synthesized.


Synthesizing Unit <pcpacket>.
    Related source file is pcpacket.v.
    Found 6-bit comparator greater for signal <$n0002> created at line 25.
    Found 6-bit comparator greater for signal <$n0009> created at line 29.
    Found 6-bit comparator less for signal <$n0010> created at line 29.
    Found 5-bit comparator greater for signal <$n0011> created at line 31.
    Summary:
	inferred   4 Comparator(s).
Unit <pcpacket> synthesized.


Synthesizing Unit <fakeov8610>.
    Related source file is fakeov8610.v.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <ov_pix_cntr<11>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <href_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset_b (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <$n0011> created at line 280.
    Found 10-bit comparator equal for signal <href_back_porch>.
    Found 10-bit comparator equal for signal <href_front_porch>.
    Found 1-bit register for signal <href_reg>.
    Found 11-bit comparator equal for signal <href_start>.
    Found 11-bit comparator equal for signal <href_stop>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
Unit <fakeov8610> synthesized.


Synthesizing Unit <resetsync>.
    Related source file is resetsync.v.
    Found 1-bit register for signal <prer2>.
    Found 1-bit register for signal <r2r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.


Synthesizing Unit <camtop>.
    Related source file is camtop.v.
WARNING:Xst:646 - Signal <reset20> is assigned but never used.
    Found 1-bit register for signal <camclk20reg>.
    Found 17-bit comparator greater for signal <fifoready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <camtop> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is clkgen.v.
WARNING:Xst:646 - Signal <clk40> is assigned but never used.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used.
WARNING:Xst:646 - Signal <clk_div5> is assigned but never used.
Unit <clkgen> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is clk_half.v.
    Found 1-bit register for signal <reg1_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_half> synthesized.


Synthesizing Unit <temac1_top>.
    Related source file is temac1_top.v.
WARNING:Xst:646 - Signal <gtx_clk_ibufg> is assigned but never used.
WARNING:Xst:646 - Signal <tx_collision_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_bad_frame_int> is assigned but never used.
WARNING:Xst:646 - Signal <rx_good_frame_int> is assigned but never used.
WARNING:Xst:1780 - Signal <tx_underrun_int> is never used or assigned.
WARNING:Xst:646 - Signal <tx_retransmit_int> is assigned but never used.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <gmii_tx_en_reg>.
    Found 1-bit register for signal <gmii_tx_er_reg>.
    Found 8-bit register for signal <gmii_txd_reg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <temac1_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <sreset20> of the block <resetsync> are unconnected in block <camtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <href_state> with one-hot encoding.
WARNING:Xst:524 - All outputs of the instance <vpcounter> of the block <counter_4> are unconnected in block <packetizer>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Adders/Subtractors               : 8
 12-bit adder                      : 1
 10-bit adder                      : 1
 6-bit adder                       : 1
 8-bit adder                       : 2
 5-bit adder                       : 2
 2-bit adder                       : 1
# Registers                        : 50
 8-bit register                    : 8
 1-bit register                    : 30
 2-bit register                    : 4
 10-bit register                   : 1
 12-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 5-bit register                    : 2
# Comparators                      : 9
 17-bit comparator greater         : 1
 10-bit comparator equal           : 2
 11-bit comparator equal           : 2
 5-bit comparator greater          : 1
 6-bit comparator less             : 1
 6-bit comparator greater          : 2
# Multiplexers                     : 10
 3-bit 2-to-1 multiplexer          : 2
 8-bit 2-to-1 multiplexer          : 4
 2-bit 2-to-1 multiplexer          : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "temac1.ngo" is up to date.
Reading core <temac1_trimac_gen_1.ngc>.
Reading Secure Unit <temac1_trimac_gen_1>.
Launcher: "smallfifo.ngo" is up to date.
Launcher: "bigfifo.ngo" is up to date.
Reading core <bigfifo_fifo_generator_v2_0_as_1.ngc>.
WARNING:Xst:1474 - Core <temac1_trimac_gen_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <clientemactxifgdelay(7)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <temac1> for timing and area information for instance <trimac_core>.
Loading core <smallfifo> for timing and area information for instance <fifoshift>.
WARNING:Xst:1474 - Core <bigfifo_fifo_generator_v2_0_as_1> was not loaded for <BU2> as one or more ports did not line up with component declaration.  Declared input port <prog_empty_thresh(16)> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading core <bigfifo> for timing and area information for instance <myfifo>.
WARNING:Xst:1291 - FF/Latch <hsync> is unconnected in block <ovtimer>.
WARNING:Xst:1291 - FF/Latch <hs_state> is unconnected in block <ovtimer>.

Optimizing unit <temac1_top> ...

Optimizing unit <video_timer> ...

Optimizing unit <fakeov8610> ...

Optimizing unit <counter> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <pcpacket> ...

Optimizing unit <packetizer> ...

Optimizing unit <camtop> ...
Loading device for application Xst from file '2vp30.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hsync> is unconnected in block <temac1_top>.
WARNING:Xst:1291 - FF/Latch <camera_fakecamera_ovtimer_hs_state> is unconnected in block <temac1_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temac1_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     235  out of  13696     1%  
 Number of Slice Flip Flops:           239  out of  27392     0%  
 Number of 4 input LUTs:               371  out of  27392     1%  
 Number of bonded IOBs:                 60  out of    556    10%  
 Number of BRAMs:                        1  out of    136     0%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gmii_rx_clk                        | IBUFG+BUFG             | 11    |
mii_tx_clk                         | IBUF+BUFG              | 13    |
divide2_reg1_out:Q                 | BUFG                   | 52    |
clk100                             | gen40_clk_dcm_inst1:CLK0| 161   |
divide_reg1_out:Q                  | BUFG                   | 4     |
camera_incoming_fifoshift/GND:G    | NONE                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.398ns (Maximum Frequency: 227.376MHz)
   Minimum input arrival time before clock: 3.338ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: 3.980ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir z:\2\lab2hw\temac -proj chipPcToFPGA.cdc -input_netlist temac1_top.ngc -output_netlist temac1_top.ngd -p xc2vp30 -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.3.03i     Build 4.342.639     Registration ID: 0024608573203048
ChipScope: ISE Software Version: 6.3.03i     Registration ID: 1384167084904047
ChipScope: Loading CDC project z:\2\lab2hw\temac\chipPcToFPGA.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd z:\2\lab2hw\temac/_ngo -uc
temac1_top.ucf -p xc2vp30-ff896-7 temac1_top.ngc temac1_top.ngd 

Reading NGO file "Z:/2/Lab2HW/temac/temac1_top.ngc" ...
Reading component libraries for design expansion...
Launcher: "temac1.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\temac1.ngo"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Loading design module "Z:\2\Lab2HW\temac/temac1_trimac_gen_1.ngc"...
tri_mode_eth_mac_v1_1, Coregen 6.3.03i_ip4
Launcher: "bigfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\bigfifo.ngo"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Loading design module
"Z:\2\Lab2HW\temac/bigfifo_fifo_generator_v2_0_as_1.ngc"...
fifo_generator_v2_0, Coregen 6.3.03i_ip4
Launcher: "smallfifo.ngo" is up to date.
Loading design module "z:\2\lab2hw\temac\_ngo\smallfifo.ngo"...
async_fifo_v6_1, Coregen 6.3.03i_ip4

Annotating constraints to design from file "temac1_top.ucf" ...

Checking timing specifications ...
WARNING:XdmHelpers:625 - No instances driven from signal "gtx_clk" are valid for
   inclusion in TNM group "clk_tx". A TNM property on a pin or signal marks only
   the flip-flops, latches and/or RAMs which are directly or indirectly driven
   by that pin or signal.
   CLK0: TS_camclk=PERIOD camclk TS_clk100*1.000000 HIGH 50.000000%
WARNING:XdmHelpers:644 - No appropriate elements were found for the TNM group
   "clk_tx". This group has been removed from the design.
WARNING:XdmHelpers:646 - The user-defined group "tx_clock" has been removed,
   since every group that it includes was removed.
WARNING:XdmHelpers:663 - Period specification "TS_rx_clk_core" references the
   group "rx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
WARNING:XdmHelpers:663 - Period specification "TS_tx_clk_core" references the
   group "tx_clock_core", which contains both pads and synchronous elements.
   Analysis of this period specification will ignore these pad elements.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU150' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'camera_incoming_fifoshift/BU345' has
   unconnected output pin
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control1<35>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<21>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<22>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control2<35>' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/N0' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxcollision' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxretransmit' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstatsvld' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxbadframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxgoodframe' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/speedis100' has no load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<24>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclientrxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<31>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<30>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<28>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<27>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<26>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<25>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<23>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<22>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<21>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<20>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<19>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<18>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<17>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<16>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<15>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<14>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<13>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<12>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<11>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<10>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<9>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<8>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<7>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<6>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<5>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<4>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<3>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<2>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<1>' has no
   load
WARNING:NgdBuild:454 - logical net 'trimac_core/emacclienttxstats<0>' has no
   load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Total memory usage is 59756 kilobytes

Writing NGD file "temac1_top.ngd" ...

Writing NGDBUILD log file "temac1_top.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2vp30ff896-7".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   70
Logic Utilization:
  Number of Slice Flip Flops:       1,895 out of  27,392    6%
  Number of 4 input LUTs:           2,149 out of  27,392    7%
Logic Distribution:
  Number of occupied Slices:        2,066 out of  13,696   15%
  Number of Slices containing only related logic:   2,066 out of   2,066  100%
  Number of Slices containing unrelated logic:          0 out of   2,066    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,792 out of  27,392   10%
  Number used as logic:             2,149
  Number used as a route-thru:        382
  Number used as Shift registers:     261

  Number of bonded IOBs:               49 out of     556    8%
    IOB Flip Flops:                    36
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                78 out of     136   57%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           27
Total equivalent gate count for design:  5,168,736
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  191 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "temac1_top_map.mrp" for details.
Completed process "Map".

Mapping Module temac1_top . . .
MAP command line:
map -intstyle ise -p xc2vp30-ff896-7 -cm area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd temac1_top.pcf
Mapping Module temac1_top: DONE



Started process "Place & Route".





Constraints file: temac1_top.pcf

Loading device database for application Par from file "temac1_top_map.ncd".
   "temac1_top" is an NCD, version 2.38, device xc2vp30, package ff896, speed -7
Loading device for application Par from file '2vp30.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.90 2004-11-02.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 556     8%
      Number of LOCed External IOBs   21 out of 49     42%

   Number of RAMB16s                  78 out of 136    57%
   Number of SLICEs                 2066 out of 13696  15%

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  5 out of 16     31%
   Number of DCMs                      1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 11 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 14 secs 


Phase 1.1
WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

WARNING:Place - 
   The structured logic associated with a shift register could not be placed in
   such a way as to use the appropriate fast connections.  Shift registers
   should flow through every slice down through the clb(s) that they use.  The
   relative placement required by the logic was impossible to resolve.

The following components are involved in this logic:
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O
  SLICE
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O
This situation can be resolved by fixing the following issue: 

The structured logic could not be placed in the relative placement form
required.  This is due to the fact that the component
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O is already contained in an rpm
that will not allow the logic to be placed in the legal form.  

Phase 1.1 (Checksum:9937d7) REAL time: 16 secs 

Phase 2.2
WARNING:Place:410 - The input design contains local clock signal(s). To get the
   better result, we recommend users run map with the "-timing" option set
   before starting the placement.
......
.................
Phase 2.2 (Checksum:98bf85) REAL time: 28 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 30 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 31 secs 

Phase 5.8
...............................................................
.....
Phase 5.8 (Checksum:fe376e) REAL time: 38 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 38 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 46 secs 

Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 46 secs 

Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 52 secs 

Writing design to file temac1_top.ncd.

Total REAL time to Placer completion: 1 mins 
Total CPU time to Placer completion: 51 secs 


Phase 1: 17395 unrouted;       REAL time: 1 mins 1 secs 

Phase 2: 15207 unrouted;       REAL time: 1 mins 12 secs 

Phase 3: 3663 unrouted;       REAL time: 1 mins 17 secs 

Phase 4: 3663 unrouted; (7158)      REAL time: 1 mins 17 secs 

Phase 5: 3709 unrouted; (0)      REAL time: 1 mins 22 secs 

Phase 6: 3716 unrouted; (0)      REAL time: 1 mins 23 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 32 secs 

Total REAL time to Router completion: 1 mins 39 secs 
Total CPU time to Router completion: 1 mins 28 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  icon_control0<0>       | BUFGMUX6S| No   |  227 |  0.163     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|        rx_clk_int       | BUFGMUX2P| No   |  319 |  0.254     |  1.244      |
+-------------------------+----------+------+------+------------+-------------+
|  gmii_rx_clk_bufg       | BUFGMUX0S| No   |  190 |  0.143     |  1.257      |
+-------------------------+----------+------+------+------------+-------------+
|        tx_clk_int       | BUFGMUX7S| No   |  399 |  0.243     |  1.220      |
+-------------------------+----------+------+------+------------+-------------+
|     tx_gmii_mii_clk_int | BUFGMUX1P| No   |   63 |  0.222     |  1.255      |
+-------------------------+----------+------+------+------------+-------------+
|            camclk       |   Local  |      |  361 |  1.370     |  3.714      |
+-------------------------+----------+------+------+------------+-------------+
|  mii_tx_clk_ibufg       |   Local  |      |    2 |  0.000     |  3.928      |
+-------------------------+----------+------+------+------------+-------------+
|  U_icon_pro/iupdate_out |   Local  |      |    1 |  0.000     |  1.256      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.956ns    | N/A  
  GMII_MII_RX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.350ns    | N/A  
  GMII_MII_TX_RESET_I_RESET_OUT"  MAXDELAY  |            |            |      
  = 6.100 nS                                |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 4.782ns    | N/A  
  RX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 3.132ns    | N/A  
  TX_RESET_I_RESET_OUT" MAXDELAY = 6.100  n |            |            |      
  S                                         |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 2.747ns    | N/A  
  TX_RESET_I_RESET_OUT_6" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.175ns    | N/A  
  TX_RESET_I_RESET_OUT_5" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.215ns    | N/A  
  TX_RESET_I_RESET_OUT_7" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.305ns    | N/A  
  TX_RESET_I_RESET_OUT_3" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.286ns    | N/A  
  TX_RESET_I_RESET_OUT_4" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.565ns    | N/A  
  TX_RESET_I_RESET_OUT_2" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_ | 6.100ns    | 1.479ns    | N/A  
  TX_RESET_I_RESET_OUT_1" MAXDELAY =  6.100 |            |            |      
   nS                                       |            |            |      
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 7.250ns    | 4    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.361ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 1.414ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 4.991ns    | 1    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 4.235ns    | 5    
--------------------------------------------------------------------------------
  TS_clk100 = PERIOD TIMEGRP "clk100"  10 n | N/A        | N/A        | N/A  
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8  | 8.000ns    | 4.812ns    | 1    
  nS   HIGH 50.000000 %                     |            |            |      
--------------------------------------------------------------------------------
  TS_rx_clk_core = PERIOD TIMEGRP "rx_clock | 8.000ns    | 4.231ns    | 3    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | 8.000ns    | 5.242ns    | 3    
  _gmii"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_tx_clk_core = PERIOD TIMEGRP "tx_clock | 8.000ns    | 7.634ns    | 5    
  _core"  8 nS   HIGH 50.000000 %           |            |            |      
--------------------------------------------------------------------------------
  TS_camclk = PERIOD TIMEGRP "camclk" TS_cl | 10.000ns   | 9.547ns    | 4    
  k100 * 1.000000  HIGH 50.000 %            |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 5 secs 
Total CPU time to PAR completion: 1 mins 32 secs 

Peak Memory Usage:  249 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file temac1_top.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;

Analysis completed Thu Feb 10 03:21:49 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module temac1_top . . .
PAR command line: par -w -intstyle ise -ol std -t 1 temac1_top_map.ncd temac1_top.ncd temac1_top.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.
Completed process "Generate Programming File".


