#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 26 12:23:53 2023
# Process ID: 2228
# Current directory: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8252 D:\NUS\Vivado\Project\CAPTCHA_CIRCLES\CAPTCHA_CIRCLES.xpr
# Log file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/vivado.log
# Journal file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 784.434 ; gain = 80.816
open_project C:/Users/krist/Verilog/testbench/testbench.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:44]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 855.414 ; gain = 14.699
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
current_project CAPTCHA_CIRCLES
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:187]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:189]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:192]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:495]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 26 12:54:48 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 872.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 872.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:187]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:189]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:192]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:495]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 13:11:58 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 13:11:58 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739907A
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 13:20:35 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 13:20:35 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 13:25:11 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 13:25:11 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 13:25:19 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 13:25:19 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 13:40:41 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 13:40:41 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 13:51:55 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 13:51:55 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183739907A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739907A
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 15:17:42 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 15:17:42 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 15:24:48 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 15:24:48 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:187]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:189]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:192]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:44]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLOCK_DIVIDER
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.086 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 15:39:38 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 15:39:38 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:195]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.707 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:195]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:195]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:195]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:195]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:192]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:194]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:198]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:191]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:193]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:195]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:196]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:197]
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:210]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:212]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:214]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:215]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:216]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
current_project CAPTCHA_CIRCLES
close [ open D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/new/CARTESIAN.v w ]
add_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/new/CARTESIAN.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 16:35:43 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 16:35:43 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 16:42:04 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 16:42:04 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 16:47:17 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 16:47:17 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 26 18:30:05 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Thu Oct 26 18:30:05 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183739907A
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739907A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project {C:/Users/krist/Verilog/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1738.656 ; gain = 0.000
update_compile_order -fileset sources_1
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 00:19:52 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 00:19:52 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project {Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/krist/Verilog/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 27 00:20:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/krist/Verilog/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.runs/synth_1/runme.log
[Fri Oct 27 00:20:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/krist/Verilog/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 00:28:55 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 00:28:55 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 00:36:54 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 00:36:54 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 00:48:52 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 00:48:52 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 00:52:30 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 00:52:30 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 00:53:01 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 00:53:01 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project {Lab3_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive}
close_project
open_project {C:/Users/krist/Verilog/Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:19:26 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:19:26 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project {Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive}
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:24:17 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:24:17 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:30:31 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:30:31 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:31:09 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:31:09 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:36:10 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:36:10 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:39:53 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:39:53 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:40:10 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:40:10 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 01:47:51 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 01:47:51 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 02:05:12 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 02:05:13 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 02:07:06 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 02:12:44 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 02:12:44 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 02:17:34 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 02:17:34 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 02:31:28 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 02:31:28 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Fri Oct 27 02:40:50 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Fri Oct 27 02:40:50 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
