Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 15:49:57 2024
| Host         : Fabrizzio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    379         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (379)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1187)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (379)
--------------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1187)
---------------------------------------------------
 There are 1187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   47        0.268        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.657        0.000                      0                   47        0.268        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.924ns (27.425%)  route 2.445ns (72.575%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.725     6.267    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  slow_clk_BUFG_inst/O
                         net (fo=380, routed)         1.720     8.083    slow_clk_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.455 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.657 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.657    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.546 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.546    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.543 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.543    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.522 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.522    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.696ns (69.147%)  route 0.757ns (30.853%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.757     6.421    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.925 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.925    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.599 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.599    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.848    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)        0.109    15.194    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.688ns (69.046%)  route 0.757ns (30.954%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    display_inst/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.757     6.421    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.925 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.925    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.591 r  display_inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.591    display_inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.848    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)        0.109    15.194    display_inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.448 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.448    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.432 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.432    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.429 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.429    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div_counter_reg_n_0_[10]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_div_counter_reg[8]_i_1_n_5
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    clk_div_counter_reg_n_0_[14]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_div_counter_reg[12]_i_1_n_5
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div_counter_reg_n_0_[2]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_div_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_div_counter_reg[0]_i_1_n_5
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div_counter_reg_n_0_[6]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_div_counter_reg[4]_i_1_n_5
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div_counter_reg_n_0_[10]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_div_counter_reg[8]_i_1_n_4
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    clk_div_counter_reg_n_0_[14]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div_counter_reg[12]_i_1_n_4
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div_counter_reg_n_0_[2]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  clk_div_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_div_counter_reg[0]_i_1_n_4
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div_counter_reg_n_0_[6]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_div_counter_reg[4]_i_1_n_4
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    display_inst/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  display_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  display_inst/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.802    display_inst/refresh_counter_reg_n_0_[0]
    SLICE_X60Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  display_inst/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.847    display_inst/refresh_counter[0]_i_2_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  display_inst/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    display_inst/refresh_counter_reg[0]_i_1_n_7
    SLICE_X60Y54         FDRE                                         r  display_inst/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.989    display_inst/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  display_inst/refresh_counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.134     1.609    display_inst/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  display_inst/refresh_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[13]/Q
                         net (fo=1, routed)           0.175     1.813    display_inst/refresh_counter_reg_n_0_[13]
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.924 r  display_inst/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.924    display_inst/refresh_counter_reg[12]_i_1_n_6
    SLICE_X60Y57         FDRE                                         r  display_inst/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.988    display_inst/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  display_inst/refresh_counter_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.134     1.608    display_inst/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1194 Endpoints
Min Delay          1194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.493ns  (logic 3.161ns (20.402%)  route 12.332ns (79.598%))
  Logic Levels:           17  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.115    arm_inst/dp/wa3mreg/q_reg[27]_1[0]
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_inst/dp/aluresreg/q_reg[31]_2[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.471 f  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.346    11.817    arm_inst/dp/aluresreg/alu/sum[30]
    SLICE_X55Y69         LUT4 (Prop_lut4_I0_O)        0.301    12.118 f  arm_inst/dp/aluresreg/q[30]_i_3/O
                         net (fo=2, routed)           0.800    12.918    arm_inst/dp/aluresreg/q_reg[0]_7
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    13.042 f  arm_inst/dp/aluresreg/q[2]_i_10/O
                         net (fo=1, routed)           1.112    14.154    arm_inst/dp/wa3mreg/q_reg[2]_7
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.278 r  arm_inst/dp/wa3mreg/q[2]_i_6/O
                         net (fo=1, routed)           1.091    15.369    arm_inst/dp/wa3mreg/q[2]_i_6_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I4_O)        0.124    15.493 r  arm_inst/dp/wa3mreg/q[2]_i_1__4/O
                         net (fo=1, routed)           0.000    15.493    arm_inst/c/flagsreg/D[0]
    SLICE_X55Y66         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.204ns  (logic 3.126ns (22.008%)  route 11.078ns (77.992%))
  Logic Levels:           16  (CARRY4=8 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.115    arm_inst/dp/wa3mreg/q_reg[27]_1[0]
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_inst/dp/aluresreg/q_reg[31]_2[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.555 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.975    12.530    arm_inst/dp/aluresreg/alu/sum[29]
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.306    12.836 r  arm_inst/dp/aluresreg/q[29]_i_3/O
                         net (fo=2, routed)           0.662    13.498    arm_inst/dp/wa3mreg/q_reg[29]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.622 r  arm_inst/dp/wa3mreg/q[29]_i_1__2/O
                         net (fo=2, routed)           0.458    14.080    arm_inst/dp/wa3mreg/q_reg[1]_0[25]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    14.204 r  arm_inst/dp/wa3mreg/q[29]_i_1__1/O
                         net (fo=1, routed)           0.000    14.204    arm_inst/dp/pcreg/D[29]
    SLICE_X50Y70         FDCE                                         r  arm_inst/dp/pcreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.158ns  (logic 3.037ns (21.451%)  route 11.121ns (78.549%))
  Logic Levels:           16  (CARRY4=8 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.115    arm_inst/dp/wa3mreg/q_reg[27]_1[0]
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_inst/dp/aluresreg/q_reg[31]_2[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.471 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.346    11.817    arm_inst/dp/aluresreg/alu/sum[30]
    SLICE_X55Y69         LUT4 (Prop_lut4_I0_O)        0.301    12.118 r  arm_inst/dp/aluresreg/q[30]_i_3/O
                         net (fo=2, routed)           0.966    13.085    arm_inst/dp/wa3mreg/q_reg[30]_1
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.209 r  arm_inst/dp/wa3mreg/q[30]_i_1__1/O
                         net (fo=2, routed)           0.825    14.034    arm_inst/dp/wa3mreg/q_reg[1]_0[26]
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.124    14.158 r  arm_inst/dp/wa3mreg/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    14.158    arm_inst/dp/pcreg/D[30]
    SLICE_X53Y71         FDCE                                         r  arm_inst/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.155ns  (logic 2.887ns (20.395%)  route 11.268ns (79.605%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.115    arm_inst/dp/wa3mreg/q_reg[27]_1[0]
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_inst/dp/aluresreg/q_reg[31]_2[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.451 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.963    12.414    arm_inst/dp/aluresreg/alu/sum[28]
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.295    12.709 r  arm_inst/dp/aluresreg/q[28]_i_3/O
                         net (fo=2, routed)           0.679    13.388    arm_inst/dp/wa3mreg/q_reg[28]_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.512 r  arm_inst/dp/wa3mreg/q[28]_i_1__1/O
                         net (fo=2, routed)           0.643    14.155    arm_inst/dp/aluresreg/q_reg[30]_1[26]
    SLICE_X53Y69         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.124ns  (logic 2.539ns (17.977%)  route 11.585ns (82.023%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.749 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.813    11.562    arm_inst/dp/wa3mreg/alu/sum[4]
    SLICE_X50Y66         LUT4 (Prop_lut4_I0_O)        0.321    11.883 r  arm_inst/dp/wa3mreg/q[4]_i_3/O
                         net (fo=2, routed)           1.138    13.021    arm_inst/dp/wa3mreg/q_reg[0]_1
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.349 r  arm_inst/dp/wa3mreg/q[4]_i_1__3/O
                         net (fo=2, routed)           0.651    14.000    arm_inst/dp/wa3mreg/q_reg[1]_0[4]
    SLICE_X57Y64         LUT5 (Prop_lut5_I0_O)        0.124    14.124 r  arm_inst/dp/wa3mreg/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000    14.124    arm_inst/dp/pcreg/D[4]
    SLICE_X57Y64         FDCE                                         r  arm_inst/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.081ns  (logic 3.011ns (21.383%)  route 11.070ns (78.617%))
  Logic Levels:           16  (CARRY4=8 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.115    arm_inst/dp/wa3mreg/q_reg[27]_1[0]
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_inst/dp/aluresreg/q_reg[31]_2[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.451 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.963    12.414    arm_inst/dp/aluresreg/alu/sum[28]
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.295    12.709 r  arm_inst/dp/aluresreg/q[28]_i_3/O
                         net (fo=2, routed)           0.679    13.388    arm_inst/dp/wa3mreg/q_reg[28]_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.512 r  arm_inst/dp/wa3mreg/q[28]_i_1__1/O
                         net (fo=2, routed)           0.445    13.957    arm_inst/dp/wa3mreg/q_reg[1]_0[24]
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.081 r  arm_inst/dp/wa3mreg/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    14.081    arm_inst/dp/pcreg/D[28]
    SLICE_X51Y69         FDCE                                         r  arm_inst/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.966ns  (logic 3.002ns (21.496%)  route 10.964ns (78.504%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.115    arm_inst/dp/wa3mreg/q_reg[27]_1[0]
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_inst/dp/aluresreg/q_reg[31]_2[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.555 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.975    12.530    arm_inst/dp/aluresreg/alu/sum[29]
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.306    12.836 r  arm_inst/dp/aluresreg/q[29]_i_3/O
                         net (fo=2, routed)           0.662    13.498    arm_inst/dp/wa3mreg/q_reg[29]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.622 r  arm_inst/dp/wa3mreg/q[29]_i_1__2/O
                         net (fo=2, routed)           0.344    13.966    arm_inst/dp/aluresreg/q_reg[30]_1[27]
    SLICE_X48Y71         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.897ns  (logic 2.543ns (18.299%)  route 11.354ns (81.701%))
  Logic Levels:           12  (CARRY4=4 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.983 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.963    11.946    arm_inst/dp/aluresreg/alu/sum[12]
    SLICE_X51Y65         LUT4 (Prop_lut4_I0_O)        0.295    12.241 r  arm_inst/dp/aluresreg/q[12]_i_3/O
                         net (fo=2, routed)           0.679    12.920    arm_inst/dp/wa3mreg/q_reg[12]
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.044 r  arm_inst/dp/wa3mreg/q[12]_i_1__2/O
                         net (fo=2, routed)           0.729    13.773    arm_inst/dp/wa3mreg/q_reg[1]_0[12]
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.124    13.897 r  arm_inst/dp/wa3mreg/q[12]_i_1__1/O
                         net (fo=1, routed)           0.000    13.897    arm_inst/dp/pcreg/D[12]
    SLICE_X50Y65         FDCE                                         r  arm_inst/dp/pcreg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.844ns  (logic 2.803ns (20.248%)  route 11.041ns (79.752%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.237 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/O[2]
                         net (fo=1, routed)           0.941    12.178    arm_inst/dp/aluresreg/alu/sum[22]
    SLICE_X55Y69         LUT4 (Prop_lut4_I0_O)        0.301    12.479 r  arm_inst/dp/aluresreg/q[22]_i_3/O
                         net (fo=2, routed)           0.814    13.293    arm_inst/dp/wa3mreg/q_reg[22]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  arm_inst/dp/wa3mreg/q[22]_i_1__2/O
                         net (fo=2, routed)           0.303    13.720    arm_inst/dp/wa3mreg/q_reg[1]_0[19]
    SLICE_X55Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  arm_inst/dp/wa3mreg/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000    13.844    arm_inst/dp/pcreg/D[22]
    SLICE_X55Y70         FDCE                                         r  arm_inst/dp/pcreg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.839ns  (logic 2.885ns (20.847%)  route 10.954ns (79.153%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=90, routed)          1.996     2.452    arm_inst/dp/ra2reg/q[0]_i_4_0[1]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.576 r  arm_inst/dp/ra2reg/q[31]_i_6__1/O
                         net (fo=34, routed)          0.749     3.325    arm_inst/dp/ra2reg/q[31]_i_6__1_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124     3.449 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=51, routed)          4.726     8.175    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.723     9.021    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124     9.145 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.790     9.935    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.530 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  arm_inst/dp/wa3mreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.764    arm_inst/dp/aluresreg/q_reg[15]_1[0]
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.881    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.998    arm_inst/dp/aluresreg/q_reg[20]_0[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.313 r  arm_inst/dp/aluresreg/q_reg[20]_i_4/O[3]
                         net (fo=1, routed)           0.967    12.280    arm_inst/dp/aluresreg/alu/sum[23]
    SLICE_X50Y68         LUT4 (Prop_lut4_I0_O)        0.307    12.587 r  arm_inst/dp/aluresreg/q[23]_i_3/O
                         net (fo=2, routed)           0.591    13.179    arm_inst/dp/wa3mreg/q_reg[23]
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.303 r  arm_inst/dp/wa3mreg/q[23]_i_1__2/O
                         net (fo=2, routed)           0.412    13.715    arm_inst/dp/wa3mreg/q_reg[1]_0[20]
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.124    13.839 r  arm_inst/dp/wa3mreg/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000    13.839    arm_inst/dp/pcreg/D[23]
    SLICE_X49Y69         FDCE                                         r  arm_inst/dp/pcreg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.992%)  route 0.114ns (47.008%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[1]/C
    SLICE_X61Y64         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wa3ereg/q_reg[1]/Q
                         net (fo=3, routed)           0.114     0.242    arm_inst/dp/wa3mreg/q_reg[2]_9[1]
    SLICE_X59Y64         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIBDI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[19]/C
    SLICE_X57Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/wdreg/q_reg[19]/Q
                         net (fo=1, routed)           0.106     0.247    dmem_inst/RAM_reg_0[19]
    RAMB18_X2Y26         RAMB18E1                                     r  dmem_inst/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsM/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsW/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE                         0.000     0.000 r  arm_inst/c/regsM/q_reg[2]/C
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/c/regsM/q_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    arm_inst/c/regsW/D[2]
    SLICE_X59Y66         FDCE                                         r  arm_inst/c/regsW/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsM/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsW/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE                         0.000     0.000 r  arm_inst/c/regsM/q_reg[0]/C
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/c/regsM/q_reg[0]/Q
                         net (fo=3, routed)           0.130     0.271    arm_inst/c/regsW/D[0]
    SLICE_X58Y68         FDCE                                         r  arm_inst/c/regsW/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/rd2reg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wdreg/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE                         0.000     0.000 r  arm_inst/dp/rd2reg/q_reg[9]/C
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/rd2reg/q_reg[9]/Q
                         net (fo=3, routed)           0.062     0.226    arm_inst/dp/ra2reg/Q[9]
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  arm_inst/dp/ra2reg/q[9]_i_1__2/O
                         net (fo=1, routed)           0.000     0.271    arm_inst/dp/wdreg/D[9]
    SLICE_X57Y60         FDCE                                         r  arm_inst/dp/wdreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[4]/C
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/wdreg/q_reg[4]/Q
                         net (fo=1, routed)           0.109     0.273    dmem_inst/RAM_reg_0[4]
    RAMB18_X2Y26         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/instrreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/ra2reg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  arm_inst/dp/instrreg/q_reg[1]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/instrreg/q_reg[1]/Q
                         net (fo=4, routed)           0.092     0.233    arm_inst/dp/instrreg/q_reg_n_0_[1]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.049     0.282 r  arm_inst/dp/instrreg/q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.282    arm_inst/dp/ra2reg/q_reg[3]_1[1]
    SLICE_X60Y65         FDCE                                         r  arm_inst/dp/ra2reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsM/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsW/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.760%)  route 0.125ns (43.240%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE                         0.000     0.000 r  arm_inst/c/regsM/q_reg[1]/C
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/c/regsM/q_reg[1]/Q
                         net (fo=3, routed)           0.125     0.289    arm_inst/c/regsW/D[1]
    SLICE_X58Y65         FDCE                                         r  arm_inst/c/regsW/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/instrreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/ra2reg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  arm_inst/dp/instrreg/q_reg[0]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/instrreg/q_reg[0]/Q
                         net (fo=4, routed)           0.103     0.244    arm_inst/dp/instrreg/q_reg_n_0_[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  arm_inst/dp/instrreg/q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.289    arm_inst/dp/ra2reg/q_reg[3]_1[0]
    SLICE_X60Y65         FDCE                                         r  arm_inst/dp/ra2reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.741%)  route 0.171ns (57.259%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[14]/C
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wdreg/q_reg[14]/Q
                         net (fo=1, routed)           0.171     0.299    dmem_inst/RAM_reg_0[14]
    RAMB18_X2Y26         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.991ns  (logic 4.554ns (45.579%)  route 5.437ns (54.421%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.289     6.952    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.846     7.922    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.152     8.074 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.302    11.376    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.136 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.136    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 4.506ns (45.396%)  route 5.421ns (54.604%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.288     6.951    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.075 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.822     7.897    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.153     8.050 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.311    11.360    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    15.072 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.072    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 4.286ns (43.891%)  route 5.479ns (56.109%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.288     6.951    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.075 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.822     7.897    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.124     8.021 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.369    11.390    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.910 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.910    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.297ns (44.332%)  route 5.396ns (55.668%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.289     6.952    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.702     7.778    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.124     7.902 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.405    11.307    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.839 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.839    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 4.507ns (46.808%)  route 5.121ns (53.192%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.289     6.952    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.856     7.932    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.150     8.082 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.976    11.058    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.773 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.773    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.295ns (44.977%)  route 5.254ns (55.023%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.289     6.952    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.076 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.856     7.932    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.056 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.109    11.165    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.694 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.694    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.401ns  (logic 4.301ns (45.750%)  route 5.100ns (54.250%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.289     6.952    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.846     7.922    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I2_O)        0.124     8.046 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.965    11.011    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.546 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.546    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 4.404ns (53.611%)  route 3.811ns (46.389%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.977     6.640    display_inst/active_digit[1]
    SLICE_X64Y56         LUT2 (Prop_lut2_I1_O)        0.152     6.792 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.834     9.626    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.360 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.360    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.367ns (53.183%)  route 3.844ns (46.817%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.305     6.968    display_inst/active_digit[0]
    SLICE_X64Y56         LUT2 (Prop_lut2_I1_O)        0.146     7.114 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.540     9.653    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.356 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.356    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 4.145ns (51.313%)  route 3.933ns (48.687%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.305     6.968    display_inst/active_digit[0]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.628     9.720    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.222 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.222    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.433ns (57.950%)  route 1.040ns (42.050%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.337     1.976    display_inst/active_digit[0]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.703     2.723    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.947 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.947    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.413ns (56.187%)  route 1.102ns (43.813%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.370     2.008    display_inst/active_digit[1]
    SLICE_X64Y56         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.785    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.989 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.989    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.474ns (57.774%)  route 1.078ns (42.226%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.370     2.008    display_inst/active_digit[1]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.044     2.052 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.708     2.760    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     4.026 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.026    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.495ns (56.139%)  route 1.168ns (43.861%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.337     1.976    display_inst/active_digit[0]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.047     2.023 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.854    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.138 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.138    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.490ns (51.696%)  route 1.392ns (48.304%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.208     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.173    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.218 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.902     3.120    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.356 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.356    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.484ns (50.625%)  route 1.447ns (49.375%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.208     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.284     2.175    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.045     2.220 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.955     3.176    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.406 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.406    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.531ns (52.173%)  route 1.403ns (47.827%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.208     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.284     2.175    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.044     2.219 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.911     3.130    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     4.408 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.408    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 1.562ns (50.770%)  route 1.515ns (49.230%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.208     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.173    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.044     2.217 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.025     3.242    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.552 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.552    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.475ns (47.666%)  route 1.619ns (52.334%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.208     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.358     2.249    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.294 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.348    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.568 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.568    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.486ns (47.507%)  route 1.642ns (52.493%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.208     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.327     2.218    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.045     2.263 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.107     3.371    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.603 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.603    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C





