// Seed: 228618888
module module_0 #(
    parameter id_5 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign module_1.id_1 = 0;
  assign id_1[1] = (-1);
  _id_5 :
  assert property (@(1 - id_2) 1)
  else;
  assign #1 id_1[id_5] = id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd29
) (
    input  tri0  id_0,
    output logic id_1,
    input  uwire id_2
);
  logic id_4;
  bit id_5, id_6, id_7;
  assign id_6 = -1;
  always id_1 <= 1;
  logic _id_8;
  logic id_9;
  initial if (1) if (1) #id_10 release id_4;
  assign id_6 = -1;
  logic [7:0] id_11 = id_2;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_4,
      id_4
  );
  always if (1) id_9 <= -1;
  always begin : LABEL_0
    begin : LABEL_1
      id_11[1 : id_8] = id_2;
      id_7 <= 1;
    end
  end
endmodule
