{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 02:43:14 2006 " "Info: Processing started: Mon Jul 10 02:43:14 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex12 -c ex12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex12 -c ex12" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCM3006.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PCM3006.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCM3006-PCM3006_architecture " "Info: Found design unit 1: PCM3006-PCM3006_architecture" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PCM3006 " "Info: Found entity 1: PCM3006" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_core.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file cordic_core.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_core-descr " "Info: Found design unit 1: cordic_core-descr" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cordic_core " "Info: Found entity 1: cordic_core" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex12.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex12 " "Info: Found entity 1: ex12" {  } { { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mag_phase_accu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mag_phase_accu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mag_phase_accu-mag_phase_accu_architecture " "Info: Found design unit 1: mag_phase_accu-mag_phase_accu_architecture" {  } { { "mag_phase_accu.vhd" "" { Text "C:/altera/FPGA_course/ex12/mag_phase_accu.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mag_phase_accu " "Info: Found entity 1: mag_phase_accu" {  } { { "mag_phase_accu.vhd" "" { Text "C:/altera/FPGA_course/ex12/mag_phase_accu.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex12 " "Info: Elaborating entity \"ex12\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCM3006 PCM3006:inst6 " "Info: Elaborating entity \"PCM3006\" for hierarchy \"PCM3006:inst6\"" {  } { { "ex12.bdf" "inst6" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 288 280 464 504 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_core cordic_core:inst1 " "Info: Elaborating entity \"cordic_core\" for hierarchy \"cordic_core:inst1\"" {  } { { "ex12.bdf" "inst1" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 584 184 368 712 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_phase_accu mag_phase_accu:inst " "Info: Elaborating entity \"mag_phase_accu\" for hierarchy \"mag_phase_accu:inst\"" {  } { { "ex12.bdf" "inst" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 592 448 648 720 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic_core:inst1\|des_phase\[0\] data_in GND " "Warning: Reduced register \"cordic_core:inst1\|des_phase\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic_core:inst1\|des_phase\[1\] data_in GND " "Warning: Reduced register \"cordic_core:inst1\|des_phase\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PCM3006:inst6\|COUNT\[7\] PCM3006:inst6\|LRCOUT_INT " "Info: Duplicate register \"PCM3006:inst6\|COUNT\[7\]\" merged to single register \"PCM3006:inst6\|LRCOUT_INT\"" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PCM3006:inst6\|COUNT\[2\] PCM3006:inst6\|BCKOUT_INT " "Info: Duplicate register \"PCM3006:inst6\|COUNT\[2\]\" merged to single register \"PCM3006:inst6\|BCKOUT_INT\"" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic_core:inst1\|des_phase\[18\] cordic_core:inst1\|des_phase\[17\] " "Info: Duplicate register \"cordic_core:inst1\|des_phase\[18\]\" merged to single register \"cordic_core:inst1\|des_phase\[17\]\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic_core:inst1\|des_phase\[19\] cordic_core:inst1\|des_phase\[17\] " "Info: Duplicate register \"cordic_core:inst1\|des_phase\[19\]\" merged to single register \"cordic_core:inst1\|des_phase\[17\]\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|ex12\|cordic_core:inst1\|state 3 " "Info: State machine \"\|ex12\|cordic_core:inst1\|state\" contains 3 states" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 24 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "One-Hot \|ex12\|cordic_core:inst1\|state " "Info: Selected One-Hot state machine encoding method for state machine \"\|ex12\|cordic_core:inst1\|state\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 24 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|ex12\|cordic_core:inst1\|state " "Info: Encoding result for state machine \"\|ex12\|cordic_core:inst1\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cordic_core:inst1\|state.processing " "Info: Encoded state bit \"cordic_core:inst1\|state.processing\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cordic_core:inst1\|state.firststage " "Info: Encoded state bit \"cordic_core:inst1\|state.firststage\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cordic_core:inst1\|state.idle " "Info: Encoded state bit \"cordic_core:inst1\|state.idle\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ex12\|cordic_core:inst1\|state.idle 000 " "Info: State \"\|ex12\|cordic_core:inst1\|state.idle\" uses code string \"000\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ex12\|cordic_core:inst1\|state.firststage 011 " "Info: State \"\|ex12\|cordic_core:inst1\|state.firststage\" uses code string \"011\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ex12\|cordic_core:inst1\|state.processing 101 " "Info: State \"\|ex12\|cordic_core:inst1\|state.processing\" uses code string \"101\"" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 24 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "RESETn VCC " "Warning: Pin \"RESETn\" stuck at VCC" {  } { { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 408 536 712 424 "RESETn" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DOUT " "Warning: No output dependent on input pin \"DOUT\"" {  } { { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 328 32 200 344 "DOUT" "" } { 320 200 280 336 "DOUT" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "544 " "Info: Implemented 544 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "529 " "Info: Implemented 529 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 02:43:30 2006 " "Info: Processing ended: Mon Jul 10 02:43:30 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
