{
  "creator": "Yosys 0.23 (git sha1 7ce5011c24b)",
  "modules": {
    "MoravecFF": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:1.1-37.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inCenter": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "inTarget": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "inE": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "Eout": {
          "direction": "output",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
        }
      },
      "cells": {
        "$lt$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172226": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.22-24.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
            "B": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "Y": [ 63 ]
          }
        },
        "$not$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:34$172230": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:34.12-34.17"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "Y": [ 65 ]
          }
        },
        "$pow$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172225": {
          "hide_name": 1,
          "type": "$pow",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001110",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.23-24.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ]
          }
        },
        "$pow$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172228": {
          "hide_name": 1,
          "type": "$pow",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001110",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.59-24.83"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ]
          }
        },
        "$procdff$172250": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 108 ],
            "Q": [ 34 ]
          }
        },
        "$procdff$172251": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 65 ],
            "Q": [ 64 ]
          }
        },
        "$procdff$172252": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
            "Q": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
          }
        },
        "$procmux$172234": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:22.13-22.18|./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:22.9-31.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3 ],
            "Y": [ 123 ]
          }
        },
        "$procmux$172236": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.9-19.13|./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.5-32.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 123 ],
            "S": [ 64 ],
            "Y": [ 124 ]
          }
        },
        "$procmux$172240": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:22.13-22.18|./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:22.9-31.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
            "B": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
            "S": [ 3 ],
            "Y": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
          }
        },
        "$procmux$172242": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.9-19.13|./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.5-32.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "S": [ 64 ],
            "Y": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ]
          }
        },
        "$procmux$172245": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.9-19.13|./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.5-32.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
            "B": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
            "S": [ 64 ],
            "Y": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ]
          }
        },
        "$procmux$172248": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.9-19.13|./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:19.5-32.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 124 ],
            "S": [ 64 ],
            "Y": [ 108 ]
          }
        },
        "$sub$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172224": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.24-24.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
            "Y": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ]
          }
        },
        "$sub$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172227": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.60-24.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
            "Y": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ]
          }
        },
        "$ternary$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.21-24.89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
            "S": [ 63 ],
            "Y": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ]
          }
        }
      },
      "netnames": {
        "$0\\Eout[13:0]": {
          "hide_name": 1,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$0\\flip[0:0]": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$1\\Eout[13:0]": {
          "hide_name": 1,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$1\\flip[0:0]": {
          "hide_name": 1,
          "bits": [ "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:0.0-0.0"
          }
        },
        "$2\\Eout[13:0]": {
          "hide_name": 1,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$2\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:18.3-35.6"
          }
        },
        "$lt$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172226_Y": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.22-24.54"
          }
        },
        "$not$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:34$172230_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:34.12-34.17"
          }
        },
        "$pow$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172225_Y": {
          "hide_name": 1,
          "bits": [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.23-24.47"
          }
        },
        "$pow$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172228_Y": {
          "hide_name": 1,
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.59-24.83"
          }
        },
        "$procmux$172234_Y": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$procmux$172235_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172236_Y": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "$procmux$172237_CMP": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$procmux$172240_Y": {
          "hide_name": 1,
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
          }
        },
        "$procmux$172241_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172242_Y": {
          "hide_name": 1,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
          "attributes": {
          }
        },
        "$procmux$172243_CMP": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$procmux$172245_Y": {
          "hide_name": 1,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
          }
        },
        "$procmux$172246_CMP": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$procmux$172248_Y": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "$procmux$172249_CMP": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$sub$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172224_Y": {
          "hide_name": 1,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.24-24.43"
          }
        },
        "$sub$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172227_Y": {
          "hide_name": 1,
          "bits": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.60-24.79"
          }
        },
        "$ternary$./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24$172229_Y": {
          "hide_name": 1,
          "bits": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:24.21-24.89"
          }
        },
        "Eout": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:8.21-8.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:7.14-7.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:2.9-2.12"
          }
        },
        "flip": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "init": "1",
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:11.7-11.11"
          }
        },
        "inCenter": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:4.15-4.23"
          }
        },
        "inE": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:6.16-6.19"
          }
        },
        "inTarget": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:5.15-5.23"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/Moravec-Flip-Flops.sv:3.9-3.14"
          }
        }
      }
    }
  }
}
