LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY revert_logic IS 
PORT (
    revert: IN STD_LOGIC;
    is_descending: OUT BOOLEAN;
    revert_pressed: OUT BOOLEAN
);
END revert_logic;

ARCHITECTURE arch OF revert_logic IS
BEGIN

PROCESS(revert)
BEGIN

    IF (revert = '0' AND revert_pressed = FALSE) THEN
        revert_pressed <= TRUE;
        is_descending <= NOT is_descending;

    ELSIF (revert = '1' AND revert_pressed = TRUE) THEN
        revert_pressed <= FALSE;
    END IF;

END PROCESS;

END arch;