/// Auto-generated bit field definitions for VREFBUF
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::vrefbuf {

using namespace alloy::hal::bitfields;

// ============================================================================
// VREFBUF Bit Field Definitions
// ============================================================================

/// VREFBUF_CSR - VREFBUF control and status register
namespace vrefbuf_csr {
    /// Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode.
    /// Position: 0, Width: 1
    /// Access: read-write
    using ENVR = BitField<0, 1>;
    constexpr uint32_t ENVR_Pos = 0;
    constexpr uint32_t ENVR_Msk = ENVR::mask;
    /// Enumerated values for ENVR
    namespace envr {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to for the mode descriptions depending on ENVR bit configuration.
    /// Position: 1, Width: 1
    /// Access: read-write
    using HIZ = BitField<1, 1>;
    constexpr uint32_t HIZ_Pos = 1;
    constexpr uint32_t HIZ_Msk = HIZ::mask;
    /// Enumerated values for HIZ
    namespace hiz {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Voltage reference scale This bit selects the value generated by the voltage reference buffer.
    /// Position: 2, Width: 1
    /// Access: read-write
    using VRS = BitField<2, 1>;
    constexpr uint32_t VRS_Pos = 2;
    constexpr uint32_t VRS_Msk = VRS::mask;
    /// Enumerated values for VRS
    namespace vrs {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Voltage reference buffer ready
    /// Position: 3, Width: 1
    /// Access: read-only
    using VRR = BitField<3, 1>;
    constexpr uint32_t VRR_Pos = 3;
    constexpr uint32_t VRR_Msk = VRR::mask;
    /// Enumerated values for VRR
    namespace vrr {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace vrefbuf_csr

/// VREFBUF_CCR - VREFBUF calibration control register
namespace vrefbuf_ccr {
    /// Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows the tuning of the internal reference buffer voltage.
    /// Position: 0, Width: 6
    /// Access: read-write
    using TRIM = BitField<0, 6>;
    constexpr uint32_t TRIM_Pos = 0;
    constexpr uint32_t TRIM_Msk = TRIM::mask;

}  // namespace vrefbuf_ccr

}  // namespace alloy::hal::st::stm32g0::vrefbuf
