

================================================================
== Vitis HLS Report for 'maddv'
================================================================
* Date:           Mon Oct 17 11:10:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        VitisClavaAutomation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.736 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     2048|     2048|        17|         16|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [VitisClavaAutomation/src/example.c:10]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln11 = store i13 0, i13 %i" [VitisClavaAutomation/src/example.c:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [VitisClavaAutomation/src/example.c:11]   --->   Operation 29 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [VitisClavaAutomation/src/example.c:13]   --->   Operation 30 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %i_1, i32 12" [VitisClavaAutomation/src/example.c:11]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %tmp, void %for.inc.split, void %for.end" [VitisClavaAutomation/src/example.c:11]   --->   Operation 34 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast2 = zext i13 %i_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 35 'zext' 'i_cast2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %i_cast2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 36 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%A_load = load i12 %A_addr" [VitisClavaAutomation/src/example.c:13]   --->   Operation 37 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %i_cast2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 38 'getelementptr' 'B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.29ns)   --->   "%B_load = load i12 %B_addr" [VitisClavaAutomation/src/example.c:13]   --->   Operation 39 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i13 %i_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 40 'trunc' 'trunc_ln13' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln13 = or i12 %trunc_ln13, i12 1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 41 'or' 'or_ln13' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i12 %or_ln13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 42 'zext' 'zext_ln13' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 43 'getelementptr' 'A_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%A_load_1 = load i12 %A_addr_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 44 'load' 'A_load_1' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 45 'getelementptr' 'B_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.29ns)   --->   "%B_load_1 = load i12 %B_addr_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 46 'load' 'B_load_1' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 47 [1/1] (1.02ns)   --->   "%add_ln11 = add i13 %i_1, i13 32" [VitisClavaAutomation/src/example.c:11]   --->   Operation 47 'add' 'add_ln11' <Predicate = (!tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln11 = store i13 %add_ln11, i13 %i" [VitisClavaAutomation/src/example.c:11]   --->   Operation 48 'store' 'store_ln11' <Predicate = (!tmp)> <Delay = 0.46>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [VitisClavaAutomation/src/example.c:15]   --->   Operation 391 'ret' 'ret_ln15' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 49 [1/2] (1.29ns)   --->   "%A_load = load i12 %A_addr" [VitisClavaAutomation/src/example.c:13]   --->   Operation 49 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/2] (1.29ns)   --->   "%B_load = load i12 %B_addr" [VitisClavaAutomation/src/example.c:13]   --->   Operation 50 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 51 [1/1] (1.14ns)   --->   "%add_ln13 = add i32 %B_load, i32 %A_load" [VitisClavaAutomation/src/example.c:13]   --->   Operation 51 'add' 'add_ln13' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %i_cast2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 52 'getelementptr' 'C_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13, i12 %C_addr" [VitisClavaAutomation/src/example.c:13]   --->   Operation 53 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%A_load_1 = load i12 %A_addr_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 54 'load' 'A_load_1' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%B_load_1 = load i12 %B_addr_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 55 'load' 'B_load_1' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln13_1 = add i32 %B_load_1, i32 %A_load_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 56 'add' 'add_ln13_1' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 57 'getelementptr' 'C_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_1, i12 %C_addr_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 58 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i12 %trunc_ln13, i12 2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 59 'or' 'or_ln13_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i12 %or_ln13_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 60 'zext' 'zext_ln13_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln13_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 61 'getelementptr' 'A_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.29ns)   --->   "%A_load_2 = load i12 %A_addr_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 62 'load' 'A_load_2' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln13_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 63 'getelementptr' 'B_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.29ns)   --->   "%B_load_2 = load i12 %B_addr_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 64 'load' 'B_load_2' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i12 %trunc_ln13, i12 3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 65 'or' 'or_ln13_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i12 %or_ln13_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 66 'zext' 'zext_ln13_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln13_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 67 'getelementptr' 'A_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.29ns)   --->   "%A_load_3 = load i12 %A_addr_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 68 'load' 'A_load_3' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln13_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 69 'getelementptr' 'B_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.29ns)   --->   "%B_load_3 = load i12 %B_addr_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 70 'load' 'B_load_3' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 71 [1/2] (1.29ns)   --->   "%A_load_2 = load i12 %A_addr_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 71 'load' 'A_load_2' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 72 [1/2] (1.29ns)   --->   "%B_load_2 = load i12 %B_addr_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 72 'load' 'B_load_2' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 73 [1/1] (1.14ns)   --->   "%add_ln13_2 = add i32 %B_load_2, i32 %A_load_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 73 'add' 'add_ln13_2' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %zext_ln13_1" [VitisClavaAutomation/src/example.c:13]   --->   Operation 74 'getelementptr' 'C_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_2, i12 %C_addr_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 75 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 76 [1/2] (1.29ns)   --->   "%A_load_3 = load i12 %A_addr_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 76 'load' 'A_load_3' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%B_load_3 = load i12 %B_addr_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 77 'load' 'B_load_3' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 78 [1/1] (1.14ns)   --->   "%add_ln13_3 = add i32 %B_load_3, i32 %A_load_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 78 'add' 'add_ln13_3' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %zext_ln13_2" [VitisClavaAutomation/src/example.c:13]   --->   Operation 79 'getelementptr' 'C_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_3, i12 %C_addr_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 80 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln13_3 = or i12 %trunc_ln13, i12 4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 81 'or' 'or_ln13_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i12 %or_ln13_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 82 'zext' 'zext_ln13_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln13_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 83 'getelementptr' 'A_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.29ns)   --->   "%A_load_4 = load i12 %A_addr_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 84 'load' 'A_load_4' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln13_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 85 'getelementptr' 'B_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.29ns)   --->   "%B_load_4 = load i12 %B_addr_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 86 'load' 'B_load_4' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln13_4 = or i12 %trunc_ln13, i12 5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 87 'or' 'or_ln13_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i12 %or_ln13_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 88 'zext' 'zext_ln13_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln13_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 89 'getelementptr' 'A_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (1.29ns)   --->   "%A_load_5 = load i12 %A_addr_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 90 'load' 'A_load_5' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln13_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 91 'getelementptr' 'B_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.29ns)   --->   "%B_load_5 = load i12 %B_addr_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 92 'load' 'B_load_5' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.73>
ST_4 : Operation 93 [1/2] (1.29ns)   --->   "%A_load_4 = load i12 %A_addr_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 93 'load' 'A_load_4' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 94 [1/2] (1.29ns)   --->   "%B_load_4 = load i12 %B_addr_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 94 'load' 'B_load_4' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 95 [1/1] (1.14ns)   --->   "%add_ln13_4 = add i32 %B_load_4, i32 %A_load_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 95 'add' 'add_ln13_4' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln13_3" [VitisClavaAutomation/src/example.c:13]   --->   Operation 96 'getelementptr' 'C_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_4, i12 %C_addr_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 97 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 98 [1/2] (1.29ns)   --->   "%A_load_5 = load i12 %A_addr_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 98 'load' 'A_load_5' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 99 [1/2] (1.29ns)   --->   "%B_load_5 = load i12 %B_addr_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 99 'load' 'B_load_5' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 100 [1/1] (1.14ns)   --->   "%add_ln13_5 = add i32 %B_load_5, i32 %A_load_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 100 'add' 'add_ln13_5' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln13_4" [VitisClavaAutomation/src/example.c:13]   --->   Operation 101 'getelementptr' 'C_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_5, i12 %C_addr_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 102 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln13_5 = or i12 %trunc_ln13, i12 6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 103 'or' 'or_ln13_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %or_ln13_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 104 'zext' 'zext_ln13_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln13_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 105 'getelementptr' 'A_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (1.29ns)   --->   "%A_load_6 = load i12 %A_addr_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 106 'load' 'A_load_6' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln13_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 107 'getelementptr' 'B_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.29ns)   --->   "%B_load_6 = load i12 %B_addr_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 108 'load' 'B_load_6' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln13_6 = or i12 %trunc_ln13, i12 7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 109 'or' 'or_ln13_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i12 %or_ln13_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 110 'zext' 'zext_ln13_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln13_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 111 'getelementptr' 'A_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (1.29ns)   --->   "%A_load_7 = load i12 %A_addr_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 112 'load' 'A_load_7' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln13_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 113 'getelementptr' 'B_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (1.29ns)   --->   "%B_load_7 = load i12 %B_addr_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 114 'load' 'B_load_7' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 3.73>
ST_5 : Operation 115 [1/2] (1.29ns)   --->   "%A_load_6 = load i12 %A_addr_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 115 'load' 'A_load_6' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 116 [1/2] (1.29ns)   --->   "%B_load_6 = load i12 %B_addr_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 116 'load' 'B_load_6' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln13_6 = add i32 %B_load_6, i32 %A_load_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 117 'add' 'add_ln13_6' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln13_5" [VitisClavaAutomation/src/example.c:13]   --->   Operation 118 'getelementptr' 'C_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_6, i12 %C_addr_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 119 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 120 [1/2] (1.29ns)   --->   "%A_load_7 = load i12 %A_addr_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 120 'load' 'A_load_7' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 121 [1/2] (1.29ns)   --->   "%B_load_7 = load i12 %B_addr_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 121 'load' 'B_load_7' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 122 [1/1] (1.14ns)   --->   "%add_ln13_7 = add i32 %B_load_7, i32 %A_load_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 122 'add' 'add_ln13_7' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln13_6" [VitisClavaAutomation/src/example.c:13]   --->   Operation 123 'getelementptr' 'C_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_7, i12 %C_addr_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 124 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln13_7 = or i12 %trunc_ln13, i12 8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 125 'or' 'or_ln13_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i12 %or_ln13_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 126 'zext' 'zext_ln13_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln13_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 127 'getelementptr' 'A_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.29ns)   --->   "%A_load_8 = load i12 %A_addr_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 128 'load' 'A_load_8' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln13_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 129 'getelementptr' 'B_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.29ns)   --->   "%B_load_8 = load i12 %B_addr_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 130 'load' 'B_load_8' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln13_8 = or i12 %trunc_ln13, i12 9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 131 'or' 'or_ln13_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i12 %or_ln13_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 132 'zext' 'zext_ln13_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln13_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 133 'getelementptr' 'A_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.29ns)   --->   "%A_load_9 = load i12 %A_addr_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 134 'load' 'A_load_9' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln13_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 135 'getelementptr' 'B_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.29ns)   --->   "%B_load_9 = load i12 %B_addr_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 136 'load' 'B_load_9' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 3.73>
ST_6 : Operation 137 [1/2] (1.29ns)   --->   "%A_load_8 = load i12 %A_addr_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 137 'load' 'A_load_8' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 138 [1/2] (1.29ns)   --->   "%B_load_8 = load i12 %B_addr_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 138 'load' 'B_load_8' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 139 [1/1] (1.14ns)   --->   "%add_ln13_8 = add i32 %B_load_8, i32 %A_load_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 139 'add' 'add_ln13_8' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i32 %C, i64 0, i64 %zext_ln13_7" [VitisClavaAutomation/src/example.c:13]   --->   Operation 140 'getelementptr' 'C_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_8, i12 %C_addr_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 141 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 142 [1/2] (1.29ns)   --->   "%A_load_9 = load i12 %A_addr_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 142 'load' 'A_load_9' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 143 [1/2] (1.29ns)   --->   "%B_load_9 = load i12 %B_addr_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 143 'load' 'B_load_9' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 144 [1/1] (1.14ns)   --->   "%add_ln13_9 = add i32 %B_load_9, i32 %A_load_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 144 'add' 'add_ln13_9' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i32 %C, i64 0, i64 %zext_ln13_8" [VitisClavaAutomation/src/example.c:13]   --->   Operation 145 'getelementptr' 'C_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_9, i12 %C_addr_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 146 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln13_9 = or i12 %trunc_ln13, i12 10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 147 'or' 'or_ln13_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i12 %or_ln13_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 148 'zext' 'zext_ln13_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln13_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 149 'getelementptr' 'A_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 150 [2/2] (1.29ns)   --->   "%A_load_10 = load i12 %A_addr_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 150 'load' 'A_load_10' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 %zext_ln13_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 151 'getelementptr' 'B_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (1.29ns)   --->   "%B_load_10 = load i12 %B_addr_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 152 'load' 'B_load_10' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln13_10 = or i12 %trunc_ln13, i12 11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 153 'or' 'or_ln13_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i12 %or_ln13_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 154 'zext' 'zext_ln13_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln13_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 155 'getelementptr' 'A_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 156 [2/2] (1.29ns)   --->   "%A_load_11 = load i12 %A_addr_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 156 'load' 'A_load_11' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 %zext_ln13_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 157 'getelementptr' 'B_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (1.29ns)   --->   "%B_load_11 = load i12 %B_addr_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 158 'load' 'B_load_11' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 3.73>
ST_7 : Operation 159 [1/2] (1.29ns)   --->   "%A_load_10 = load i12 %A_addr_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 159 'load' 'A_load_10' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 160 [1/2] (1.29ns)   --->   "%B_load_10 = load i12 %B_addr_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 160 'load' 'B_load_10' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 161 [1/1] (1.14ns)   --->   "%add_ln13_10 = add i32 %B_load_10, i32 %A_load_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 161 'add' 'add_ln13_10' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr i32 %C, i64 0, i64 %zext_ln13_9" [VitisClavaAutomation/src/example.c:13]   --->   Operation 162 'getelementptr' 'C_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_10, i12 %C_addr_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 163 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 164 [1/2] (1.29ns)   --->   "%A_load_11 = load i12 %A_addr_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 164 'load' 'A_load_11' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 165 [1/2] (1.29ns)   --->   "%B_load_11 = load i12 %B_addr_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 165 'load' 'B_load_11' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 166 [1/1] (1.14ns)   --->   "%add_ln13_11 = add i32 %B_load_11, i32 %A_load_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 166 'add' 'add_ln13_11' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr i32 %C, i64 0, i64 %zext_ln13_10" [VitisClavaAutomation/src/example.c:13]   --->   Operation 167 'getelementptr' 'C_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_11, i12 %C_addr_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 168 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln13_11 = or i12 %trunc_ln13, i12 12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 169 'or' 'or_ln13_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln13_11 = zext i12 %or_ln13_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 170 'zext' 'zext_ln13_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln13_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 171 'getelementptr' 'A_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 172 [2/2] (1.29ns)   --->   "%A_load_12 = load i12 %A_addr_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 172 'load' 'A_load_12' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 %zext_ln13_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 173 'getelementptr' 'B_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 174 [2/2] (1.29ns)   --->   "%B_load_12 = load i12 %B_addr_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 174 'load' 'B_load_12' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln13_12 = or i12 %trunc_ln13, i12 13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 175 'or' 'or_ln13_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln13_12 = zext i12 %or_ln13_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 176 'zext' 'zext_ln13_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln13_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 177 'getelementptr' 'A_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 178 [2/2] (1.29ns)   --->   "%A_load_13 = load i12 %A_addr_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 178 'load' 'A_load_13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 %zext_ln13_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 179 'getelementptr' 'B_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 180 [2/2] (1.29ns)   --->   "%B_load_13 = load i12 %B_addr_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 180 'load' 'B_load_13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 3.73>
ST_8 : Operation 181 [1/2] (1.29ns)   --->   "%A_load_12 = load i12 %A_addr_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 181 'load' 'A_load_12' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 182 [1/2] (1.29ns)   --->   "%B_load_12 = load i12 %B_addr_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 182 'load' 'B_load_12' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 183 [1/1] (1.14ns)   --->   "%add_ln13_12 = add i32 %B_load_12, i32 %A_load_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 183 'add' 'add_ln13_12' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr i32 %C, i64 0, i64 %zext_ln13_11" [VitisClavaAutomation/src/example.c:13]   --->   Operation 184 'getelementptr' 'C_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_12, i12 %C_addr_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 185 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 186 [1/2] (1.29ns)   --->   "%A_load_13 = load i12 %A_addr_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 186 'load' 'A_load_13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 187 [1/2] (1.29ns)   --->   "%B_load_13 = load i12 %B_addr_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 187 'load' 'B_load_13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 188 [1/1] (1.14ns)   --->   "%add_ln13_13 = add i32 %B_load_13, i32 %A_load_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 188 'add' 'add_ln13_13' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr i32 %C, i64 0, i64 %zext_ln13_12" [VitisClavaAutomation/src/example.c:13]   --->   Operation 189 'getelementptr' 'C_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_13, i12 %C_addr_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 190 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln13_13 = or i12 %trunc_ln13, i12 14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 191 'or' 'or_ln13_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln13_13 = zext i12 %or_ln13_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 192 'zext' 'zext_ln13_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln13_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 193 'getelementptr' 'A_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 194 [2/2] (1.29ns)   --->   "%A_load_14 = load i12 %A_addr_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 194 'load' 'A_load_14' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 %zext_ln13_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 195 'getelementptr' 'B_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 196 [2/2] (1.29ns)   --->   "%B_load_14 = load i12 %B_addr_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 196 'load' 'B_load_14' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln13_14 = or i12 %trunc_ln13, i12 15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 197 'or' 'or_ln13_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln13_14 = zext i12 %or_ln13_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 198 'zext' 'zext_ln13_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln13_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 199 'getelementptr' 'A_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (1.29ns)   --->   "%A_load_15 = load i12 %A_addr_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 200 'load' 'A_load_15' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 %zext_ln13_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 201 'getelementptr' 'B_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (1.29ns)   --->   "%B_load_15 = load i12 %B_addr_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 202 'load' 'B_load_15' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 3.73>
ST_9 : Operation 203 [1/2] (1.29ns)   --->   "%A_load_14 = load i12 %A_addr_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 203 'load' 'A_load_14' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 204 [1/2] (1.29ns)   --->   "%B_load_14 = load i12 %B_addr_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 204 'load' 'B_load_14' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 205 [1/1] (1.14ns)   --->   "%add_ln13_14 = add i32 %B_load_14, i32 %A_load_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 205 'add' 'add_ln13_14' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr i32 %C, i64 0, i64 %zext_ln13_13" [VitisClavaAutomation/src/example.c:13]   --->   Operation 206 'getelementptr' 'C_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_14, i12 %C_addr_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 207 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 208 [1/2] (1.29ns)   --->   "%A_load_15 = load i12 %A_addr_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 208 'load' 'A_load_15' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 209 [1/2] (1.29ns)   --->   "%B_load_15 = load i12 %B_addr_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 209 'load' 'B_load_15' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 210 [1/1] (1.14ns)   --->   "%add_ln13_15 = add i32 %B_load_15, i32 %A_load_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 210 'add' 'add_ln13_15' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr i32 %C, i64 0, i64 %zext_ln13_14" [VitisClavaAutomation/src/example.c:13]   --->   Operation 211 'getelementptr' 'C_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_15, i12 %C_addr_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 212 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln13_15 = or i12 %trunc_ln13, i12 16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 213 'or' 'or_ln13_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln13_15 = zext i12 %or_ln13_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 214 'zext' 'zext_ln13_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln13_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 215 'getelementptr' 'A_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 216 [2/2] (1.29ns)   --->   "%A_load_16 = load i12 %A_addr_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 216 'load' 'A_load_16' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 %zext_ln13_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 217 'getelementptr' 'B_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 218 [2/2] (1.29ns)   --->   "%B_load_16 = load i12 %B_addr_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 218 'load' 'B_load_16' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln13_16 = or i12 %trunc_ln13, i12 17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 219 'or' 'or_ln13_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln13_16 = zext i12 %or_ln13_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 220 'zext' 'zext_ln13_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln13_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 221 'getelementptr' 'A_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 222 [2/2] (1.29ns)   --->   "%A_load_17 = load i12 %A_addr_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 222 'load' 'A_load_17' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 %zext_ln13_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 223 'getelementptr' 'B_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 224 [2/2] (1.29ns)   --->   "%B_load_17 = load i12 %B_addr_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 224 'load' 'B_load_17' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 3.73>
ST_10 : Operation 225 [1/2] (1.29ns)   --->   "%A_load_16 = load i12 %A_addr_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 225 'load' 'A_load_16' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 226 [1/2] (1.29ns)   --->   "%B_load_16 = load i12 %B_addr_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 226 'load' 'B_load_16' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 227 [1/1] (1.14ns)   --->   "%add_ln13_16 = add i32 %B_load_16, i32 %A_load_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 227 'add' 'add_ln13_16' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%C_addr_16 = getelementptr i32 %C, i64 0, i64 %zext_ln13_15" [VitisClavaAutomation/src/example.c:13]   --->   Operation 228 'getelementptr' 'C_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_16, i12 %C_addr_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 229 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 230 [1/2] (1.29ns)   --->   "%A_load_17 = load i12 %A_addr_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 230 'load' 'A_load_17' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 231 [1/2] (1.29ns)   --->   "%B_load_17 = load i12 %B_addr_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 231 'load' 'B_load_17' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 232 [1/1] (1.14ns)   --->   "%add_ln13_17 = add i32 %B_load_17, i32 %A_load_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 232 'add' 'add_ln13_17' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%C_addr_17 = getelementptr i32 %C, i64 0, i64 %zext_ln13_16" [VitisClavaAutomation/src/example.c:13]   --->   Operation 233 'getelementptr' 'C_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_17, i12 %C_addr_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 234 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln13_17 = or i12 %trunc_ln13, i12 18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 235 'or' 'or_ln13_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln13_17 = zext i12 %or_ln13_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 236 'zext' 'zext_ln13_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln13_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 237 'getelementptr' 'A_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 238 [2/2] (1.29ns)   --->   "%A_load_18 = load i12 %A_addr_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 238 'load' 'A_load_18' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr i32 %B, i64 0, i64 %zext_ln13_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 239 'getelementptr' 'B_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 240 [2/2] (1.29ns)   --->   "%B_load_18 = load i12 %B_addr_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 240 'load' 'B_load_18' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln13_18 = or i12 %trunc_ln13, i12 19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 241 'or' 'or_ln13_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln13_18 = zext i12 %or_ln13_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 242 'zext' 'zext_ln13_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln13_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 243 'getelementptr' 'A_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 244 [2/2] (1.29ns)   --->   "%A_load_19 = load i12 %A_addr_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 244 'load' 'A_load_19' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr i32 %B, i64 0, i64 %zext_ln13_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 245 'getelementptr' 'B_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 246 [2/2] (1.29ns)   --->   "%B_load_19 = load i12 %B_addr_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 246 'load' 'B_load_19' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 3.73>
ST_11 : Operation 247 [1/2] (1.29ns)   --->   "%A_load_18 = load i12 %A_addr_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 247 'load' 'A_load_18' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 248 [1/2] (1.29ns)   --->   "%B_load_18 = load i12 %B_addr_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 248 'load' 'B_load_18' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 249 [1/1] (1.14ns)   --->   "%add_ln13_18 = add i32 %B_load_18, i32 %A_load_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 249 'add' 'add_ln13_18' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%C_addr_18 = getelementptr i32 %C, i64 0, i64 %zext_ln13_17" [VitisClavaAutomation/src/example.c:13]   --->   Operation 250 'getelementptr' 'C_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_18, i12 %C_addr_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 251 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 252 [1/2] (1.29ns)   --->   "%A_load_19 = load i12 %A_addr_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 252 'load' 'A_load_19' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 253 [1/2] (1.29ns)   --->   "%B_load_19 = load i12 %B_addr_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 253 'load' 'B_load_19' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 254 [1/1] (1.14ns)   --->   "%add_ln13_19 = add i32 %B_load_19, i32 %A_load_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 254 'add' 'add_ln13_19' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%C_addr_19 = getelementptr i32 %C, i64 0, i64 %zext_ln13_18" [VitisClavaAutomation/src/example.c:13]   --->   Operation 255 'getelementptr' 'C_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_19, i12 %C_addr_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 256 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln13_19 = or i12 %trunc_ln13, i12 20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 257 'or' 'or_ln13_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln13_19 = zext i12 %or_ln13_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 258 'zext' 'zext_ln13_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln13_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 259 'getelementptr' 'A_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 260 [2/2] (1.29ns)   --->   "%A_load_20 = load i12 %A_addr_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 260 'load' 'A_load_20' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr i32 %B, i64 0, i64 %zext_ln13_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 261 'getelementptr' 'B_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 262 [2/2] (1.29ns)   --->   "%B_load_20 = load i12 %B_addr_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 262 'load' 'B_load_20' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln13_20 = or i12 %trunc_ln13, i12 21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 263 'or' 'or_ln13_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln13_20 = zext i12 %or_ln13_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 264 'zext' 'zext_ln13_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln13_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 265 'getelementptr' 'A_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (1.29ns)   --->   "%A_load_21 = load i12 %A_addr_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 266 'load' 'A_load_21' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr i32 %B, i64 0, i64 %zext_ln13_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 267 'getelementptr' 'B_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 268 [2/2] (1.29ns)   --->   "%B_load_21 = load i12 %B_addr_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 268 'load' 'B_load_21' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 3.73>
ST_12 : Operation 269 [1/2] (1.29ns)   --->   "%A_load_20 = load i12 %A_addr_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 269 'load' 'A_load_20' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 270 [1/2] (1.29ns)   --->   "%B_load_20 = load i12 %B_addr_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 270 'load' 'B_load_20' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 271 [1/1] (1.14ns)   --->   "%add_ln13_20 = add i32 %B_load_20, i32 %A_load_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 271 'add' 'add_ln13_20' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%C_addr_20 = getelementptr i32 %C, i64 0, i64 %zext_ln13_19" [VitisClavaAutomation/src/example.c:13]   --->   Operation 272 'getelementptr' 'C_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_20, i12 %C_addr_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 273 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 274 [1/2] (1.29ns)   --->   "%A_load_21 = load i12 %A_addr_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 274 'load' 'A_load_21' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 275 [1/2] (1.29ns)   --->   "%B_load_21 = load i12 %B_addr_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 275 'load' 'B_load_21' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 276 [1/1] (1.14ns)   --->   "%add_ln13_21 = add i32 %B_load_21, i32 %A_load_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 276 'add' 'add_ln13_21' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%C_addr_21 = getelementptr i32 %C, i64 0, i64 %zext_ln13_20" [VitisClavaAutomation/src/example.c:13]   --->   Operation 277 'getelementptr' 'C_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_21, i12 %C_addr_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 278 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln13_21 = or i12 %trunc_ln13, i12 22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 279 'or' 'or_ln13_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln13_21 = zext i12 %or_ln13_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 280 'zext' 'zext_ln13_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln13_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 281 'getelementptr' 'A_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 282 [2/2] (1.29ns)   --->   "%A_load_22 = load i12 %A_addr_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 282 'load' 'A_load_22' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr i32 %B, i64 0, i64 %zext_ln13_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 283 'getelementptr' 'B_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 284 [2/2] (1.29ns)   --->   "%B_load_22 = load i12 %B_addr_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 284 'load' 'B_load_22' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln13_22 = or i12 %trunc_ln13, i12 23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 285 'or' 'or_ln13_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln13_22 = zext i12 %or_ln13_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 286 'zext' 'zext_ln13_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln13_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 287 'getelementptr' 'A_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 288 [2/2] (1.29ns)   --->   "%A_load_23 = load i12 %A_addr_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 288 'load' 'A_load_23' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr i32 %B, i64 0, i64 %zext_ln13_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 289 'getelementptr' 'B_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 290 [2/2] (1.29ns)   --->   "%B_load_23 = load i12 %B_addr_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 290 'load' 'B_load_23' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.73>
ST_13 : Operation 291 [1/2] (1.29ns)   --->   "%A_load_22 = load i12 %A_addr_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 291 'load' 'A_load_22' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 292 [1/2] (1.29ns)   --->   "%B_load_22 = load i12 %B_addr_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 292 'load' 'B_load_22' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 293 [1/1] (1.14ns)   --->   "%add_ln13_22 = add i32 %B_load_22, i32 %A_load_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 293 'add' 'add_ln13_22' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%C_addr_22 = getelementptr i32 %C, i64 0, i64 %zext_ln13_21" [VitisClavaAutomation/src/example.c:13]   --->   Operation 294 'getelementptr' 'C_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_22, i12 %C_addr_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 295 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 296 [1/2] (1.29ns)   --->   "%A_load_23 = load i12 %A_addr_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 296 'load' 'A_load_23' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 297 [1/2] (1.29ns)   --->   "%B_load_23 = load i12 %B_addr_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 297 'load' 'B_load_23' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 298 [1/1] (1.14ns)   --->   "%add_ln13_23 = add i32 %B_load_23, i32 %A_load_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 298 'add' 'add_ln13_23' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%C_addr_23 = getelementptr i32 %C, i64 0, i64 %zext_ln13_22" [VitisClavaAutomation/src/example.c:13]   --->   Operation 299 'getelementptr' 'C_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_23, i12 %C_addr_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 300 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln13_23 = or i12 %trunc_ln13, i12 24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 301 'or' 'or_ln13_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln13_23 = zext i12 %or_ln13_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 302 'zext' 'zext_ln13_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln13_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 303 'getelementptr' 'A_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 304 [2/2] (1.29ns)   --->   "%A_load_24 = load i12 %A_addr_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 304 'load' 'A_load_24' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr i32 %B, i64 0, i64 %zext_ln13_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 305 'getelementptr' 'B_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 306 [2/2] (1.29ns)   --->   "%B_load_24 = load i12 %B_addr_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 306 'load' 'B_load_24' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln13_24 = or i12 %trunc_ln13, i12 25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 307 'or' 'or_ln13_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln13_24 = zext i12 %or_ln13_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 308 'zext' 'zext_ln13_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln13_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 309 'getelementptr' 'A_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 310 [2/2] (1.29ns)   --->   "%A_load_25 = load i12 %A_addr_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 310 'load' 'A_load_25' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr i32 %B, i64 0, i64 %zext_ln13_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 311 'getelementptr' 'B_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 312 [2/2] (1.29ns)   --->   "%B_load_25 = load i12 %B_addr_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 312 'load' 'B_load_25' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.73>
ST_14 : Operation 313 [1/2] (1.29ns)   --->   "%A_load_24 = load i12 %A_addr_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 313 'load' 'A_load_24' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 314 [1/2] (1.29ns)   --->   "%B_load_24 = load i12 %B_addr_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 314 'load' 'B_load_24' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 315 [1/1] (1.14ns)   --->   "%add_ln13_24 = add i32 %B_load_24, i32 %A_load_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 315 'add' 'add_ln13_24' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%C_addr_24 = getelementptr i32 %C, i64 0, i64 %zext_ln13_23" [VitisClavaAutomation/src/example.c:13]   --->   Operation 316 'getelementptr' 'C_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_24, i12 %C_addr_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 317 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 318 [1/2] (1.29ns)   --->   "%A_load_25 = load i12 %A_addr_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 318 'load' 'A_load_25' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 319 [1/2] (1.29ns)   --->   "%B_load_25 = load i12 %B_addr_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 319 'load' 'B_load_25' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 320 [1/1] (1.14ns)   --->   "%add_ln13_25 = add i32 %B_load_25, i32 %A_load_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 320 'add' 'add_ln13_25' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%C_addr_25 = getelementptr i32 %C, i64 0, i64 %zext_ln13_24" [VitisClavaAutomation/src/example.c:13]   --->   Operation 321 'getelementptr' 'C_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_25, i12 %C_addr_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 322 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln13_25 = or i12 %trunc_ln13, i12 26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 323 'or' 'or_ln13_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln13_25 = zext i12 %or_ln13_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 324 'zext' 'zext_ln13_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln13_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 325 'getelementptr' 'A_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 326 [2/2] (1.29ns)   --->   "%A_load_26 = load i12 %A_addr_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 326 'load' 'A_load_26' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr i32 %B, i64 0, i64 %zext_ln13_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 327 'getelementptr' 'B_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 328 [2/2] (1.29ns)   --->   "%B_load_26 = load i12 %B_addr_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 328 'load' 'B_load_26' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln13_26 = or i12 %trunc_ln13, i12 27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 329 'or' 'or_ln13_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln13_26 = zext i12 %or_ln13_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 330 'zext' 'zext_ln13_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln13_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 331 'getelementptr' 'A_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 332 [2/2] (1.29ns)   --->   "%A_load_27 = load i12 %A_addr_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 332 'load' 'A_load_27' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr i32 %B, i64 0, i64 %zext_ln13_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 333 'getelementptr' 'B_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 334 [2/2] (1.29ns)   --->   "%B_load_27 = load i12 %B_addr_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 334 'load' 'B_load_27' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.73>
ST_15 : Operation 335 [1/2] (1.29ns)   --->   "%A_load_26 = load i12 %A_addr_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 335 'load' 'A_load_26' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 336 [1/2] (1.29ns)   --->   "%B_load_26 = load i12 %B_addr_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 336 'load' 'B_load_26' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 337 [1/1] (1.14ns)   --->   "%add_ln13_26 = add i32 %B_load_26, i32 %A_load_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 337 'add' 'add_ln13_26' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%C_addr_26 = getelementptr i32 %C, i64 0, i64 %zext_ln13_25" [VitisClavaAutomation/src/example.c:13]   --->   Operation 338 'getelementptr' 'C_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_26, i12 %C_addr_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 339 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 340 [1/2] (1.29ns)   --->   "%A_load_27 = load i12 %A_addr_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 340 'load' 'A_load_27' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 341 [1/2] (1.29ns)   --->   "%B_load_27 = load i12 %B_addr_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 341 'load' 'B_load_27' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 342 [1/1] (1.14ns)   --->   "%add_ln13_27 = add i32 %B_load_27, i32 %A_load_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 342 'add' 'add_ln13_27' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%C_addr_27 = getelementptr i32 %C, i64 0, i64 %zext_ln13_26" [VitisClavaAutomation/src/example.c:13]   --->   Operation 343 'getelementptr' 'C_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_27, i12 %C_addr_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 344 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln13_27 = or i12 %trunc_ln13, i12 28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 345 'or' 'or_ln13_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln13_27 = zext i12 %or_ln13_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 346 'zext' 'zext_ln13_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln13_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 347 'getelementptr' 'A_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 348 [2/2] (1.29ns)   --->   "%A_load_28 = load i12 %A_addr_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 348 'load' 'A_load_28' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr i32 %B, i64 0, i64 %zext_ln13_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 349 'getelementptr' 'B_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 350 [2/2] (1.29ns)   --->   "%B_load_28 = load i12 %B_addr_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 350 'load' 'B_load_28' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln13_28 = or i12 %trunc_ln13, i12 29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 351 'or' 'or_ln13_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln13_28 = zext i12 %or_ln13_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 352 'zext' 'zext_ln13_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln13_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 353 'getelementptr' 'A_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 354 [2/2] (1.29ns)   --->   "%A_load_29 = load i12 %A_addr_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 354 'load' 'A_load_29' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr i32 %B, i64 0, i64 %zext_ln13_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 355 'getelementptr' 'B_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 356 [2/2] (1.29ns)   --->   "%B_load_29 = load i12 %B_addr_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 356 'load' 'B_load_29' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.73>
ST_16 : Operation 357 [1/2] (1.29ns)   --->   "%A_load_28 = load i12 %A_addr_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 357 'load' 'A_load_28' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 358 [1/2] (1.29ns)   --->   "%B_load_28 = load i12 %B_addr_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 358 'load' 'B_load_28' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 359 [1/1] (1.14ns)   --->   "%add_ln13_28 = add i32 %B_load_28, i32 %A_load_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 359 'add' 'add_ln13_28' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%C_addr_28 = getelementptr i32 %C, i64 0, i64 %zext_ln13_27" [VitisClavaAutomation/src/example.c:13]   --->   Operation 360 'getelementptr' 'C_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_28, i12 %C_addr_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 361 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 362 [1/2] (1.29ns)   --->   "%A_load_29 = load i12 %A_addr_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 362 'load' 'A_load_29' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 363 [1/2] (1.29ns)   --->   "%B_load_29 = load i12 %B_addr_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 363 'load' 'B_load_29' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 364 [1/1] (1.14ns)   --->   "%add_ln13_29 = add i32 %B_load_29, i32 %A_load_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 364 'add' 'add_ln13_29' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%C_addr_29 = getelementptr i32 %C, i64 0, i64 %zext_ln13_28" [VitisClavaAutomation/src/example.c:13]   --->   Operation 365 'getelementptr' 'C_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_29, i12 %C_addr_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 366 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln13_29 = or i12 %trunc_ln13, i12 30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 367 'or' 'or_ln13_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln13_29 = zext i12 %or_ln13_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 368 'zext' 'zext_ln13_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln13_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 369 'getelementptr' 'A_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 370 [2/2] (1.29ns)   --->   "%A_load_30 = load i12 %A_addr_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 370 'load' 'A_load_30' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr i32 %B, i64 0, i64 %zext_ln13_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 371 'getelementptr' 'B_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 372 [2/2] (1.29ns)   --->   "%B_load_30 = load i12 %B_addr_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 372 'load' 'B_load_30' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln13_30 = or i12 %trunc_ln13, i12 31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 373 'or' 'or_ln13_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln13_30 = zext i12 %or_ln13_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 374 'zext' 'zext_ln13_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln13_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 375 'getelementptr' 'A_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 376 [2/2] (1.29ns)   --->   "%A_load_31 = load i12 %A_addr_31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 376 'load' 'A_load_31' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr i32 %B, i64 0, i64 %zext_ln13_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 377 'getelementptr' 'B_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 378 [2/2] (1.29ns)   --->   "%B_load_31 = load i12 %B_addr_31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 378 'load' 'B_load_31' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 3.73>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [VitisClavaAutomation/src/example.c:11]   --->   Operation 379 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 380 [1/2] (1.29ns)   --->   "%A_load_30 = load i12 %A_addr_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 380 'load' 'A_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 381 [1/2] (1.29ns)   --->   "%B_load_30 = load i12 %B_addr_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 381 'load' 'B_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 382 [1/1] (1.14ns)   --->   "%add_ln13_30 = add i32 %B_load_30, i32 %A_load_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 382 'add' 'add_ln13_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%C_addr_30 = getelementptr i32 %C, i64 0, i64 %zext_ln13_29" [VitisClavaAutomation/src/example.c:13]   --->   Operation 383 'getelementptr' 'C_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_30, i12 %C_addr_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 384 'store' 'store_ln13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 385 [1/2] (1.29ns)   --->   "%A_load_31 = load i12 %A_addr_31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 385 'load' 'A_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 386 [1/2] (1.29ns)   --->   "%B_load_31 = load i12 %B_addr_31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 386 'load' 'B_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 387 [1/1] (1.14ns)   --->   "%add_ln13_31 = add i32 %B_load_31, i32 %A_load_31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 387 'add' 'add_ln13_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%C_addr_31 = getelementptr i32 %C, i64 0, i64 %zext_ln13_30" [VitisClavaAutomation/src/example.c:13]   --->   Operation 388 'getelementptr' 'C_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (1.29ns)   --->   "%store_ln13 = store i32 %add_ln13_31, i12 %C_addr_31" [VitisClavaAutomation/src/example.c:13]   --->   Operation 389 'store' 'store_ln13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [VitisClavaAutomation/src/example.c:11]   --->   Operation 390 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', VitisClavaAutomation/src/example.c:13) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln11', VitisClavaAutomation/src/example.c:11) [310]  (1.03 ns)
	'store' operation ('store_ln11', VitisClavaAutomation/src/example.c:11) of variable 'add_ln11', VitisClavaAutomation/src/example.c:11 on local variable 'i' [311]  (0.46 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load', VitisClavaAutomation/src/example.c:13) on array 'A' [24]  (1.3 ns)
	'add' operation ('add_ln13', VitisClavaAutomation/src/example.c:13) [27]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13', VitisClavaAutomation/src/example.c:13 on array 'C' [29]  (1.3 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_2', VitisClavaAutomation/src/example.c:13) on array 'A' [43]  (1.3 ns)
	'add' operation ('add_ln13_2', VitisClavaAutomation/src/example.c:13) [46]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_2', VitisClavaAutomation/src/example.c:13 on array 'C' [48]  (1.3 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_4', VitisClavaAutomation/src/example.c:13) on array 'A' [61]  (1.3 ns)
	'add' operation ('add_ln13_4', VitisClavaAutomation/src/example.c:13) [64]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_4', VitisClavaAutomation/src/example.c:13 on array 'C' [66]  (1.3 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_6', VitisClavaAutomation/src/example.c:13) on array 'A' [79]  (1.3 ns)
	'add' operation ('add_ln13_6', VitisClavaAutomation/src/example.c:13) [82]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_6', VitisClavaAutomation/src/example.c:13 on array 'C' [84]  (1.3 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_8', VitisClavaAutomation/src/example.c:13) on array 'A' [97]  (1.3 ns)
	'add' operation ('add_ln13_8', VitisClavaAutomation/src/example.c:13) [100]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_8', VitisClavaAutomation/src/example.c:13 on array 'C' [102]  (1.3 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_10', VitisClavaAutomation/src/example.c:13) on array 'A' [115]  (1.3 ns)
	'add' operation ('add_ln13_10', VitisClavaAutomation/src/example.c:13) [118]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_10', VitisClavaAutomation/src/example.c:13 on array 'C' [120]  (1.3 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_12', VitisClavaAutomation/src/example.c:13) on array 'A' [133]  (1.3 ns)
	'add' operation ('add_ln13_12', VitisClavaAutomation/src/example.c:13) [136]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_12', VitisClavaAutomation/src/example.c:13 on array 'C' [138]  (1.3 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_14', VitisClavaAutomation/src/example.c:13) on array 'A' [151]  (1.3 ns)
	'add' operation ('add_ln13_14', VitisClavaAutomation/src/example.c:13) [154]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_14', VitisClavaAutomation/src/example.c:13 on array 'C' [156]  (1.3 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_16', VitisClavaAutomation/src/example.c:13) on array 'A' [169]  (1.3 ns)
	'add' operation ('add_ln13_16', VitisClavaAutomation/src/example.c:13) [172]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_16', VitisClavaAutomation/src/example.c:13 on array 'C' [174]  (1.3 ns)

 <State 11>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_18', VitisClavaAutomation/src/example.c:13) on array 'A' [187]  (1.3 ns)
	'add' operation ('add_ln13_18', VitisClavaAutomation/src/example.c:13) [190]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_18', VitisClavaAutomation/src/example.c:13 on array 'C' [192]  (1.3 ns)

 <State 12>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_20', VitisClavaAutomation/src/example.c:13) on array 'A' [205]  (1.3 ns)
	'add' operation ('add_ln13_20', VitisClavaAutomation/src/example.c:13) [208]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_20', VitisClavaAutomation/src/example.c:13 on array 'C' [210]  (1.3 ns)

 <State 13>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_22', VitisClavaAutomation/src/example.c:13) on array 'A' [223]  (1.3 ns)
	'add' operation ('add_ln13_22', VitisClavaAutomation/src/example.c:13) [226]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_22', VitisClavaAutomation/src/example.c:13 on array 'C' [228]  (1.3 ns)

 <State 14>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_24', VitisClavaAutomation/src/example.c:13) on array 'A' [241]  (1.3 ns)
	'add' operation ('add_ln13_24', VitisClavaAutomation/src/example.c:13) [244]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_24', VitisClavaAutomation/src/example.c:13 on array 'C' [246]  (1.3 ns)

 <State 15>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_26', VitisClavaAutomation/src/example.c:13) on array 'A' [259]  (1.3 ns)
	'add' operation ('add_ln13_26', VitisClavaAutomation/src/example.c:13) [262]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_26', VitisClavaAutomation/src/example.c:13 on array 'C' [264]  (1.3 ns)

 <State 16>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_28', VitisClavaAutomation/src/example.c:13) on array 'A' [277]  (1.3 ns)
	'add' operation ('add_ln13_28', VitisClavaAutomation/src/example.c:13) [280]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_28', VitisClavaAutomation/src/example.c:13 on array 'C' [282]  (1.3 ns)

 <State 17>: 3.74ns
The critical path consists of the following:
	'load' operation ('A_load_30', VitisClavaAutomation/src/example.c:13) on array 'A' [295]  (1.3 ns)
	'add' operation ('add_ln13_30', VitisClavaAutomation/src/example.c:13) [298]  (1.14 ns)
	'store' operation ('store_ln13', VitisClavaAutomation/src/example.c:13) of variable 'add_ln13_30', VitisClavaAutomation/src/example.c:13 on array 'C' [300]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
