# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd" \
"../../../../vlsi_group_ca3_project.srcs/sources_1/new/vi_4x7_segment_driver.vhd" \
"../../../../vlsi_group_ca3_project.srcs/sources_1/new/vi_input_ports.vhd" \
"../../../../vlsi_group_ca3_project.srcs/sources_1/new/vi_output_ports.vhd" \
"../../../../vlsi_group_ca3_project.srcs/sources_1/imports/vlsi_group_ca3_project/vi_sys_rom.vhd" \
"../../../../vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd" \

# Do not sort compile order
nosort
