TimeQuest Timing Analyzer report for Rain
Tue Apr  2 21:26:22 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Rain                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 115.89 MHz ; 115.89 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
; 117.29 MHz ; 117.29 MHz      ; CLOCK_50                              ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 11.474 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 31.371 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                       ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.474 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.557      ;
; 11.487 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.544      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.488      ;
; 11.545 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.486      ;
; 11.558 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.473      ;
; 11.661 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.370      ;
; 11.704 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.327      ;
; 11.717 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.314      ;
; 11.727 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.304      ;
; 11.732 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.299      ;
; 11.775 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.256      ;
; 11.788 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.243      ;
; 11.789 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 8.224      ;
; 11.793 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 8.220      ;
; 11.798 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.233      ;
; 11.846 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.185      ;
; 11.859 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.172      ;
; 11.877 ; control:c0|draw_counter_r1[6]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 8.136      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.878 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 8.170      ;
; 11.881 ; control:c0|draw_counter_r1[6]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 8.132      ;
; 11.890 ; control:c0|draw_counter_r1[8]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 8.123      ;
; 11.891 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.140      ;
; 11.894 ; control:c0|draw_counter_r1[8]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 8.119      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.900 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.126      ;
; 11.917 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.114      ;
; 11.930 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.101      ;
; 11.933 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 8.099      ;
; 11.957 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.074      ;
; 11.959 ; control:c0|current_state.S_RESET_R1      ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 8.058      ;
; 11.962 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.069      ;
; 11.963 ; control:c0|current_state.S_RESET_R1      ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 8.054      ;
; 11.987 ; control:c0|pos_x_p2[0]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 8.040      ;
; 11.988 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.043      ;
; 12.001 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.030      ;
; 12.021 ; control:c0|draw_counter_r1[6]            ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 8.011      ;
; 12.028 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 8.003      ;
; 12.028 ; control:c0|draw_counter_r1[5]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.985      ;
; 12.032 ; control:c0|draw_counter_r1[5]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.981      ;
; 12.033 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.998      ;
; 12.034 ; control:c0|draw_counter_r1[8]            ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 7.998      ;
; 12.058 ; control:c0|pos_x_p2[0]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 7.969      ;
; 12.059 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.972      ;
; 12.072 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.959      ;
; 12.099 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.932      ;
; 12.103 ; control:c0|current_state.S_RESET_R1      ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 7.933      ;
; 12.104 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.927      ;
; 12.114 ; control:c0|draw_counter_r1[14]           ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.896      ;
; 12.118 ; control:c0|draw_counter_r1[14]           ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.892      ;
; 12.130 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.901      ;
; 12.142 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 7.886      ;
; 12.143 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.888      ;
; 12.155 ; control:c0|draw_counter_r1[13]           ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.855      ;
; 12.159 ; control:c0|draw_counter_r1[13]           ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.851      ;
; 12.170 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.861      ;
; 12.172 ; control:c0|draw_counter_r1[5]            ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 7.860      ;
; 12.175 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.856      ;
; 12.182 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 7.850      ;
; 12.209 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_RAIN_1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.802      ;
; 12.217 ; control:c0|pos_x_p2[0]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 7.810      ;
; 12.241 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.790      ;
; 12.246 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.785      ;
; 12.248 ; control:c0|draw_counter_r1[11]           ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.762      ;
; 12.252 ; control:c0|draw_counter_r1[11]           ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.758      ;
; 12.258 ; control:c0|draw_counter_r1[14]           ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 7.771      ;
; 12.278 ; control:c0|draw_counter_r1[10]           ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.732      ;
; 12.282 ; control:c0|draw_counter_r1[10]           ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.728      ;
; 12.288 ; control:c0|pos_x_p2[0]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 7.739      ;
; 12.297 ; control:c0|draw_counter_r1[6]            ; control:c0|current_state.S_RAIN_1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.714      ;
; 12.299 ; control:c0|draw_counter_r1[13]           ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 7.730      ;
; 12.310 ; control:c0|draw_counter_r1[8]            ; control:c0|current_state.S_RAIN_1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.701      ;
; 12.312 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.719      ;
; 12.317 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 7.714      ;
; 12.319 ; control:c0|draw_counter_p1[17]           ; control:c0|current_state.S_RAIN_1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 7.703      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.631      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.460      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.564 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.447      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.422      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.037      ; 8.317      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.861 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 8.146      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.871 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.030      ; 8.124      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.878 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 8.133      ;
; 31.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.108      ;
; 31.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.108      ;
; 31.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.108      ;
; 31.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 8.108      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; control:c0|current_state.S_RAIN_1_DRAW    ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_IDLE           ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_PLAYER1_ERASE  ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_PLAYER2_ERASE  ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_PLAYER1_UPDATE ; control:c0|current_state.S_PLAYER1_UPDATE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[1]                    ; control:c0|pos_x_p2[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[2]                    ; control:c0|pos_x_p2[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[3]                    ; control:c0|pos_x_p2[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[4]                    ; control:c0|pos_x_p2[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[5]                    ; control:c0|pos_x_p2[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[6]                    ; control:c0|pos_x_p2[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; random_num:rand_gen|counter[0]            ; random_num:rand_gen|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; control:c0|clock:comb_3|frame_counter[19] ; control:c0|clock:comb_3|frame_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.533 ; random_num:rand_gen|data[0]               ; random_num:rand_gen|data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.538 ; control:c0|pos_y_r1[7]                    ; control:c0|pos_y_r1[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.545 ; random_num:rand_gen|data[7]               ; random_num:rand_gen|data[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; random_num:rand_gen|data[5]               ; random_num:rand_gen|data[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; random_num:rand_gen|data[5]               ; random_num:rand_gen|data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; random_num:rand_gen|data[1]               ; random_num:rand_gen|data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.557 ; random_num:rand_gen|data[6]               ; random_num:rand_gen|data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.565 ; control:c0|draw_counter_p1[4]             ; control:c0|colour[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.831      ;
; 0.695 ; random_num:rand_gen|data[2]               ; random_num:rand_gen|data[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.961      ;
; 0.703 ; random_num:rand_gen|counter[25]           ; random_num:rand_gen|state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.969      ;
; 0.774 ; control:c0|clock:comb_3|frame_counter[5]  ; control:c0|clock:comb_3|frame_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.040      ;
; 0.779 ; control:c0|clock:comb_3|frame_counter[9]  ; control:c0|clock:comb_3|frame_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.788 ; random_num:rand_gen|counter[13]           ; random_num:rand_gen|counter[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.794 ; random_num:rand_gen|counter[6]            ; random_num:rand_gen|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; control:c0|draw_counter_r1[0]             ; control:c0|draw_counter_r1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_p1[0]             ; control:c0|draw_counter_p1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|clock:comb_3|frame_counter[10] ; control:c0|clock:comb_3|frame_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; random_num:rand_gen|counter[1]            ; random_num:rand_gen|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; random_num:rand_gen|counter[4]            ; random_num:rand_gen|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; random_num:rand_gen|counter[8]            ; random_num:rand_gen|counter[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; random_num:rand_gen|counter[14]           ; random_num:rand_gen|counter[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; random_num:rand_gen|counter[10]           ; random_num:rand_gen|counter[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[11]           ; random_num:rand_gen|counter[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[12]           ; random_num:rand_gen|counter[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[15]           ; random_num:rand_gen|counter[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[17]           ; random_num:rand_gen|counter[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[20]           ; random_num:rand_gen|counter[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[22]           ; random_num:rand_gen|counter[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; random_num:rand_gen|counter[24]           ; random_num:rand_gen|counter[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; control:c0|draw_counter_r1[2]             ; control:c0|draw_counter_r1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_p2[2]             ; control:c0|draw_counter_p2[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; control:c0|draw_counter_p2[4]             ; control:c0|draw_counter_p2[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r1[4]             ; control:c0|draw_counter_r1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; control:c0|draw_counter_r1[9]             ; control:c0|draw_counter_r1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_p1[9]             ; control:c0|draw_counter_p1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_p2[9]             ; control:c0|draw_counter_p2[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; random_num:rand_gen|data[6]               ; random_num:rand_gen|data[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; control:c0|draw_counter_r1[10]            ; control:c0|draw_counter_r1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; control:c0|draw_counter_p2[0]             ; control:c0|draw_counter_p2[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|clock:comb_3|frame_counter[12] ; control:c0|clock:comb_3|frame_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; control:c0|draw_counter_r1[7]             ; control:c0|draw_counter_r1[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r1[8]             ; control:c0|draw_counter_r1[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|clock:comb_3|frame_counter[8]  ; control:c0|clock:comb_3|frame_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r1[6]             ; control:c0|draw_counter_r1[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; control:c0|draw_counter_p1[10]            ; control:c0|draw_counter_p1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.811 ; control:c0|pos_y_r1[2]                    ; control:c0|pos_y_r1[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; control:c0|pos_y_r1[4]                    ; control:c0|pos_y_r1[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; control:c0|draw_counter_p1[2]             ; control:c0|draw_counter_p1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; control:c0|pos_y_r1[0]                    ; control:c0|pos_y_r1[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; control:c0|draw_counter_p2[10]            ; control:c0|draw_counter_p2[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; control:c0|clock:comb_3|frame_counter[13] ; control:c0|clock:comb_3|frame_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; control:c0|clock:comb_3|frame_counter[15] ; control:c0|clock:comb_3|frame_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; control:c0|pos_y_r1[6]                    ; control:c0|pos_y_r1[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.820 ; control:c0|draw_counter_p1[11]            ; control:c0|draw_counter_p1[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; control:c0|draw_counter_p1[7]             ; control:c0|draw_counter_p1[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; control:c0|draw_counter_p1[13]            ; control:c0|draw_counter_p1[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; control:c0|draw_counter_p1[16]            ; control:c0|draw_counter_p1[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; control:c0|draw_counter_p1[6]             ; control:c0|draw_counter_p1[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; control:c0|draw_counter_p2[13]            ; control:c0|draw_counter_p2[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.822 ; control:c0|draw_counter_p1[8]             ; control:c0|draw_counter_p1[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.822 ; control:c0|draw_counter_p2[8]             ; control:c0|draw_counter_p2[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.824 ; control:c0|draw_counter_p2[11]            ; control:c0|draw_counter_p2[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; control:c0|draw_counter_r1[11]            ; control:c0|draw_counter_r1[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; control:c0|draw_counter_r1[13]            ; control:c0|draw_counter_r1[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; control:c0|draw_counter_p2[6]             ; control:c0|draw_counter_p2[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; control:c0|draw_counter_p2[7]             ; control:c0|draw_counter_p2[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; control:c0|draw_counter_p2[16]            ; control:c0|draw_counter_p2[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.828 ; random_num:rand_gen|counter[2]            ; random_num:rand_gen|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; random_num:rand_gen|counter[3]            ; random_num:rand_gen|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; control:c0|draw_counter_r1[16]            ; control:c0|draw_counter_r1[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; random_num:rand_gen|counter[5]            ; random_num:rand_gen|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; random_num:rand_gen|counter[7]            ; random_num:rand_gen|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; random_num:rand_gen|counter[9]            ; random_num:rand_gen|counter[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; random_num:rand_gen|counter[16]           ; random_num:rand_gen|counter[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; random_num:rand_gen|counter[21]           ; random_num:rand_gen|counter[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; random_num:rand_gen|counter[23]           ; random_num:rand_gen|counter[23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; random_num:rand_gen|counter[18]           ; random_num:rand_gen|counter[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; random_num:rand_gen|counter[19]           ; random_num:rand_gen|counter[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.834 ; control:c0|draw_counter_p1[4]             ; control:c0|draw_counter_p1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.837 ; control:c0|clock:comb_3|frame_counter[2]  ; control:c0|clock:comb_3|frame_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; control:c0|clock:comb_3|frame_counter[4]  ; control:c0|clock:comb_3|frame_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; control:c0|clock:comb_3|frame_counter[18] ; control:c0|clock:comb_3|frame_counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; control:c0|draw_counter_p2[17]            ; control:c0|draw_counter_p2[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; control:c0|draw_counter_r1[1]             ; control:c0|draw_counter_r1[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; control:c0|draw_counter_r1[3]             ; control:c0|draw_counter_r1[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; random_num:rand_gen|counter[25]           ; random_num:rand_gen|counter[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; control:c0|draw_counter_p1[1]             ; control:c0|draw_counter_p1[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.672 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.814 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.860 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.126      ;
; 0.996 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 1.001 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.271      ;
; 1.038 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.304      ;
; 1.107 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.373      ;
; 1.139 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.405      ;
; 1.174 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.416      ;
; 1.181 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.441      ;
; 1.209 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.228 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.229 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.495      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.509      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.555      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.548      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.534      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.551      ;
; 1.288 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.555      ;
; 1.303 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 1.564      ;
; 1.310 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.588      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.581      ;
; 1.316 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 1.577      ;
; 1.329 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.595      ;
; 1.332 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.610      ;
; 1.339 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.605      ;
; 1.349 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 1.610      ;
; 1.351 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 1.622      ;
; 1.356 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.622      ;
; 1.357 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 1.618      ;
; 1.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 1.635      ;
; 1.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.639      ;
; 1.376 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.647      ;
; 1.389 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.655      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.422 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.688      ;
; 1.424 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.445 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.711      ;
; 1.449 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.691      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.718      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.718      ;
; 1.454 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.720      ;
; 1.456 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.722      ;
; 1.457 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.723      ;
; 1.463 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.705      ;
; 1.463 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.729      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.472 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.479 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.764      ;
; 1.481 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.759      ;
; 1.493 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.759      ;
; 1.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.763      ;
; 1.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.765      ;
; 1.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.502 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.768      ;
; 1.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.782      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.807      ;
; 1.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.809      ;
; 1.544 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.810      ;
; 1.554 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 1.825      ;
; 1.560 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.826      ;
; 1.560 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.826      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.830      ;
; 1.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.837      ;
; 1.579 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.873      ;
; 1.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.878      ;
; 1.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.857      ;
; 1.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.860      ;
; 1.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.860      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 11.800 ; 11.800 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 11.800 ; 11.800 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.650 ; 10.650 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.650 ; 10.650 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.926 ; -3.926 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.926 ; -3.926 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.458 ; -0.458 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.458 ; -0.458 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.948 ; -4.948 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 15.768 ; 15.768 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 15.314 ; 15.314 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 15.725 ; 15.725 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 15.768 ; 15.768 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 15.122 ; 15.122 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 15.727 ; 15.727 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 15.079 ; 15.079 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 15.518 ; 15.518 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 15.438 ; 15.438 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 15.272 ; 15.272 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 15.328 ; 15.328 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 15.401 ; 15.401 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 15.394 ; 15.394 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 15.417 ; 15.417 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 15.426 ; 15.426 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 15.438 ; 15.438 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 15.919 ; 15.919 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 15.919 ; 15.919 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 15.888 ; 15.888 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 15.911 ; 15.911 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 15.822 ; 15.822 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 15.635 ; 15.635 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 15.664 ; 15.664 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 15.611 ; 15.611 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 9.345  ; 9.345  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 9.354  ; 9.354  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 13.564 ; 13.564 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 13.456 ; 13.456 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 13.454 ; 13.454 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 13.464 ; 13.464 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 13.437 ; 13.437 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 13.452 ; 13.452 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 13.564 ; 13.564 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 13.437 ; 13.437 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 13.544 ; 13.544 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 13.401 ; 13.401 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 13.356 ; 13.356 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 13.544 ; 13.544 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 13.371 ; 13.371 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 13.533 ; 13.533 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 13.237 ; 13.237 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 13.057 ; 13.057 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 14.196 ; 14.196 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 14.191 ; 14.191 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 14.196 ; 14.196 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 14.193 ; 14.193 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 13.601 ; 13.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 13.596 ; 13.596 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 13.578 ; 13.578 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 13.563 ; 13.563 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 8.056  ; 8.056  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 8.056  ; 8.056  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 8.026  ; 8.026  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 8.026  ; 8.026  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 7.957  ; 7.957  ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 9.201  ; 9.201  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 8.846  ; 8.846  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 8.760  ; 8.760  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 9.201  ; 9.201  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 8.949  ; 8.949  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 8.645  ; 8.645  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 8.275  ; 8.275  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 8.917  ; 8.917  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 8.871  ; 8.871  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 8.871  ; 8.871  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 8.857  ; 8.857  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 8.847  ; 8.847  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 8.917  ; 8.917  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 8.907  ; 8.907  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 8.632  ; 8.632  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 8.632  ; 8.632  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 6.050  ; 6.050  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 8.467  ; 8.467  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.467  ; 8.467  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 8.463  ; 8.463  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 8.463  ; 8.463  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 8.209  ; 8.209  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 8.229  ; 8.229  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 8.245  ; 8.245  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 8.245  ; 8.245  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 8.386  ; 8.386  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 8.386  ; 8.386  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 8.385  ; 8.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 8.385  ; 8.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 8.395  ; 8.395  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 8.052  ; 8.052  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 8.062  ; 8.062  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.840  ; 5.840  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 8.997  ; 8.997  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 9.258  ; 9.258  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 9.641  ; 9.641  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 9.683  ; 9.683  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 9.038  ; 9.038  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 9.675  ; 9.675  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 8.997  ; 8.997  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 9.436  ; 9.436  ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 9.899  ; 9.899  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 9.899  ; 9.899  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 9.932  ; 9.932  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 10.008 ; 10.008 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 10.014 ; 10.014 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 10.034 ; 10.034 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 10.030 ; 10.030 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 10.044 ; 10.044 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 9.909  ; 9.909  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 10.281 ; 10.281 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 10.237 ; 10.237 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 10.227 ; 10.227 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 10.182 ; 10.182 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 9.979  ; 9.979  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 9.990  ; 9.990  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 9.909  ; 9.909  ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 8.821  ; 8.821  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 8.821  ; 8.821  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 8.835  ; 8.835  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 8.835  ; 8.835  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 8.830  ; 8.830  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 7.893  ; 7.893  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 7.914  ; 7.914  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 7.911  ; 7.911  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 7.919  ; 7.919  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 7.896  ; 7.896  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 7.907  ; 7.907  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 8.017  ; 8.017  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 7.893  ; 7.893  ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 8.559  ; 8.559  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 8.890  ; 8.890  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 8.837  ; 8.837  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 9.025  ; 9.025  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 8.847  ; 8.847  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 9.011  ; 9.011  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 8.710  ; 8.710  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 8.559  ; 8.559  ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 8.610  ; 8.610  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 9.233  ; 9.233  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 9.235  ; 9.235  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 9.232  ; 9.232  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 8.644  ; 8.644  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 8.620  ; 8.620  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 8.610  ; 8.610  ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 6.904  ; 6.904  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 7.003  ; 7.003  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 6.973  ; 6.973  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 6.973  ; 6.973  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 6.904  ; 6.904  ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 8.275  ; 8.275  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 8.846  ; 8.846  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 8.760  ; 8.760  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 9.201  ; 9.201  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 8.949  ; 8.949  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 8.645  ; 8.645  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 8.275  ; 8.275  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 5.090  ; 5.090  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.329  ; 5.329  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.329  ; 5.329  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 5.315  ; 5.315  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.305  ; 5.305  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.375  ; 5.375  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.365  ; 5.365  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.100  ; 5.100  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 5.100  ; 5.100  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 5.090  ; 5.090  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 5.090  ; 5.090  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 6.050  ; 6.050  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.661  ; 5.661  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 5.661  ; 5.661  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.657  ; 5.657  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 5.657  ; 5.657  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.667  ; 5.667  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 5.667  ; 5.667  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 5.439  ; 5.439  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 5.439  ; 5.439  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.837  ; 5.837  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 6.201  ; 6.201  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 6.181  ; 6.181  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 6.181  ; 6.181  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 6.180  ; 6.180  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 6.180  ; 6.180  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 6.190  ; 6.190  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.847  ; 5.847  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.857  ; 5.857  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 5.837  ; 5.837  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 5.837  ; 5.837  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.840  ; 5.840  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 16.001 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.026 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                       ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.001 ; control:c0|current_state.S_RESET_R1      ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.020      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.124 ; control:c0|current_state.S_RAIN_1_ERASE  ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.918      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.160 ; control:c0|current_state.S_RAIN_1_UPDATE ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.861      ;
; 16.173 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.850      ;
; 16.174 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.849      ;
; 16.208 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.815      ;
; 16.209 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.814      ;
; 16.259 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.764      ;
; 16.281 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.742      ;
; 16.294 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.729      ;
; 16.302 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.721      ;
; 16.303 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.720      ;
; 16.316 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.707      ;
; 16.326 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.684      ;
; 16.329 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.681      ;
; 16.337 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.686      ;
; 16.338 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.685      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.354 ; control:c0|current_state.S_IDLE          ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.667      ;
; 16.372 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.651      ;
; 16.373 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.650      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.374 ; control:c0|current_state.S_RAIN_1_DRAW   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.653      ;
; 16.387 ; control:c0|pos_x_p2[0]                   ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 3.635      ;
; 16.388 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.635      ;
; 16.398 ; control:c0|draw_counter_r1[6]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.612      ;
; 16.401 ; control:c0|draw_counter_r1[7]            ; control:c0|current_state.S_RESET_R1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.628      ;
; 16.401 ; control:c0|draw_counter_r1[8]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.609      ;
; 16.401 ; control:c0|draw_counter_r1[6]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.609      ;
; 16.404 ; control:c0|draw_counter_r1[8]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.606      ;
; 16.407 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.616      ;
; 16.408 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.615      ;
; 16.410 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.613      ;
; 16.422 ; control:c0|pos_x_p2[0]                   ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 3.600      ;
; 16.423 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.600      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.436 ; control:c0|current_state.S_PLAYER1_DRAW  ; control:c0|p2_score[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.605      ;
; 16.442 ; control:c0|pos_x_p2[4]                   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.581      ;
; 16.443 ; control:c0|pos_x_p2[3]                   ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.580      ;
; 16.445 ; control:c0|pos_x_p2[1]                   ; control:c0|p2_score[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.578      ;
; 16.449 ; control:c0|current_state.S_RESET_R1      ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.564      ;
; 16.452 ; control:c0|current_state.S_RESET_R1      ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.561      ;
; 16.458 ; control:c0|pos_x_p2[2]                   ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 3.565      ;
; 16.468 ; control:c0|current_state.S_PLAYER1_INIT  ; control:c0|p2_score[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.553      ;
; 16.468 ; control:c0|current_state.S_PLAYER1_INIT  ; control:c0|p2_score[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.553      ;
; 16.468 ; control:c0|current_state.S_PLAYER1_INIT  ; control:c0|p2_score[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.553      ;
; 16.468 ; control:c0|current_state.S_PLAYER1_INIT  ; control:c0|p2_score[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.553      ;
; 16.468 ; control:c0|current_state.S_PLAYER1_INIT  ; control:c0|p2_score[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.553      ;
; 16.468 ; control:c0|current_state.S_PLAYER1_INIT  ; control:c0|p2_score[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.553      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.026 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 4.022      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.041 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 4.011      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 4.007      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.946      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.167 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.881      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 3.870      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.866      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.805      ;
; 36.312 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 3.725      ;
; 36.312 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 3.725      ;
; 36.312 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 3.725      ;
; 36.312 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 3.725      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; control:c0|current_state.S_RAIN_1_DRAW    ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_IDLE           ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_PLAYER1_ERASE  ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_PLAYER2_ERASE  ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_PLAYER1_UPDATE ; control:c0|current_state.S_PLAYER1_UPDATE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[1]                    ; control:c0|pos_x_p2[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[2]                    ; control:c0|pos_x_p2[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[3]                    ; control:c0|pos_x_p2[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[4]                    ; control:c0|pos_x_p2[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[5]                    ; control:c0|pos_x_p2[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[6]                    ; control:c0|pos_x_p2[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; random_num:rand_gen|counter[0]            ; random_num:rand_gen|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; control:c0|clock:comb_3|frame_counter[19] ; control:c0|clock:comb_3|frame_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.247 ; random_num:rand_gen|data[0]               ; random_num:rand_gen|data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; control:c0|pos_y_r1[7]                    ; control:c0|pos_y_r1[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; random_num:rand_gen|data[1]               ; random_num:rand_gen|data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; random_num:rand_gen|data[5]               ; random_num:rand_gen|data[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; random_num:rand_gen|data[5]               ; random_num:rand_gen|data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; random_num:rand_gen|data[7]               ; random_num:rand_gen|data[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; random_num:rand_gen|data[6]               ; random_num:rand_gen|data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.263 ; control:c0|draw_counter_p1[4]             ; control:c0|colour[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.320 ; random_num:rand_gen|counter[25]           ; random_num:rand_gen|state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.472      ;
; 0.342 ; random_num:rand_gen|data[2]               ; random_num:rand_gen|data[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.494      ;
; 0.353 ; random_num:rand_gen|counter[13]           ; random_num:rand_gen|counter[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; control:c0|clock:comb_3|frame_counter[10] ; control:c0|clock:comb_3|frame_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; control:c0|draw_counter_r1[0]             ; control:c0|draw_counter_r1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; control:c0|draw_counter_p1[0]             ; control:c0|draw_counter_p1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; random_num:rand_gen|counter[4]            ; random_num:rand_gen|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; random_num:rand_gen|counter[6]            ; random_num:rand_gen|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; random_num:rand_gen|counter[8]            ; random_num:rand_gen|counter[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; random_num:rand_gen|counter[14]           ; random_num:rand_gen|counter[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; control:c0|draw_counter_r1[2]             ; control:c0|draw_counter_r1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r1[10]            ; control:c0|draw_counter_r1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_p2[2]             ; control:c0|draw_counter_p2[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_p2[4]             ; control:c0|draw_counter_p2[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r1[4]             ; control:c0|draw_counter_r1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; random_num:rand_gen|counter[15]           ; random_num:rand_gen|counter[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; random_num:rand_gen|counter[22]           ; random_num:rand_gen|counter[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; random_num:rand_gen|counter[24]           ; random_num:rand_gen|counter[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; control:c0|draw_counter_r1[9]             ; control:c0|draw_counter_r1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_p1[9]             ; control:c0|draw_counter_p1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_p2[9]             ; control:c0|draw_counter_p2[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; random_num:rand_gen|counter[1]            ; random_num:rand_gen|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; random_num:rand_gen|counter[10]           ; random_num:rand_gen|counter[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; random_num:rand_gen|counter[11]           ; random_num:rand_gen|counter[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; random_num:rand_gen|counter[12]           ; random_num:rand_gen|counter[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; random_num:rand_gen|counter[17]           ; random_num:rand_gen|counter[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; random_num:rand_gen|counter[20]           ; random_num:rand_gen|counter[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; control:c0|draw_counter_p2[0]             ; control:c0|draw_counter_p2[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|clock:comb_3|frame_counter[5]  ; control:c0|clock:comb_3|frame_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|clock:comb_3|frame_counter[8]  ; control:c0|clock:comb_3|frame_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; control:c0|draw_counter_r1[7]             ; control:c0|draw_counter_r1[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r1[8]             ; control:c0|draw_counter_r1[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|clock:comb_3|frame_counter[9]  ; control:c0|clock:comb_3|frame_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r1[6]             ; control:c0|draw_counter_r1[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; control:c0|clock:comb_3|frame_counter[12] ; control:c0|clock:comb_3|frame_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; control:c0|draw_counter_p1[10]            ; control:c0|draw_counter_p1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; control:c0|pos_y_r1[2]                    ; control:c0|pos_y_r1[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|pos_y_r1[4]                    ; control:c0|pos_y_r1[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; control:c0|draw_counter_p2[10]            ; control:c0|draw_counter_p2[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|pos_y_r1[0]                    ; control:c0|pos_y_r1[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; control:c0|draw_counter_p1[2]             ; control:c0|draw_counter_p1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; control:c0|pos_y_r1[6]                    ; control:c0|pos_y_r1[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; random_num:rand_gen|counter[2]            ; random_num:rand_gen|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; random_num:rand_gen|counter[3]            ; random_num:rand_gen|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; control:c0|draw_counter_p1[7]             ; control:c0|draw_counter_p1[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; control:c0|draw_counter_p1[8]             ; control:c0|draw_counter_p1[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; control:c0|draw_counter_p1[11]            ; control:c0|draw_counter_p1[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; control:c0|draw_counter_p1[6]             ; control:c0|draw_counter_p1[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; random_num:rand_gen|counter[5]            ; random_num:rand_gen|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; random_num:rand_gen|counter[7]            ; random_num:rand_gen|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; random_num:rand_gen|counter[16]           ; random_num:rand_gen|counter[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; random_num:rand_gen|counter[21]           ; random_num:rand_gen|counter[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; random_num:rand_gen|counter[23]           ; random_num:rand_gen|counter[23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; control:c0|draw_counter_p1[13]            ; control:c0|draw_counter_p1[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; control:c0|draw_counter_p1[16]            ; control:c0|draw_counter_p1[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; control:c0|draw_counter_p2[17]            ; control:c0|draw_counter_p2[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; random_num:rand_gen|counter[9]            ; random_num:rand_gen|counter[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; random_num:rand_gen|counter[18]           ; random_num:rand_gen|counter[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; random_num:rand_gen|counter[19]           ; random_num:rand_gen|counter[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; control:c0|draw_counter_r1[1]             ; control:c0|draw_counter_r1[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; control:c0|draw_counter_r1[3]             ; control:c0|draw_counter_r1[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; control:c0|draw_counter_p2[6]             ; control:c0|draw_counter_p2[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; control:c0|draw_counter_p2[7]             ; control:c0|draw_counter_p2[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; control:c0|draw_counter_p2[8]             ; control:c0|draw_counter_p2[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; control:c0|draw_counter_p2[11]            ; control:c0|draw_counter_p2[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; control:c0|draw_counter_r1[11]            ; control:c0|draw_counter_r1[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; control:c0|draw_counter_r1[13]            ; control:c0|draw_counter_r1[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; control:c0|draw_counter_p2[13]            ; control:c0|draw_counter_p2[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; control:c0|clock:comb_3|frame_counter[2]  ; control:c0|clock:comb_3|frame_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; random_num:rand_gen|counter[25]           ; random_num:rand_gen|counter[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; control:c0|draw_counter_p1[1]             ; control:c0|draw_counter_p1[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; control:c0|draw_counter_p1[17]            ; control:c0|draw_counter_p1[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; control:c0|clock:comb_3|frame_counter[4]  ; control:c0|clock:comb_3|frame_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; control:c0|clock:comb_3|frame_counter[18] ; control:c0|clock:comb_3|frame_counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; control:c0|draw_counter_p2[16]            ; control:c0|draw_counter_p2[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; control:c0|draw_counter_p1[3]             ; control:c0|draw_counter_p1[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; control:c0|draw_counter_r1[5]             ; control:c0|draw_counter_r1[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; control:c0|draw_counter_p1[4]             ; control:c0|draw_counter_p1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; control:c0|clock:comb_3|frame_counter[13] ; control:c0|clock:comb_3|frame_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.332 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.450 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.606      ;
; 0.467 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.619      ;
; 0.505 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.689      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.761      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.752      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.561 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.725      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.727      ;
; 0.575 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.727      ;
; 0.579 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 0.709      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.780      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.600 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.773      ;
; 0.602 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.754      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.609 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.798      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.765      ;
; 0.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.619 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.799      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.811      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.815      ;
; 0.635 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.637 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.644 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.654 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.849      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.809      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.849      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.813      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.679 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.831      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.682 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.686 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.686 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.686 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.698 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 0.828      ;
; 0.700 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.701 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.905      ;
; 0.707 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.889      ;
; 0.708 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 0.838      ;
; 0.711 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.911      ;
; 0.712 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.864      ;
; 0.717 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.913 ; 5.913 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.913 ; 5.913 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.230 ; 5.230 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.879 ; 1.879 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 5.230 ; 5.230 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.169 ; -2.169 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.169 ; -2.169 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.093  ; 0.093  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.093  ; 0.093  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.631 ; -2.631 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 7.888 ; 7.888 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 7.722 ; 7.722 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 7.862 ; 7.862 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 7.858 ; 7.858 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 7.621 ; 7.621 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 7.888 ; 7.888 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 7.592 ; 7.592 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 7.784 ; 7.784 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 7.638 ; 7.638 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 7.653 ; 7.653 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 7.630 ; 7.630 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 7.635 ; 7.635 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 7.656 ; 7.656 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 7.651 ; 7.651 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 7.909 ; 7.909 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 7.909 ; 7.909 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 7.868 ; 7.868 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 7.890 ; 7.890 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 7.864 ; 7.864 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 7.774 ; 7.774 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 7.776 ; 7.776 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 7.738 ; 7.738 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 4.975 ; 4.975 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 4.960 ; 4.960 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 4.975 ; 4.975 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 4.975 ; 4.975 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 4.961 ; 4.961 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 6.807 ; 6.807 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 6.756 ; 6.756 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 6.762 ; 6.762 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 6.740 ; 6.740 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 6.753 ; 6.753 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 6.807 ; 6.807 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 6.754 ; 6.754 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 6.777 ; 6.777 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 6.725 ; 6.725 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 6.692 ; 6.692 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 6.777 ; 6.777 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 6.711 ; 6.711 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 6.772 ; 6.772 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 6.640 ; 6.640 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 6.577 ; 6.577 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 6.859 ; 6.859 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 6.860 ; 6.860 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 6.840 ; 6.840 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 6.834 ; 6.834 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 4.303 ; 4.303 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 5.123 ; 5.123 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 5.123 ; 5.123 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 4.890 ; 4.890 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 4.382 ; 4.382 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.337 ; 4.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.337 ; 4.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.322 ; 4.322 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 4.312 ; 4.312 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.382 ; 4.382 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.239 ; 4.239 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.239 ; 4.239 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.049 ; 3.049 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.114 ; 4.114 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 4.114 ; 4.114 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.977 ; 3.977 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 4.010 ; 4.010 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 4.010 ; 4.010 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.091 ; 4.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 3.929 ; 3.929 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 3.909 ; 3.909 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 3.909 ; 3.909 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.916 ; 2.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 5.051 ; 5.051 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 5.190 ; 5.190 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 5.187 ; 5.187 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 5.113 ; 5.113 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 5.262 ; 5.262 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 5.270 ; 5.270 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 5.285 ; 5.285 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 5.262 ; 5.262 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 5.288 ; 5.288 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 5.300 ; 5.300 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 5.384 ; 5.384 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 5.363 ; 5.363 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 5.374 ; 5.374 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 5.261 ; 5.261 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 5.251 ; 5.251 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 4.759 ; 4.759 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 4.341 ; 4.341 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 4.335 ; 4.335 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 4.327 ; 4.327 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 4.747 ; 4.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 4.795 ; 4.795 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 4.787 ; 4.787 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 4.653 ; 4.653 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 4.566 ; 4.566 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 4.884 ; 4.884 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 4.884 ; 4.884 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 4.882 ; 4.882 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 4.591 ; 4.591 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 4.572 ; 4.572 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 4.566 ; 4.566 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 3.825 ; 3.825 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 3.873 ; 3.873 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 3.843 ; 3.843 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 3.843 ; 3.843 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 3.825 ; 3.825 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 5.123 ; 5.123 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 4.890 ; 4.890 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.679 ; 2.679 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.679 ; 2.679 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.654 ; 2.654 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.724 ; 2.724 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.714 ; 2.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.049 ; 3.049 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.811 ; 2.811 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.811 ; 2.811 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.068 ; 3.068 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 3.058 ; 3.058 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.916 ; 2.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 11.474 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                              ; 11.474 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 31.371 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 11.800 ; 11.800 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 11.800 ; 11.800 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.650 ; 10.650 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.650 ; 10.650 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.169 ; -2.169 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.169 ; -2.169 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.093  ; 0.093  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.093  ; 0.093  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.631 ; -2.631 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 15.768 ; 15.768 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 15.314 ; 15.314 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 15.725 ; 15.725 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 15.768 ; 15.768 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 15.122 ; 15.122 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 15.727 ; 15.727 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 15.079 ; 15.079 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 15.518 ; 15.518 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 15.438 ; 15.438 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 15.272 ; 15.272 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 15.328 ; 15.328 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 15.401 ; 15.401 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 15.394 ; 15.394 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 15.417 ; 15.417 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 15.426 ; 15.426 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 15.438 ; 15.438 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 15.919 ; 15.919 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 15.919 ; 15.919 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 15.888 ; 15.888 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 15.911 ; 15.911 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 15.822 ; 15.822 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 15.635 ; 15.635 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 15.664 ; 15.664 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 15.611 ; 15.611 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 9.345  ; 9.345  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 9.354  ; 9.354  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 13.564 ; 13.564 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 13.456 ; 13.456 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 13.454 ; 13.454 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 13.464 ; 13.464 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 13.437 ; 13.437 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 13.452 ; 13.452 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 13.564 ; 13.564 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 13.437 ; 13.437 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 13.544 ; 13.544 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 13.401 ; 13.401 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 13.356 ; 13.356 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 13.544 ; 13.544 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 13.371 ; 13.371 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 13.533 ; 13.533 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 13.237 ; 13.237 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 13.057 ; 13.057 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 14.196 ; 14.196 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 14.191 ; 14.191 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 14.196 ; 14.196 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 14.193 ; 14.193 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 13.601 ; 13.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 13.596 ; 13.596 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 13.578 ; 13.578 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 13.563 ; 13.563 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 8.056  ; 8.056  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 8.056  ; 8.056  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 8.026  ; 8.026  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 8.026  ; 8.026  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 7.957  ; 7.957  ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 9.201  ; 9.201  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 8.846  ; 8.846  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 8.760  ; 8.760  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 9.201  ; 9.201  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 8.949  ; 8.949  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 8.645  ; 8.645  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 8.275  ; 8.275  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 8.917  ; 8.917  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 8.871  ; 8.871  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 8.871  ; 8.871  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 8.857  ; 8.857  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 8.847  ; 8.847  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 8.917  ; 8.917  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 8.907  ; 8.907  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 8.632  ; 8.632  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 8.632  ; 8.632  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 6.050  ; 6.050  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 8.467  ; 8.467  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.467  ; 8.467  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 8.463  ; 8.463  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 8.463  ; 8.463  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 8.209  ; 8.209  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 8.229  ; 8.229  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 8.245  ; 8.245  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 8.245  ; 8.245  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 8.386  ; 8.386  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 8.386  ; 8.386  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 8.385  ; 8.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 8.385  ; 8.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 8.395  ; 8.395  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 8.052  ; 8.052  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 8.062  ; 8.062  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.840  ; 5.840  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 5.051 ; 5.051 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 5.190 ; 5.190 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 5.187 ; 5.187 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 5.113 ; 5.113 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 5.262 ; 5.262 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 5.270 ; 5.270 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 5.285 ; 5.285 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 5.262 ; 5.262 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 5.288 ; 5.288 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 5.300 ; 5.300 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 5.384 ; 5.384 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 5.363 ; 5.363 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 5.374 ; 5.374 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 5.261 ; 5.261 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 5.251 ; 5.251 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 4.773 ; 4.773 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 4.759 ; 4.759 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 4.341 ; 4.341 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 4.335 ; 4.335 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 4.327 ; 4.327 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 4.747 ; 4.747 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 4.795 ; 4.795 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 4.787 ; 4.787 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 4.653 ; 4.653 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 4.566 ; 4.566 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 4.884 ; 4.884 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 4.884 ; 4.884 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 4.882 ; 4.882 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 4.591 ; 4.591 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 4.572 ; 4.572 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 4.566 ; 4.566 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 3.825 ; 3.825 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 3.873 ; 3.873 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 3.843 ; 3.843 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 3.843 ; 3.843 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 3.825 ; 3.825 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 5.123 ; 5.123 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 4.890 ; 4.890 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.679 ; 2.679 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.679 ; 2.679 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.654 ; 2.654 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.724 ; 2.724 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.714 ; 2.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.049 ; 3.049 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.811 ; 2.811 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.811 ; 2.811 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.068 ; 3.068 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 3.058 ; 3.058 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.916 ; 2.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 54611    ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 54611    ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 176   ; 176  ;
; Unconstrained Output Ports      ; 92    ; 92   ;
; Unconstrained Output Port Paths ; 686   ; 686  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr  2 21:26:21 2019
Info: Command: quartus_sta Rain -c Rain
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Rain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 11.474
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.474         0.000 CLOCK_50 
    Info (332119):    31.371         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 16.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.001         0.000 CLOCK_50 
    Info (332119):    36.026         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Tue Apr  2 21:26:22 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


