{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 753,
    "design__instance__area": 5027.32,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0005985890165902674,
    "power__switching__total": 0.00027567753568291664,
    "power__leakage__total": 5.157809290778914e-09,
    "power__total": 0.0008742717327550054,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.1061421952595918,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.10976721231539349,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.35558185180542806,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 8.198922661750895,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.355582,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.10880922859592644,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.11459820916580171,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8050505490108523,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 5.5131269998586685,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.805051,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1052284816844837,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.10831506831368998,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1908064316109814,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 9.195107158174256,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.190806,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 16,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.10478522512936597,
    "clock__skew__worst_setup": 0.10734115289336896,
    "timing__hold__ws": 0.18940763382711984,
    "timing__setup__ws": 5.497499056032846,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.189408,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 150.0 150.0",
    "design__core__bbox": "5.52 10.88 144.44 138.72",
    "design__io": 43,
    "design__die__area": 22500,
    "design__core__area": 17759.5,
    "design__instance__count__stdcell": 753,
    "design__instance__area__stdcell": 5027.32,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.283077,
    "design__instance__utilization__stdcell": 0.283077,
    "design__instance__count__class:inverter": 24,
    "design__instance__count__class:sequential_cell": 61,
    "design__instance__count__class:multi_input_combinational_cell": 223,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 1368,
    "design__instance__count__class:tap_cell": 245,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 9742.26,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 82,
    "design__instance__count__class:clock_buffer": 11,
    "design__instance__count__class:clock_inverter": 4,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "design__instance__count__class:antenna_cell": 103,
    "antenna_diodes_count": 0,
    "route__net": 438,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 130,
    "route__wirelength__iter:1": 10865,
    "route__drc_errors__iter:2": 73,
    "route__wirelength__iter:2": 10845,
    "route__drc_errors__iter:3": 39,
    "route__wirelength__iter:3": 10778,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 10774,
    "route__drc_errors": 0,
    "route__wirelength": 10774,
    "route__vias": 2969,
    "route__vias__singlecut": 2969,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 173.48,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 6,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 6,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 6,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.10569244389959631,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.10862468176843879,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.3536459003514855,
    "timing__setup__ws__corner:min_tt_025C_1v80": 8.219839264126396,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.353646,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 6,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.10763744367144547,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.11282096409771784,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8030203951306061,
    "timing__setup__ws__corner:min_ss_100C_1v60": 5.527380931630355,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.80302,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 6,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.10478522512936597,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10734115289336896,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.18940763382711984,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 9.20845203930767,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.189408,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 6,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.10678051800565304,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11179064934615078,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3572649499583611,
    "timing__setup__ws__corner:max_tt_025C_1v80": 8.182686759779594,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.357265,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 6,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.11031097181265785,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.11717925572644726,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.8080899511601776,
    "timing__setup__ws__corner:max_ss_100C_1v60": 5.497499056032846,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.80809,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 6,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.1059927314806745,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11019817315016578,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.19204480216324743,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 9.184442799587307,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.192045,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 6,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 6,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79993,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 6.74533e-05,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 8.91648e-05,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.055e-05,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 8.91648e-05,
    "design_powergrid__voltage__worst": 8.91648e-05,
    "design_powergrid__voltage__worst__net:vccd1": 1.79993,
    "design_powergrid__drop__worst": 8.91648e-05,
    "design_powergrid__drop__worst__net:vccd1": 6.74533e-05,
    "design_powergrid__voltage__worst__net:vssd1": 8.91648e-05,
    "design_powergrid__drop__worst__net:vssd1": 8.91648e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 9.83e-06,
    "ir__drop__worst": 6.75e-05,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}