
build/Led_Rcc.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <vectors_table>:
   0:	20001000 	.word	0x20001000
   4:	00000009 	.word	0x00000009

00000008 <_start>:
   8:	f000 f83e 	bl	88 <Rcc_Init>
   c:	f000 f80d 	bl	2a <kcs_gpio_init>

00000010 <loop>:
  10:	f000 f819 	bl	46 <kcs_led_on>
  14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  18:	f000 f826 	bl	68 <kcs_led_deay>
  1c:	f000 f818 	bl	50 <kcs_led_off>
  20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  24:	f000 f820 	bl	68 <kcs_led_deay>
  28:	e7f2      	b.n	10 <loop>

0000002a <kcs_gpio_init>:
  2a:	480c      	ldr	r0, [pc, #48]	; (5c <kcs_led_off+0xc>)
  2c:	f04f 0120 	mov.w	r1, #32
  30:	6001      	str	r1, [r0, #0]
  32:	480b      	ldr	r0, [pc, #44]	; (60 <kcs_led_off+0x10>)
  34:	f44f 7140 	mov.w	r1, #768	; 0x300
  38:	6001      	str	r1, [r0, #0]
  3a:	480a      	ldr	r0, [pc, #40]	; (64 <kcs_led_off+0x14>)
  3c:	f04f 0100 	mov.w	r1, #0
  40:	6001      	str	r1, [r0, #0]
  42:	46c0      	nop			; (mov r8, r8)
  44:	46c0      	nop			; (mov r8, r8)

00000046 <kcs_led_on>:
  46:	4807      	ldr	r0, [pc, #28]	; (64 <kcs_led_off+0x14>)
  48:	f04f 0100 	mov.w	r1, #0
  4c:	6001      	str	r1, [r0, #0]
  4e:	46f7      	mov	pc, lr

00000050 <kcs_led_off>:
  50:	4804      	ldr	r0, [pc, #16]	; (64 <kcs_led_off+0x14>)
  52:	f04f 0104 	mov.w	r1, #4
  56:	6001      	str	r1, [r0, #0]
  58:	46f7      	mov	pc, lr
  5a:	0000      	.short	0x0000
  5c:	40021018 	.word	0x40021018
  60:	40011400 	.word	0x40011400
  64:	4001140c 	.word	0x4001140c

00000068 <kcs_led_deay>:
  68:	f1a0 0001 	sub.w	r0, r0, #1
  6c:	f44f 7102 	mov.w	r1, #520	; 0x208

00000070 <delay_loop>:
  70:	f1a1 0101 	sub.w	r1, r1, #1
  74:	46c0      	nop			; (mov r8, r8)
  76:	46c0      	nop			; (mov r8, r8)
  78:	46c0      	nop			; (mov r8, r8)
  7a:	2900      	cmp	r1, #0
  7c:	d1f8      	bne.n	70 <delay_loop>
  7e:	2800      	cmp	r0, #0
  80:	f47f aff2 	bne.w	68 <kcs_led_deay>
  84:	46f7      	mov	pc, lr
	...

00000088 <Rcc_Init>:
  88:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  8c:	481a      	ldr	r0, [pc, #104]	; (f8 <rcc_pll_notrdy+0x14>)
  8e:	6801      	ldr	r1, [r0, #0]
  90:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  94:	6001      	str	r1, [r0, #0]

00000096 <rcc_clk_notok>:
  96:	6801      	ldr	r1, [r0, #0]
  98:	f411 3100 	ands.w	r1, r1, #131072	; 0x20000
  9c:	d0fb      	beq.n	96 <rcc_clk_notok>
  9e:	4817      	ldr	r0, [pc, #92]	; (fc <rcc_pll_notrdy+0x18>)
  a0:	f04f 0132 	mov.w	r1, #50	; 0x32
  a4:	6001      	str	r1, [r0, #0]
  a6:	4816      	ldr	r0, [pc, #88]	; (100 <Bit8>)
  a8:	6801      	ldr	r1, [r0, #0]
  aa:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  ae:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
  b2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  ba:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
  be:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  c2:	6001      	str	r1, [r0, #0]
  c4:	480c      	ldr	r0, [pc, #48]	; (f8 <rcc_pll_notrdy+0x14>)
  c6:	6801      	ldr	r1, [r0, #0]
  c8:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  cc:	6001      	str	r1, [r0, #0]

000000ce <rcc_pll_notok>:
  ce:	6801      	ldr	r1, [r0, #0]
  d0:	f011 7100 	ands.w	r1, r1, #33554432	; 0x2000000
  d4:	d0fb      	beq.n	ce <rcc_pll_notok>
  d6:	480a      	ldr	r0, [pc, #40]	; (100 <Bit8>)
  d8:	6801      	ldr	r1, [r0, #0]
  da:	f041 0102 	orr.w	r1, r1, #2
  de:	6001      	str	r1, [r0, #0]
  e0:	f04f 0202 	mov.w	r2, #2

000000e4 <rcc_pll_notrdy>:
  e4:	6801      	ldr	r1, [r0, #0]
  e6:	ea4f 0191 	mov.w	r1, r1, lsr #2
  ea:	f001 0103 	and.w	r1, r1, #3
  ee:	4291      	cmp	r1, r2
  f0:	d1f8      	bne.n	e4 <rcc_pll_notrdy>
  f2:	e8bd 81ff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}
  f6:	0000      	.short	0x0000
  f8:	40021000 	.word	0x40021000
  fc:	40022000 	.word	0x40022000
 100:	40021004 	.word	0x40021004
