
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1

# Written on Fri Sep 27 12:38:02 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start              Requested     Requested     Clock        Clock                     Clock
Level     Clock              Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------
0 -       LCD_FIFO|RdClk     82.7 MHz      12.099        inferred     Autoconstr_clkgroup_1     77   
                                                                                                     
0 -       LCD_FIFO|WrClk     82.8 MHz      12.083        inferred     Autoconstr_clkgroup_0     67   
=====================================================================================================


Clock Load Summary
******************

                   Clock     Source          Clock Pin                             Non-clock Pin     Non-clock Pin                
Clock              Load      Pin             Seq Example                           Seq Example       Comb Example                 
----------------------------------------------------------------------------------------------------------------------------------
LCD_FIFO|RdClk     77        RdClk(port)     fifo_inst.Equal\.rq2_wptr[10:0].C     -                 fifo_inst.un1_RdClk.I[0](inv)
                                                                                                                                  
LCD_FIFO|WrClk     67        WrClk(port)     fifo_inst.Equal\.wq2_rptr[10:0].C     -                 fifo_inst.un1_WrClk.I[0](inv)
==================================================================================================================================
