--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml new_schem.twx new_schem.ncd -o new_schem.twr
new_schem.pcf -ucf PHY.ucf -ucf GenIO.ucf

Design file:              new_schem.ncd
Physical constraint file: new_schem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2517 paths analyzed, 571 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.065ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_ModeCtrl/cntY_2 (SLICE_X51Y46.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.033ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.092 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_7 to XLXI_5/I_ModeCtrl/cntY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y27.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_7
    SLICE_X54Y29.G3      net (fanout=9)        1.575   XLXI_5/I_ModeCtrl/cntX<7>
    SLICE_X54Y29.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y29.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y46.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y46.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (4.533ns logic, 4.500ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.092 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_9 to XLXI_5/I_ModeCtrl/cntY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y28.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<8>
                                                       XLXI_5/I_ModeCtrl/cntX_9
    SLICE_X54Y29.G4      net (fanout=8)        1.291   XLXI_5/I_ModeCtrl/cntX<9>
    SLICE_X54Y29.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y29.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y46.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y46.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (4.533ns logic, 4.216ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_6 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.092 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_6 to XLXI_5/I_ModeCtrl/cntY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y27.XQ      Tcko                  0.591   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_6
    SLICE_X54Y29.F1      net (fanout=8)        1.786   XLXI_5/I_ModeCtrl/cntX<6>
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y46.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y46.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (3.778ns logic, 4.688ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_ModeCtrl/cntY_3 (SLICE_X51Y46.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.033ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.092 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_7 to XLXI_5/I_ModeCtrl/cntY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y27.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_7
    SLICE_X54Y29.G3      net (fanout=9)        1.575   XLXI_5/I_ModeCtrl/cntX<7>
    SLICE_X54Y29.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y29.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y46.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y46.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (4.533ns logic, 4.500ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.092 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_9 to XLXI_5/I_ModeCtrl/cntY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y28.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<8>
                                                       XLXI_5/I_ModeCtrl/cntX_9
    SLICE_X54Y29.G4      net (fanout=8)        1.291   XLXI_5/I_ModeCtrl/cntX<9>
    SLICE_X54Y29.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y29.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y46.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y46.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (4.533ns logic, 4.216ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_6 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.092 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_6 to XLXI_5/I_ModeCtrl/cntY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y27.XQ      Tcko                  0.591   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_6
    SLICE_X54Y29.F1      net (fanout=8)        1.786   XLXI_5/I_ModeCtrl/cntX<6>
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y46.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y46.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (3.778ns logic, 4.688ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_ModeCtrl/cntY_4 (SLICE_X51Y47.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.033ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.092 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_7 to XLXI_5/I_ModeCtrl/cntY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y27.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_7
    SLICE_X54Y29.G3      net (fanout=9)        1.575   XLXI_5/I_ModeCtrl/cntX<7>
    SLICE_X54Y29.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y29.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y47.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y47.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<4>
                                                       XLXI_5/I_ModeCtrl/cntY_4
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (4.533ns logic, 4.500ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.092 - 0.122)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_9 to XLXI_5/I_ModeCtrl/cntY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y28.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<8>
                                                       XLXI_5/I_ModeCtrl/cntX_9
    SLICE_X54Y29.G4      net (fanout=8)        1.291   XLXI_5/I_ModeCtrl/cntX<9>
    SLICE_X54Y29.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y29.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y47.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y47.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<4>
                                                       XLXI_5/I_ModeCtrl/cntY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (4.533ns logic, 4.216ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_6 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.092 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_6 to XLXI_5/I_ModeCtrl/cntY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y27.XQ      Tcko                  0.591   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_6
    SLICE_X54Y29.F1      net (fanout=8)        1.786   XLXI_5/I_ModeCtrl/cntX<6>
    SLICE_X54Y29.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y39.G2      net (fanout=5)        1.684   XLXI_5/I_ModeCtrl/N5
    SLICE_X52Y39.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X52Y39.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X52Y39.X       Tilo                  0.759   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X51Y47.SR      net (fanout=8)        1.195   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X51Y47.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<4>
                                                       XLXI_5/I_ModeCtrl/cntY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (3.778ns logic, 4.688ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/state_FSM_FFd3 (SLICE_X33Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/state_FSM_FFd4 (FF)
  Destination:          XLXI_4/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/state_FSM_FFd4 to XLXI_4/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.YQ      Tcko                  0.470   XLXI_4/state_FSM_FFd3
                                                       XLXI_4/state_FSM_FFd4
    SLICE_X33Y25.BX      net (fanout=3)        0.455   XLXI_4/state_FSM_FFd4
    SLICE_X33Y25.CLK     Tckdi       (-Th)    -0.093   XLXI_4/state_FSM_FFd3
                                                       XLXI_4/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.563ns logic, 0.455ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/state_FSM_FFd1 (SLICE_X35Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/state_FSM_FFd2 (FF)
  Destination:          XLXI_4/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/state_FSM_FFd2 to XLXI_4/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.XQ      Tcko                  0.473   XLXI_4/state_FSM_FFd2
                                                       XLXI_4/state_FSM_FFd2
    SLICE_X35Y25.BY      net (fanout=9)        0.462   XLXI_4/state_FSM_FFd2
    SLICE_X35Y25.CLK     Tckdi       (-Th)    -0.135   XLXI_4/state_FSM_FFd2
                                                       XLXI_4/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.608ns logic, 0.462ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/read_add_simple (SLICE_X21Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/read_add_simple (FF)
  Destination:          XLXI_1/read_add_simple (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/read_add_simple to XLXI_1/read_add_simple
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.YQ      Tcko                  0.470   XLXI_1/read_add_simple
                                                       XLXI_1/read_add_simple
    SLICE_X21Y35.BY      net (fanout=23)       0.504   XLXI_1/read_add_simple
    SLICE_X21Y35.CLK     Tckdi       (-Th)    -0.135   XLXI_1/read_add_simple
                                                       XLXI_1/read_add_simple
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.605ns logic, 0.504ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/RAMB16_S4_S9_inst/CLKB
  Logical resource: XLXI_2/RAMB16_S4_S9_inst.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/RAMB16_S4_S9_inst/CLKB
  Logical resource: XLXI_2/RAMB16_S4_S9_inst.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/RAMB16_S4_S9_inst/CLKB
  Logical resource: XLXI_2/RAMB16_S4_S9_inst.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.065|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2517 paths, 0 nets, and 986 connections

Design statistics:
   Minimum period:   9.065ns{1}   (Maximum frequency: 110.314MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 16 21:15:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



