5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always3.vcd -o always3.cdd -v always3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always3.v 1 22 1
2 1 5 110011 19 1 100c 0 0 1 9 c
2 2 5 90011 27 28 100a 1 0 1 26 2
2 3 5 1a001a d 1 100c 0 0 1 9 d
2 4 5 190019 d 1b 100c 3 0 1 26 1102
2 5 5 140014 0 1 1410 0 0 1 9 d
2 6 5 14001a d 38 e 4 5
2 7 17 8000c 1 3d 5002 0 0 1 26 2 $u1
1 c 3 30004 1 0 0 0 1 25 1102
1 d 3 30007 1 0 0 0 1 25 1102
4 6 6 2 2
4 2 1 6 0
4 7 1 0 0
3 1 main.$u0 "main.$u0" always3.v 0 15 1
3 1 main.$u1 "main.$u1" always3.v 0 20 1
2 8 18 20004 1 0 1008 0 0 32 52 10 14 0 0 0 0 0 0
2 9 18 10004 2 2c 900a 8 0 32 26 aa aa aa aa aa aa aa aa
2 10 0 0 1 5a 1002 0 0 1 26 2
4 10 0 0 0
4 9 11 10 0
