
lab3_2010262.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000308c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800319c  0800319c  0001319c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031bc  080031bc  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  080031bc  080031bc  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031bc  080031bc  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031bc  080031bc  000131bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031c0  080031c0  000131c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080031c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000034  080031f8  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  080031f8  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009cda  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e7a  00000000  00000000  00029d37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  0002bbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002c638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001729d  00000000  00000000  0002cfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd11  00000000  00000000  0004423d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000823a2  00000000  00000000  00050f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d32f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029e8  00000000  00000000  000d3344  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000034 	.word	0x20000034
 800012c:	00000000 	.word	0x00000000
 8000130:	08003184 	.word	0x08003184

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000038 	.word	0x20000038
 800014c:	08003184 	.word	0x08003184

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <display7SEG>:

#include "display7SEG.h"

int state7SEG = 1;

void display7SEG(int num, GPIO_TypeDef* GPIOx, uint16_t start_index){
 800093c:	b480      	push	{r7}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	4613      	mov	r3, r2
 8000948:	80fb      	strh	r3, [r7, #6]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2b09      	cmp	r3, #9
 800094e:	d835      	bhi.n	80009bc <display7SEG+0x80>
 8000950:	a201      	add	r2, pc, #4	; (adr r2, 8000958 <display7SEG+0x1c>)
 8000952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000956:	bf00      	nop
 8000958:	08000981 	.word	0x08000981
 800095c:	08000987 	.word	0x08000987
 8000960:	0800098d 	.word	0x0800098d
 8000964:	08000993 	.word	0x08000993
 8000968:	08000999 	.word	0x08000999
 800096c:	0800099f 	.word	0x0800099f
 8000970:	080009a5 	.word	0x080009a5
 8000974:	080009ab 	.word	0x080009ab
 8000978:	080009b1 	.word	0x080009b1
 800097c:	080009b7 	.word	0x080009b7
	__IO uint16_t temp;
	switch(num){
	case 0:
		temp = 0b1000000;
 8000980:	2340      	movs	r3, #64	; 0x40
 8000982:	82bb      	strh	r3, [r7, #20]
		break;
 8000984:	e01d      	b.n	80009c2 <display7SEG+0x86>
	case 1:
		temp = 0b1111001;
 8000986:	2379      	movs	r3, #121	; 0x79
 8000988:	82bb      	strh	r3, [r7, #20]
		break;
 800098a:	e01a      	b.n	80009c2 <display7SEG+0x86>
	case 2:
		temp = 0b0100100;
 800098c:	2324      	movs	r3, #36	; 0x24
 800098e:	82bb      	strh	r3, [r7, #20]
		break;
 8000990:	e017      	b.n	80009c2 <display7SEG+0x86>
	case 3:
		temp = 0b0110000;
 8000992:	2330      	movs	r3, #48	; 0x30
 8000994:	82bb      	strh	r3, [r7, #20]
		break;
 8000996:	e014      	b.n	80009c2 <display7SEG+0x86>
	case 4:
		temp = 0b0011001;
 8000998:	2319      	movs	r3, #25
 800099a:	82bb      	strh	r3, [r7, #20]
		break;
 800099c:	e011      	b.n	80009c2 <display7SEG+0x86>
	case 5:
		temp = 0b0010010;
 800099e:	2312      	movs	r3, #18
 80009a0:	82bb      	strh	r3, [r7, #20]
		break;
 80009a2:	e00e      	b.n	80009c2 <display7SEG+0x86>
	case 6:
		temp = 0b0000010;
 80009a4:	2302      	movs	r3, #2
 80009a6:	82bb      	strh	r3, [r7, #20]
		break;
 80009a8:	e00b      	b.n	80009c2 <display7SEG+0x86>
	case 7:
		temp = 0b1111000;
 80009aa:	2378      	movs	r3, #120	; 0x78
 80009ac:	82bb      	strh	r3, [r7, #20]
		break;
 80009ae:	e008      	b.n	80009c2 <display7SEG+0x86>
	case 8:
		temp = 0b0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	82bb      	strh	r3, [r7, #20]
		break;
 80009b4:	e005      	b.n	80009c2 <display7SEG+0x86>
	case 9:
		temp = 0b0010000;
 80009b6:	2310      	movs	r3, #16
 80009b8:	82bb      	strh	r3, [r7, #20]
		break;
 80009ba:	e002      	b.n	80009c2 <display7SEG+0x86>
	default:
		temp = !0b0;
 80009bc:	2301      	movs	r3, #1
 80009be:	82bb      	strh	r3, [r7, #20]
		break;
 80009c0:	bf00      	nop
	}
	uint16_t bitmask = 0b1111111 << start_index ;
 80009c2:	88fb      	ldrh	r3, [r7, #6]
 80009c4:	227f      	movs	r2, #127	; 0x7f
 80009c6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ca:	82fb      	strh	r3, [r7, #22]
	GPIOx->ODR = (GPIOx->ODR & ~bitmask) | (temp << start_index);
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	8afa      	ldrh	r2, [r7, #22]
 80009d2:	43d2      	mvns	r2, r2
 80009d4:	4013      	ands	r3, r2
 80009d6:	8aba      	ldrh	r2, [r7, #20]
 80009d8:	b292      	uxth	r2, r2
 80009da:	4611      	mov	r1, r2
 80009dc:	88fa      	ldrh	r2, [r7, #6]
 80009de:	fa01 f202 	lsl.w	r2, r1, r2
 80009e2:	431a      	orrs	r2, r3
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	60da      	str	r2, [r3, #12]
}
 80009e8:	bf00      	nop
 80009ea:	371c      	adds	r7, #28
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <displayAll7SEG>:

void displayAll7SEG(int counter1, int counter2) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
	int count1 = counter1%10;
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	4b34      	ldr	r3, [pc, #208]	; (8000ad4 <displayAll7SEG+0xe0>)
 8000a02:	fb83 1302 	smull	r1, r3, r3, r2
 8000a06:	1099      	asrs	r1, r3, #2
 8000a08:	17d3      	asrs	r3, r2, #31
 8000a0a:	1ac9      	subs	r1, r1, r3
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	440b      	add	r3, r1
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	617b      	str	r3, [r7, #20]
	int count2 = (counter1-count1)/10;
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	4a2d      	ldr	r2, [pc, #180]	; (8000ad4 <displayAll7SEG+0xe0>)
 8000a20:	fb82 1203 	smull	r1, r2, r2, r3
 8000a24:	1092      	asrs	r2, r2, #2
 8000a26:	17db      	asrs	r3, r3, #31
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	613b      	str	r3, [r7, #16]

	int count3 = counter2%10;
 8000a2c:	683a      	ldr	r2, [r7, #0]
 8000a2e:	4b29      	ldr	r3, [pc, #164]	; (8000ad4 <displayAll7SEG+0xe0>)
 8000a30:	fb83 1302 	smull	r1, r3, r3, r2
 8000a34:	1099      	asrs	r1, r3, #2
 8000a36:	17d3      	asrs	r3, r2, #31
 8000a38:	1ac9      	subs	r1, r1, r3
 8000a3a:	460b      	mov	r3, r1
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	440b      	add	r3, r1
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	60fb      	str	r3, [r7, #12]
	int count4 = (counter2-count3)/10;
 8000a46:	683a      	ldr	r2, [r7, #0]
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	4a21      	ldr	r2, [pc, #132]	; (8000ad4 <displayAll7SEG+0xe0>)
 8000a4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a52:	1092      	asrs	r2, r2, #2
 8000a54:	17db      	asrs	r3, r3, #31
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	60bb      	str	r3, [r7, #8]
	switch (state7SEG) {
 8000a5a:	4b1f      	ldr	r3, [pc, #124]	; (8000ad8 <displayAll7SEG+0xe4>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d002      	beq.n	8000a68 <displayAll7SEG+0x74>
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d019      	beq.n	8000a9a <displayAll7SEG+0xa6>
			display7SEG(count2,GPIOB,0);
			display7SEG(count4,GPIOB,7);
			state7SEG = 1;
			break;
		default:
			break;
 8000a66:	e031      	b.n	8000acc <displayAll7SEG+0xd8>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000a68:	2200      	movs	r2, #0
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	481b      	ldr	r0, [pc, #108]	; (8000adc <displayAll7SEG+0xe8>)
 8000a6e:	f001 fb60 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a78:	4818      	ldr	r0, [pc, #96]	; (8000adc <displayAll7SEG+0xe8>)
 8000a7a:	f001 fb5a 	bl	8002132 <HAL_GPIO_WritePin>
			display7SEG(count1,GPIOB,0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4917      	ldr	r1, [pc, #92]	; (8000ae0 <displayAll7SEG+0xec>)
 8000a82:	6978      	ldr	r0, [r7, #20]
 8000a84:	f7ff ff5a 	bl	800093c <display7SEG>
			display7SEG(count3,GPIOB,7);
 8000a88:	2207      	movs	r2, #7
 8000a8a:	4915      	ldr	r1, [pc, #84]	; (8000ae0 <displayAll7SEG+0xec>)
 8000a8c:	68f8      	ldr	r0, [r7, #12]
 8000a8e:	f7ff ff55 	bl	800093c <display7SEG>
			state7SEG = 2;
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <displayAll7SEG+0xe4>)
 8000a94:	2202      	movs	r2, #2
 8000a96:	601a      	str	r2, [r3, #0]
			break;
 8000a98:	e018      	b.n	8000acc <displayAll7SEG+0xd8>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	2180      	movs	r1, #128	; 0x80
 8000a9e:	480f      	ldr	r0, [pc, #60]	; (8000adc <displayAll7SEG+0xe8>)
 8000aa0:	f001 fb47 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aaa:	480c      	ldr	r0, [pc, #48]	; (8000adc <displayAll7SEG+0xe8>)
 8000aac:	f001 fb41 	bl	8002132 <HAL_GPIO_WritePin>
			display7SEG(count2,GPIOB,0);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	490b      	ldr	r1, [pc, #44]	; (8000ae0 <displayAll7SEG+0xec>)
 8000ab4:	6938      	ldr	r0, [r7, #16]
 8000ab6:	f7ff ff41 	bl	800093c <display7SEG>
			display7SEG(count4,GPIOB,7);
 8000aba:	2207      	movs	r2, #7
 8000abc:	4908      	ldr	r1, [pc, #32]	; (8000ae0 <displayAll7SEG+0xec>)
 8000abe:	68b8      	ldr	r0, [r7, #8]
 8000ac0:	f7ff ff3c 	bl	800093c <display7SEG>
			state7SEG = 1;
 8000ac4:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <displayAll7SEG+0xe4>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	601a      	str	r2, [r3, #0]
			break;
 8000aca:	bf00      	nop
	}
}
 8000acc:	bf00      	nop
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	66666667 	.word	0x66666667
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	40010800 	.word	0x40010800
 8000ae0:	40010c00 	.word	0x40010c00

08000ae4 <fsm_7SEG>:

#include "fsm_7SEG.h"

//int oneSec = 0;

void fsm_7SEG() {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	switch (mode) {
 8000ae8:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <fsm_7SEG+0x6c>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d005      	beq.n	8000afc <fsm_7SEG+0x18>
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	dd25      	ble.n	8000b40 <fsm_7SEG+0x5c>
 8000af4:	3b02      	subs	r3, #2
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d822      	bhi.n	8000b40 <fsm_7SEG+0x5c>
 8000afa:	e010      	b.n	8000b1e <fsm_7SEG+0x3a>
		case 1:
			if (timer2_flag == 1) {
 8000afc:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <fsm_7SEG+0x70>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d11f      	bne.n	8000b44 <fsm_7SEG+0x60>
				displayAll7SEG(counter1, counter2);
 8000b04:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <fsm_7SEG+0x74>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a14      	ldr	r2, [pc, #80]	; (8000b5c <fsm_7SEG+0x78>)
 8000b0a:	6812      	ldr	r2, [r2, #0]
 8000b0c:	4611      	mov	r1, r2
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff70 	bl	80009f4 <displayAll7SEG>
				setTimer2(500);
 8000b14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b18:	f000 fdf6 	bl	8001708 <setTimer2>
			}
			break;
 8000b1c:	e012      	b.n	8000b44 <fsm_7SEG+0x60>
		case 2:
		case 3:
		case 4:
			if (timer2_flag == 1) {
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <fsm_7SEG+0x70>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d110      	bne.n	8000b48 <fsm_7SEG+0x64>
				displayAll7SEG(tmp, mode);
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <fsm_7SEG+0x7c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a09      	ldr	r2, [pc, #36]	; (8000b50 <fsm_7SEG+0x6c>)
 8000b2c:	6812      	ldr	r2, [r2, #0]
 8000b2e:	4611      	mov	r1, r2
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ff5f 	bl	80009f4 <displayAll7SEG>
				setTimer2(500);
 8000b36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b3a:	f000 fde5 	bl	8001708 <setTimer2>
			}
			break;
 8000b3e:	e003      	b.n	8000b48 <fsm_7SEG+0x64>
		default:
			break;
 8000b40:	bf00      	nop
 8000b42:	e002      	b.n	8000b4a <fsm_7SEG+0x66>
			break;
 8000b44:	bf00      	nop
 8000b46:	e000      	b.n	8000b4a <fsm_7SEG+0x66>
			break;
 8000b48:	bf00      	nop
	}
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000008 	.word	0x20000008
 8000b54:	2000007c 	.word	0x2000007c
 8000b58:	2000001c 	.word	0x2000001c
 8000b5c:	20000020 	.word	0x20000020
 8000b60:	20000024 	.word	0x20000024

08000b64 <fsm_automatic_run1>:
		default:
			break;
	}
}

void fsm_automatic_run1() {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	switch (status) {
 8000b68:	4b7c      	ldr	r3, [pc, #496]	; (8000d5c <fsm_automatic_run1+0x1f8>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	2b07      	cmp	r3, #7
 8000b70:	f200 80e8 	bhi.w	8000d44 <fsm_automatic_run1+0x1e0>
 8000b74:	a201      	add	r2, pc, #4	; (adr r2, 8000b7c <fsm_automatic_run1+0x18>)
 8000b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b7a:	bf00      	nop
 8000b7c:	08000b9d 	.word	0x08000b9d
 8000b80:	08000d45 	.word	0x08000d45
 8000b84:	08000d45 	.word	0x08000d45
 8000b88:	08000d45 	.word	0x08000d45
 8000b8c:	08000bc9 	.word	0x08000bc9
 8000b90:	08000c27 	.word	0x08000c27
 8000b94:	08000c89 	.word	0x08000c89
 8000b98:	08000ce5 	.word	0x08000ce5
		case INIT:
			setTimer1(1000);
 8000b9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ba0:	f000 fd98 	bl	80016d4 <setTimer1>
			status = RED_GREEN;
 8000ba4:	4b6d      	ldr	r3, [pc, #436]	; (8000d5c <fsm_automatic_run1+0x1f8>)
 8000ba6:	2205      	movs	r2, #5
 8000ba8:	601a      	str	r2, [r3, #0]
			counter1 = redDuration;
 8000baa:	4b6d      	ldr	r3, [pc, #436]	; (8000d60 <fsm_automatic_run1+0x1fc>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a6d      	ldr	r2, [pc, #436]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000bb0:	6013      	str	r3, [r2, #0]
			counter2 = greenDuration;
 8000bb2:	4b6d      	ldr	r3, [pc, #436]	; (8000d68 <fsm_automatic_run1+0x204>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a6d      	ldr	r2, [pc, #436]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000bb8:	6013      	str	r3, [r2, #0]
			traffic1(AUTO_RED);
 8000bba:	2002      	movs	r0, #2
 8000bbc:	f000 febc 	bl	8001938 <traffic1>
			traffic2(AUTO_GREEN);
 8000bc0:	2003      	movs	r0, #3
 8000bc2:	f000 ff01 	bl	80019c8 <traffic2>
			break;
 8000bc6:	e0c6      	b.n	8000d56 <fsm_automatic_run1+0x1f2>
		case RED_GREEN:
			if (timer1_flag == 1) {
 8000bc8:	4b69      	ldr	r3, [pc, #420]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	f040 80bb 	bne.w	8000d48 <fsm_automatic_run1+0x1e4>
				if (counter2 == 1) {
 8000bd2:	4b66      	ldr	r3, [pc, #408]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d116      	bne.n	8000c08 <fsm_automatic_run1+0xa4>
					status = RED_YELLOW;
 8000bda:	4b60      	ldr	r3, [pc, #384]	; (8000d5c <fsm_automatic_run1+0x1f8>)
 8000bdc:	2206      	movs	r2, #6
 8000bde:	601a      	str	r2, [r3, #0]
					counter1--;
 8000be0:	4b60      	ldr	r3, [pc, #384]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	4a5f      	ldr	r2, [pc, #380]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000be8:	6013      	str	r3, [r2, #0]
					counter2 = yellowDuration;
 8000bea:	4b62      	ldr	r3, [pc, #392]	; (8000d74 <fsm_automatic_run1+0x210>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a5f      	ldr	r2, [pc, #380]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000bf0:	6013      	str	r3, [r2, #0]
					traffic2(AUTO_YELLOW);
 8000bf2:	2004      	movs	r0, #4
 8000bf4:	f000 fee8 	bl	80019c8 <traffic2>
					timer1_flag = 0;
 8000bf8:	4b5d      	ldr	r3, [pc, #372]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000bfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c02:	f000 fd67 	bl	80016d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000c06:	e09f      	b.n	8000d48 <fsm_automatic_run1+0x1e4>
					counter1--;
 8000c08:	4b56      	ldr	r3, [pc, #344]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	4a55      	ldr	r2, [pc, #340]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c10:	6013      	str	r3, [r2, #0]
					counter2--;
 8000c12:	4b56      	ldr	r3, [pc, #344]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	4a54      	ldr	r2, [pc, #336]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000c1a:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000c1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c20:	f000 fd58 	bl	80016d4 <setTimer1>
			break;
 8000c24:	e090      	b.n	8000d48 <fsm_automatic_run1+0x1e4>
		case RED_YELLOW:
			if (timer1_flag == 1) {
 8000c26:	4b52      	ldr	r3, [pc, #328]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	f040 808e 	bne.w	8000d4c <fsm_automatic_run1+0x1e8>
				if (counter1 == 1) {
 8000c30:	4b4c      	ldr	r3, [pc, #304]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d118      	bne.n	8000c6a <fsm_automatic_run1+0x106>
					status = GREEN_RED;
 8000c38:	4b48      	ldr	r3, [pc, #288]	; (8000d5c <fsm_automatic_run1+0x1f8>)
 8000c3a:	2207      	movs	r2, #7
 8000c3c:	601a      	str	r2, [r3, #0]
					counter1 = greenDuration;
 8000c3e:	4b4a      	ldr	r3, [pc, #296]	; (8000d68 <fsm_automatic_run1+0x204>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a48      	ldr	r2, [pc, #288]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c44:	6013      	str	r3, [r2, #0]
					counter2 = redDuration;
 8000c46:	4b46      	ldr	r3, [pc, #280]	; (8000d60 <fsm_automatic_run1+0x1fc>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a48      	ldr	r2, [pc, #288]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000c4c:	6013      	str	r3, [r2, #0]
					traffic1(AUTO_GREEN);
 8000c4e:	2003      	movs	r0, #3
 8000c50:	f000 fe72 	bl	8001938 <traffic1>
					traffic2(AUTO_RED);
 8000c54:	2002      	movs	r0, #2
 8000c56:	f000 feb7 	bl	80019c8 <traffic2>
					timer1_flag = 0;
 8000c5a:	4b45      	ldr	r3, [pc, #276]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000c60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c64:	f000 fd36 	bl	80016d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000c68:	e070      	b.n	8000d4c <fsm_automatic_run1+0x1e8>
					counter1--;
 8000c6a:	4b3e      	ldr	r3, [pc, #248]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	4a3c      	ldr	r2, [pc, #240]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c72:	6013      	str	r3, [r2, #0]
					counter2--;
 8000c74:	4b3d      	ldr	r3, [pc, #244]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	4a3c      	ldr	r2, [pc, #240]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000c7c:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000c7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c82:	f000 fd27 	bl	80016d4 <setTimer1>
			break;
 8000c86:	e061      	b.n	8000d4c <fsm_automatic_run1+0x1e8>
		case GREEN_RED:
			if (timer1_flag == 1) {
 8000c88:	4b39      	ldr	r3, [pc, #228]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d15f      	bne.n	8000d50 <fsm_automatic_run1+0x1ec>
				if (counter1 == 1) {
 8000c90:	4b34      	ldr	r3, [pc, #208]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d116      	bne.n	8000cc6 <fsm_automatic_run1+0x162>
					status = YELLOW_RED;
 8000c98:	4b30      	ldr	r3, [pc, #192]	; (8000d5c <fsm_automatic_run1+0x1f8>)
 8000c9a:	2208      	movs	r2, #8
 8000c9c:	601a      	str	r2, [r3, #0]
					counter1 = yellowDuration;
 8000c9e:	4b35      	ldr	r3, [pc, #212]	; (8000d74 <fsm_automatic_run1+0x210>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a30      	ldr	r2, [pc, #192]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000ca4:	6013      	str	r3, [r2, #0]
					counter2--;
 8000ca6:	4b31      	ldr	r3, [pc, #196]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	4a2f      	ldr	r2, [pc, #188]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000cae:	6013      	str	r3, [r2, #0]
					traffic1(AUTO_YELLOW);
 8000cb0:	2004      	movs	r0, #4
 8000cb2:	f000 fe41 	bl	8001938 <traffic1>
					timer1_flag = 0;
 8000cb6:	4b2e      	ldr	r3, [pc, #184]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000cbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cc0:	f000 fd08 	bl	80016d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000cc4:	e044      	b.n	8000d50 <fsm_automatic_run1+0x1ec>
					counter1--;
 8000cc6:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	4a25      	ldr	r2, [pc, #148]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000cce:	6013      	str	r3, [r2, #0]
					counter2--;
 8000cd0:	4b26      	ldr	r3, [pc, #152]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3b01      	subs	r3, #1
 8000cd6:	4a25      	ldr	r2, [pc, #148]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000cd8:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000cda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cde:	f000 fcf9 	bl	80016d4 <setTimer1>
			break;
 8000ce2:	e035      	b.n	8000d50 <fsm_automatic_run1+0x1ec>
		case YELLOW_RED:
			if (timer1_flag == 1) {
 8000ce4:	4b22      	ldr	r3, [pc, #136]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d133      	bne.n	8000d54 <fsm_automatic_run1+0x1f0>
				if (counter1 == 1) {
 8000cec:	4b1d      	ldr	r3, [pc, #116]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d118      	bne.n	8000d26 <fsm_automatic_run1+0x1c2>
					status = RED_GREEN;
 8000cf4:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <fsm_automatic_run1+0x1f8>)
 8000cf6:	2205      	movs	r2, #5
 8000cf8:	601a      	str	r2, [r3, #0]
					counter1 = redDuration;
 8000cfa:	4b19      	ldr	r3, [pc, #100]	; (8000d60 <fsm_automatic_run1+0x1fc>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a19      	ldr	r2, [pc, #100]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000d00:	6013      	str	r3, [r2, #0]
					counter2 = greenDuration;
 8000d02:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <fsm_automatic_run1+0x204>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a19      	ldr	r2, [pc, #100]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000d08:	6013      	str	r3, [r2, #0]
					traffic1(AUTO_RED);
 8000d0a:	2002      	movs	r0, #2
 8000d0c:	f000 fe14 	bl	8001938 <traffic1>
					traffic2(AUTO_GREEN);
 8000d10:	2003      	movs	r0, #3
 8000d12:	f000 fe59 	bl	80019c8 <traffic2>
					timer1_flag = 0;
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <fsm_automatic_run1+0x20c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000d1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d20:	f000 fcd8 	bl	80016d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000d24:	e016      	b.n	8000d54 <fsm_automatic_run1+0x1f0>
					counter1--;
 8000d26:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <fsm_automatic_run1+0x200>)
 8000d2e:	6013      	str	r3, [r2, #0]
					counter2--;
 8000d30:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	3b01      	subs	r3, #1
 8000d36:	4a0d      	ldr	r2, [pc, #52]	; (8000d6c <fsm_automatic_run1+0x208>)
 8000d38:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000d3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d3e:	f000 fcc9 	bl	80016d4 <setTimer1>
			break;
 8000d42:	e007      	b.n	8000d54 <fsm_automatic_run1+0x1f0>
		default:
			break;
 8000d44:	bf00      	nop
 8000d46:	e006      	b.n	8000d56 <fsm_automatic_run1+0x1f2>
			break;
 8000d48:	bf00      	nop
 8000d4a:	e004      	b.n	8000d56 <fsm_automatic_run1+0x1f2>
			break;
 8000d4c:	bf00      	nop
 8000d4e:	e002      	b.n	8000d56 <fsm_automatic_run1+0x1f2>
			break;
 8000d50:	bf00      	nop
 8000d52:	e000      	b.n	8000d56 <fsm_automatic_run1+0x1f2>
			break;
 8000d54:	bf00      	nop
	}
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000004 	.word	0x20000004
 8000d60:	20000010 	.word	0x20000010
 8000d64:	2000001c 	.word	0x2000001c
 8000d68:	20000018 	.word	0x20000018
 8000d6c:	20000020 	.word	0x20000020
 8000d70:	20000074 	.word	0x20000074
 8000d74:	20000014 	.word	0x20000014

08000d78 <check_button_flag>:
static	GPIO_PinState debounceButtonBuffer3[NO_OF_BUTTONS];
static	uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static	uint16_t counterForButtonPress1s[NO_OF_BUTTONS];
int button_flag[NO_OF_BUTTONS];

int check_button_flag(int i) {
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	if (button_flag[i] == 1) {
 8000d80:	4a09      	ldr	r2, [pc, #36]	; (8000da8 <check_button_flag+0x30>)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d106      	bne.n	8000d9a <check_button_flag+0x22>
		button_flag[i] = 0;
 8000d8c:	4a06      	ldr	r2, [pc, #24]	; (8000da8 <check_button_flag+0x30>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2100      	movs	r1, #0
 8000d92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e000      	b.n	8000d9c <check_button_flag+0x24>
	}
	return 0;
 8000d9a:	2300      	movs	r3, #0
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	2000008c 	.word	0x2000008c

08000dac <button_reading>:

void button_reading(void) {
 8000dac:	b590      	push	{r4, r7, lr}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
	for (char i=0; i<NO_OF_BUTTONS; i++) {
 8000db2:	2300      	movs	r3, #0
 8000db4:	71fb      	strb	r3, [r7, #7]
 8000db6:	e087      	b.n	8000ec8 <button_reading+0x11c>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000db8:	79fa      	ldrb	r2, [r7, #7]
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	4947      	ldr	r1, [pc, #284]	; (8000edc <button_reading+0x130>)
 8000dbe:	5c89      	ldrb	r1, [r1, r2]
 8000dc0:	4a47      	ldr	r2, [pc, #284]	; (8000ee0 <button_reading+0x134>)
 8000dc2:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000dc4:	79fa      	ldrb	r2, [r7, #7]
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	4946      	ldr	r1, [pc, #280]	; (8000ee4 <button_reading+0x138>)
 8000dca:	5c89      	ldrb	r1, [r1, r2]
 8000dcc:	4a43      	ldr	r2, [pc, #268]	; (8000edc <button_reading+0x130>)
 8000dce:	54d1      	strb	r1, [r2, r3]
		switch (i) {
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d01c      	beq.n	8000e10 <button_reading+0x64>
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	dc25      	bgt.n	8000e26 <button_reading+0x7a>
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d002      	beq.n	8000de4 <button_reading+0x38>
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d00b      	beq.n	8000dfa <button_reading+0x4e>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
				break;
			default:
				break;
 8000de2:	e020      	b.n	8000e26 <button_reading+0x7a>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000de4:	79fc      	ldrb	r4, [r7, #7]
 8000de6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dea:	483f      	ldr	r0, [pc, #252]	; (8000ee8 <button_reading+0x13c>)
 8000dec:	f001 f98a 	bl	8002104 <HAL_GPIO_ReadPin>
 8000df0:	4603      	mov	r3, r0
 8000df2:	461a      	mov	r2, r3
 8000df4:	4b3b      	ldr	r3, [pc, #236]	; (8000ee4 <button_reading+0x138>)
 8000df6:	551a      	strb	r2, [r3, r4]
				break;
 8000df8:	e016      	b.n	8000e28 <button_reading+0x7c>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000dfa:	79fc      	ldrb	r4, [r7, #7]
 8000dfc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e00:	4839      	ldr	r0, [pc, #228]	; (8000ee8 <button_reading+0x13c>)
 8000e02:	f001 f97f 	bl	8002104 <HAL_GPIO_ReadPin>
 8000e06:	4603      	mov	r3, r0
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4b36      	ldr	r3, [pc, #216]	; (8000ee4 <button_reading+0x138>)
 8000e0c:	551a      	strb	r2, [r3, r4]
				break;
 8000e0e:	e00b      	b.n	8000e28 <button_reading+0x7c>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000e10:	79fc      	ldrb	r4, [r7, #7]
 8000e12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e16:	4834      	ldr	r0, [pc, #208]	; (8000ee8 <button_reading+0x13c>)
 8000e18:	f001 f974 	bl	8002104 <HAL_GPIO_ReadPin>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b30      	ldr	r3, [pc, #192]	; (8000ee4 <button_reading+0x138>)
 8000e22:	551a      	strb	r2, [r3, r4]
				break;
 8000e24:	e000      	b.n	8000e28 <button_reading+0x7c>
				break;
 8000e26:	bf00      	nop
		}
		if ((debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer3[i])) {
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	4a2e      	ldr	r2, [pc, #184]	; (8000ee4 <button_reading+0x138>)
 8000e2c:	5cd2      	ldrb	r2, [r2, r3]
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	492a      	ldr	r1, [pc, #168]	; (8000edc <button_reading+0x130>)
 8000e32:	5ccb      	ldrb	r3, [r1, r3]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d11c      	bne.n	8000e72 <button_reading+0xc6>
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4a2a      	ldr	r2, [pc, #168]	; (8000ee4 <button_reading+0x138>)
 8000e3c:	5cd2      	ldrb	r2, [r2, r3]
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	4927      	ldr	r1, [pc, #156]	; (8000ee0 <button_reading+0x134>)
 8000e42:	5ccb      	ldrb	r3, [r1, r3]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d114      	bne.n	8000e72 <button_reading+0xc6>
			if (buttonBuffer[i] == BUTTON_IS_RELEASED && debounceButtonBuffer1[i] == BUTTON_IS_PRESSED) {
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	4a28      	ldr	r2, [pc, #160]	; (8000eec <button_reading+0x140>)
 8000e4c:	5cd3      	ldrb	r3, [r2, r3]
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d109      	bne.n	8000e66 <button_reading+0xba>
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	4a23      	ldr	r2, [pc, #140]	; (8000ee4 <button_reading+0x138>)
 8000e56:	5cd3      	ldrb	r3, [r2, r3]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d104      	bne.n	8000e66 <button_reading+0xba>
				button_flag[i] = 1;
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	4a24      	ldr	r2, [pc, #144]	; (8000ef0 <button_reading+0x144>)
 8000e60:	2101      	movs	r1, #1
 8000e62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000e66:	79fa      	ldrb	r2, [r7, #7]
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	491e      	ldr	r1, [pc, #120]	; (8000ee4 <button_reading+0x138>)
 8000e6c:	5c89      	ldrb	r1, [r1, r2]
 8000e6e:	4a1f      	ldr	r2, [pc, #124]	; (8000eec <button_reading+0x140>)
 8000e70:	54d1      	strb	r1, [r2, r3]
		}
		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	4a1d      	ldr	r2, [pc, #116]	; (8000eec <button_reading+0x140>)
 8000e76:	5cd3      	ldrb	r3, [r2, r3]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d114      	bne.n	8000ea6 <button_reading+0xfa>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	4a1d      	ldr	r2, [pc, #116]	; (8000ef4 <button_reading+0x148>)
 8000e80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e84:	2b63      	cmp	r3, #99	; 0x63
 8000e86:	d809      	bhi.n	8000e9c <button_reading+0xf0>
				counterForButtonPress1s[i]++;
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4a1a      	ldr	r2, [pc, #104]	; (8000ef4 <button_reading+0x148>)
 8000e8c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e90:	3201      	adds	r2, #1
 8000e92:	b291      	uxth	r1, r2
 8000e94:	4a17      	ldr	r2, [pc, #92]	; (8000ef4 <button_reading+0x148>)
 8000e96:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e9a:	e012      	b.n	8000ec2 <button_reading+0x116>
			} else {
				flagForButtonPress1s[i] = 1;
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	4a16      	ldr	r2, [pc, #88]	; (8000ef8 <button_reading+0x14c>)
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	54d1      	strb	r1, [r2, r3]
 8000ea4:	e00d      	b.n	8000ec2 <button_reading+0x116>
			}
		} else {
			button_flag[i] = 0;
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	4a11      	ldr	r2, [pc, #68]	; (8000ef0 <button_reading+0x144>)
 8000eaa:	2100      	movs	r1, #0
 8000eac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counterForButtonPress1s[i] = 0;
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	4a10      	ldr	r2, [pc, #64]	; (8000ef4 <button_reading+0x148>)
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	4a0e      	ldr	r2, [pc, #56]	; (8000ef8 <button_reading+0x14c>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	54d1      	strb	r1, [r2, r3]
	for (char i=0; i<NO_OF_BUTTONS; i++) {
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	f67f af74 	bls.w	8000db8 <button_reading+0xc>
		}
	}
}
 8000ed0:	bf00      	nop
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd90      	pop	{r4, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000058 	.word	0x20000058
 8000ee0:	2000005c 	.word	0x2000005c
 8000ee4:	20000054 	.word	0x20000054
 8000ee8:	40010800 	.word	0x40010800
 8000eec:	20000050 	.word	0x20000050
 8000ef0:	2000008c 	.word	0x2000008c
 8000ef4:	20000064 	.word	0x20000064
 8000ef8:	20000060 	.word	0x20000060

08000efc <is_button_pressed_1s>:
unsigned char is_button_pressed(uint8_t index) {
	if (index >= NO_OF_BUTTONS) return 0;
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
}

unsigned char is_button_pressed_1s(unsigned char index) {
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0xff;
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d901      	bls.n	8000f10 <is_button_pressed_1s+0x14>
 8000f0c:	23ff      	movs	r3, #255	; 0xff
 8000f0e:	e007      	b.n	8000f20 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	4a06      	ldr	r2, [pc, #24]	; (8000f2c <is_button_pressed_1s+0x30>)
 8000f14:	5cd3      	ldrb	r3, [r2, r3]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	bf0c      	ite	eq
 8000f1a:	2301      	moveq	r3, #1
 8000f1c:	2300      	movne	r3, #0
 8000f1e:	b2db      	uxtb	r3, r3
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000060 	.word	0x20000060

08000f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f34:	f000 fdfc 	bl	8001b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f38:	f000 f828 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3c:	f000 f8f0 	bl	8001120 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f40:	f000 f862 	bl	8001008 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f44:	480e      	ldr	r0, [pc, #56]	; (8000f80 <main+0x50>)
 8000f46:	f001 fd5d 	bl	8002a04 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	setTimer0(1000);
 8000f4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f4e:	f000 fba7 	bl	80016a0 <setTimer0>
    setTimer2(500);
 8000f52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f56:	f000 fbd7 	bl	8001708 <setTimer2>
    while (1)
    {
  	  if (timer0_flag == 1) {
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <main+0x54>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d108      	bne.n	8000f74 <main+0x44>
  		  HAL_GPIO_TogglePin(LED_TEST_GPIO_Port, LED_TEST_Pin);
 8000f62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f66:	4808      	ldr	r0, [pc, #32]	; (8000f88 <main+0x58>)
 8000f68:	f001 f8fb 	bl	8002162 <HAL_GPIO_TogglePin>
  		  setTimer0(1000);
 8000f6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f70:	f000 fb96 	bl	80016a0 <setTimer0>
  	  }
  	  fsm_mode();
 8000f74:	f000 f94a 	bl	800120c <fsm_mode>
  	  fsm_7SEG();
 8000f78:	f7ff fdb4 	bl	8000ae4 <fsm_7SEG>
  	  if (timer0_flag == 1) {
 8000f7c:	e7ed      	b.n	8000f5a <main+0x2a>
 8000f7e:	bf00      	nop
 8000f80:	20000098 	.word	0x20000098
 8000f84:	2000006c 	.word	0x2000006c
 8000f88:	40010c00 	.word	0x40010c00

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b090      	sub	sp, #64	; 0x40
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	2228      	movs	r2, #40	; 0x28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 f8ea 	bl	8003174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb6:	2310      	movs	r3, #16
 8000fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fbe:	f107 0318 	add.w	r3, r7, #24
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f001 f8e6 	bl	8002194 <HAL_RCC_OscConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fce:	f000 f917 	bl	8001200 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 fb52 	bl	8002694 <HAL_RCC_ClockConfig>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ff6:	f000 f903 	bl	8001200 <Error_Handler>
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	3740      	adds	r7, #64	; 0x40
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	0000      	movs	r0, r0
 8001004:	0000      	movs	r0, r0
	...

08001008 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001008:	b5b0      	push	{r4, r5, r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800100e:	f107 0308 	add.w	r3, r7, #8
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800101c:	463b      	mov	r3, r7
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001024:	4b3a      	ldr	r3, [pc, #232]	; (8001110 <MX_TIM2_Init+0x108>)
 8001026:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800102a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800102c:	4b38      	ldr	r3, [pc, #224]	; (8001110 <MX_TIM2_Init+0x108>)
 800102e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001032:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001034:	4b36      	ldr	r3, [pc, #216]	; (8001110 <MX_TIM2_Init+0x108>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 800103a:	4b35      	ldr	r3, [pc, #212]	; (8001110 <MX_TIM2_Init+0x108>)
 800103c:	220a      	movs	r2, #10
 800103e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001040:	4b33      	ldr	r3, [pc, #204]	; (8001110 <MX_TIM2_Init+0x108>)
 8001042:	2200      	movs	r2, #0
 8001044:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001046:	4b32      	ldr	r3, [pc, #200]	; (8001110 <MX_TIM2_Init+0x108>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800104c:	4830      	ldr	r0, [pc, #192]	; (8001110 <MX_TIM2_Init+0x108>)
 800104e:	f001 fc89 	bl	8002964 <HAL_TIM_Base_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001058:	f000 f8d2 	bl	8001200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800105c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001060:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001062:	f107 0308 	add.w	r3, r7, #8
 8001066:	4619      	mov	r1, r3
 8001068:	4829      	ldr	r0, [pc, #164]	; (8001110 <MX_TIM2_Init+0x108>)
 800106a:	f001 fe1f 	bl	8002cac <HAL_TIM_ConfigClockSource>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001074:	f000 f8c4 	bl	8001200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001080:	463b      	mov	r3, r7
 8001082:	4619      	mov	r1, r3
 8001084:	4822      	ldr	r0, [pc, #136]	; (8001110 <MX_TIM2_Init+0x108>)
 8001086:	f001 ffe7 	bl	8003058 <HAL_TIMEx_MasterConfigSynchronization>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001090:	f000 f8b6 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  CYCLE = 1/((8e6/(htim2.Init.Prescaler + 1))/htim2.Init.Period)*1000;
 8001094:	4b1e      	ldr	r3, [pc, #120]	; (8001110 <MX_TIM2_Init+0x108>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	3301      	adds	r3, #1
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff f99a 	bl	80003d4 <__aeabi_ui2d>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	a118      	add	r1, pc, #96	; (adr r1, 8001108 <MX_TIM2_Init+0x100>)
 80010a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010aa:	f7ff fb37 	bl	800071c <__aeabi_ddiv>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4614      	mov	r4, r2
 80010b4:	461d      	mov	r5, r3
 80010b6:	4b16      	ldr	r3, [pc, #88]	; (8001110 <MX_TIM2_Init+0x108>)
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff f98a 	bl	80003d4 <__aeabi_ui2d>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4620      	mov	r0, r4
 80010c6:	4629      	mov	r1, r5
 80010c8:	f7ff fb28 	bl	800071c <__aeabi_ddiv>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	f04f 0000 	mov.w	r0, #0
 80010d4:	490f      	ldr	r1, [pc, #60]	; (8001114 <MX_TIM2_Init+0x10c>)
 80010d6:	f7ff fb21 	bl	800071c <__aeabi_ddiv>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4610      	mov	r0, r2
 80010e0:	4619      	mov	r1, r3
 80010e2:	f04f 0200 	mov.w	r2, #0
 80010e6:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <MX_TIM2_Init+0x110>)
 80010e8:	f7ff f9ee 	bl	80004c8 <__aeabi_dmul>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	f7ff fbfa 	bl	80008ec <__aeabi_d2iz>
 80010f8:	4603      	mov	r3, r0
 80010fa:	4a08      	ldr	r2, [pc, #32]	; (800111c <MX_TIM2_Init+0x114>)
 80010fc:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bdb0      	pop	{r4, r5, r7, pc}
 8001106:	bf00      	nop
 8001108:	00000000 	.word	0x00000000
 800110c:	415e8480 	.word	0x415e8480
 8001110:	20000098 	.word	0x20000098
 8001114:	3ff00000 	.word	0x3ff00000
 8001118:	408f4000 	.word	0x408f4000
 800111c:	2000000c 	.word	0x2000000c

08001120 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001134:	4b29      	ldr	r3, [pc, #164]	; (80011dc <MX_GPIO_Init+0xbc>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	4a28      	ldr	r2, [pc, #160]	; (80011dc <MX_GPIO_Init+0xbc>)
 800113a:	f043 0304 	orr.w	r3, r3, #4
 800113e:	6193      	str	r3, [r2, #24]
 8001140:	4b26      	ldr	r3, [pc, #152]	; (80011dc <MX_GPIO_Init+0xbc>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	f003 0304 	and.w	r3, r3, #4
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114c:	4b23      	ldr	r3, [pc, #140]	; (80011dc <MX_GPIO_Init+0xbc>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4a22      	ldr	r2, [pc, #136]	; (80011dc <MX_GPIO_Init+0xbc>)
 8001152:	f043 0308 	orr.w	r3, r3, #8
 8001156:	6193      	str	r3, [r2, #24]
 8001158:	4b20      	ldr	r3, [pc, #128]	; (80011dc <MX_GPIO_Init+0xbc>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0308 	and.w	r3, r3, #8
 8001160:	603b      	str	r3, [r7, #0]
 8001162:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED1_Pin|LED_GREEN2_Pin
 8001164:	2200      	movs	r2, #0
 8001166:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800116a:	481d      	ldr	r0, [pc, #116]	; (80011e0 <MX_GPIO_Init+0xc0>)
 800116c:	f000 ffe1 	bl	8002132 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_RED2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, s0_Pin|s1_Pin|s2_Pin|s10_Pin
 8001170:	2200      	movs	r2, #0
 8001172:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001176:	481b      	ldr	r0, [pc, #108]	; (80011e4 <MX_GPIO_Init+0xc4>)
 8001178:	f000 ffdb 	bl	8002132 <HAL_GPIO_WritePin>
                          |s7_Pin|s8_Pin|s9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED1_Pin LED_GREEN2_Pin
                           LED_YELLOW2_Pin LED_RED2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED1_Pin|LED_GREEN2_Pin
 800117c:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001180:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_RED2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001182:	2301      	movs	r3, #1
 8001184:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	2302      	movs	r3, #2
 800118c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	4619      	mov	r1, r3
 8001194:	4812      	ldr	r0, [pc, #72]	; (80011e0 <MX_GPIO_Init+0xc0>)
 8001196:	f000 fe3b 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : s0_Pin s1_Pin s2_Pin s10_Pin
                           s11_Pin s12_Pin s13_Pin LED_TEST_Pin
                           s3_Pin s4_Pin s5_Pin s6_Pin
                           s7_Pin s8_Pin s9_Pin */
  GPIO_InitStruct.Pin = s0_Pin|s1_Pin|s2_Pin|s10_Pin
 800119a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800119e:	60bb      	str	r3, [r7, #8]
                          |s11_Pin|s12_Pin|s13_Pin|LED_TEST_Pin
                          |s3_Pin|s4_Pin|s5_Pin|s6_Pin
                          |s7_Pin|s8_Pin|s9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a8:	2302      	movs	r3, #2
 80011aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ac:	f107 0308 	add.w	r3, r7, #8
 80011b0:	4619      	mov	r1, r3
 80011b2:	480c      	ldr	r0, [pc, #48]	; (80011e4 <MX_GPIO_Init+0xc4>)
 80011b4:	f000 fe2c 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 80011b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c6:	f107 0308 	add.w	r3, r7, #8
 80011ca:	4619      	mov	r1, r3
 80011cc:	4804      	ldr	r0, [pc, #16]	; (80011e0 <MX_GPIO_Init+0xc0>)
 80011ce:	f000 fe1f 	bl	8001e10 <HAL_GPIO_Init>

}
 80011d2:	bf00      	nop
 80011d4:	3718      	adds	r7, #24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40010800 	.word	0x40010800
 80011e4:	40010c00 	.word	0x40010c00

080011e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	runTimer();
 80011f0:	f000 fabe 	bl	8001770 <runTimer>
	button_reading();
 80011f4:	f7ff fdda 	bl	8000dac <button_reading>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001204:	b672      	cpsid	i
}
 8001206:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001208:	e7fe      	b.n	8001208 <Error_Handler+0x8>
	...

0800120c <fsm_mode>:
 *      Author: minhl
 */

#include "mode.h"

void fsm_mode() {
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
	switch (mode) {
 8001210:	4ba7      	ldr	r3, [pc, #668]	; (80014b0 <fsm_mode+0x2a4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	3b01      	subs	r3, #1
 8001216:	2b03      	cmp	r3, #3
 8001218:	f200 8223 	bhi.w	8001662 <fsm_mode+0x456>
 800121c:	a201      	add	r2, pc, #4	; (adr r2, 8001224 <fsm_mode+0x18>)
 800121e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001222:	bf00      	nop
 8001224:	08001235 	.word	0x08001235
 8001228:	0800127b 	.word	0x0800127b
 800122c:	080013dd 	.word	0x080013dd
 8001230:	08001537 	.word	0x08001537
		case 1:
			fsm_automatic_run1();
 8001234:	f7ff fc96 	bl	8000b64 <fsm_automatic_run1>
			if (check_button_flag(0)) {
 8001238:	2000      	movs	r0, #0
 800123a:	f7ff fd9d 	bl	8000d78 <check_button_flag>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	f000 8210 	beq.w	8001666 <fsm_mode+0x45a>
				mode = 2;
 8001246:	4b9a      	ldr	r3, [pc, #616]	; (80014b0 <fsm_mode+0x2a4>)
 8001248:	2202      	movs	r2, #2
 800124a:	601a      	str	r2, [r3, #0]
				tmp = redDuration;
 800124c:	4b99      	ldr	r3, [pc, #612]	; (80014b4 <fsm_mode+0x2a8>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a99      	ldr	r2, [pc, #612]	; (80014b8 <fsm_mode+0x2ac>)
 8001252:	6013      	str	r3, [r2, #0]
				counter1 = redDuration;
 8001254:	4b97      	ldr	r3, [pc, #604]	; (80014b4 <fsm_mode+0x2a8>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a98      	ldr	r2, [pc, #608]	; (80014bc <fsm_mode+0x2b0>)
 800125a:	6013      	str	r3, [r2, #0]
				counter2 = mode;
 800125c:	4b94      	ldr	r3, [pc, #592]	; (80014b0 <fsm_mode+0x2a4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a97      	ldr	r2, [pc, #604]	; (80014c0 <fsm_mode+0x2b4>)
 8001262:	6013      	str	r3, [r2, #0]
				traffic1(AUTO_RED);
 8001264:	2002      	movs	r0, #2
 8001266:	f000 fb67 	bl	8001938 <traffic1>
				setTimer1(2000);
 800126a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800126e:	f000 fa31 	bl	80016d4 <setTimer1>
				setTimer3(200);
 8001272:	20c8      	movs	r0, #200	; 0xc8
 8001274:	f000 fa62 	bl	800173c <setTimer3>
//				traffic1(AUTO_RED);
//				mode = 2;
//				tmp = redDuration;
//				setTimer1(500);
//			}
			break;
 8001278:	e1f5      	b.n	8001666 <fsm_mode+0x45a>
		case 2:
			if (is_button_pressed_1s(0)) {
 800127a:	2000      	movs	r0, #0
 800127c:	f7ff fe3e 	bl	8000efc <is_button_pressed_1s>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d012      	beq.n	80012ac <fsm_mode+0xa0>
				if (timer1_flag == 1) {
 8001286:	4b8f      	ldr	r3, [pc, #572]	; (80014c4 <fsm_mode+0x2b8>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d135      	bne.n	80012fa <fsm_mode+0xee>
					traffic1(AUTO_YELLOW);
 800128e:	2004      	movs	r0, #4
 8001290:	f000 fb52 	bl	8001938 <traffic1>
					mode = 3;
 8001294:	4b86      	ldr	r3, [pc, #536]	; (80014b0 <fsm_mode+0x2a4>)
 8001296:	2203      	movs	r2, #3
 8001298:	601a      	str	r2, [r3, #0]
					tmp = yellowDuration;
 800129a:	4b8b      	ldr	r3, [pc, #556]	; (80014c8 <fsm_mode+0x2bc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a86      	ldr	r2, [pc, #536]	; (80014b8 <fsm_mode+0x2ac>)
 80012a0:	6013      	str	r3, [r2, #0]
					setTimer1(500);
 80012a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012a6:	f000 fa15 	bl	80016d4 <setTimer1>
 80012aa:	e026      	b.n	80012fa <fsm_mode+0xee>
				}
			} else {
				if (timer1_flag == 1) {
 80012ac:	4b85      	ldr	r3, [pc, #532]	; (80014c4 <fsm_mode+0x2b8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d106      	bne.n	80012c2 <fsm_mode+0xb6>
					blinkLed1(AUTO_RED);
 80012b4:	2002      	movs	r0, #2
 80012b6:	f000 fbcf 	bl	8001a58 <blinkLed1>
					setTimer1(2000);
 80012ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012be:	f000 fa09 	bl	80016d4 <setTimer1>
				}
				if (check_button_flag(0)) {
 80012c2:	2000      	movs	r0, #0
 80012c4:	f7ff fd58 	bl	8000d78 <check_button_flag>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d015      	beq.n	80012fa <fsm_mode+0xee>
					counter1 = yellowDuration;
 80012ce:	4b7e      	ldr	r3, [pc, #504]	; (80014c8 <fsm_mode+0x2bc>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a7a      	ldr	r2, [pc, #488]	; (80014bc <fsm_mode+0x2b0>)
 80012d4:	6013      	str	r3, [r2, #0]
					counter2 = mode;
 80012d6:	4b76      	ldr	r3, [pc, #472]	; (80014b0 <fsm_mode+0x2a4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a79      	ldr	r2, [pc, #484]	; (80014c0 <fsm_mode+0x2b4>)
 80012dc:	6013      	str	r3, [r2, #0]
					mode = 3;
 80012de:	4b74      	ldr	r3, [pc, #464]	; (80014b0 <fsm_mode+0x2a4>)
 80012e0:	2203      	movs	r2, #3
 80012e2:	601a      	str	r2, [r3, #0]
					tmp = yellowDuration;
 80012e4:	4b78      	ldr	r3, [pc, #480]	; (80014c8 <fsm_mode+0x2bc>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a73      	ldr	r2, [pc, #460]	; (80014b8 <fsm_mode+0x2ac>)
 80012ea:	6013      	str	r3, [r2, #0]
					traffic1(AUTO_YELLOW);
 80012ec:	2004      	movs	r0, #4
 80012ee:	f000 fb23 	bl	8001938 <traffic1>
					setTimer1(2000);
 80012f2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012f6:	f000 f9ed 	bl	80016d4 <setTimer1>
				}
			}
			if (is_button_pressed_1s(1)) {
 80012fa:	2001      	movs	r0, #1
 80012fc:	f7ff fdfe 	bl	8000efc <is_button_pressed_1s>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d014      	beq.n	8001330 <fsm_mode+0x124>
				if (timer3_flag == 1) {
 8001306:	4b71      	ldr	r3, [pc, #452]	; (80014cc <fsm_mode+0x2c0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d123      	bne.n	8001356 <fsm_mode+0x14a>
					if (tmp > 99) {
 800130e:	4b6a      	ldr	r3, [pc, #424]	; (80014b8 <fsm_mode+0x2ac>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b63      	cmp	r3, #99	; 0x63
 8001314:	dd03      	ble.n	800131e <fsm_mode+0x112>
						tmp = 1;
 8001316:	4b68      	ldr	r3, [pc, #416]	; (80014b8 <fsm_mode+0x2ac>)
 8001318:	2201      	movs	r2, #1
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	e004      	b.n	8001328 <fsm_mode+0x11c>
					} else {
						tmp++;
 800131e:	4b66      	ldr	r3, [pc, #408]	; (80014b8 <fsm_mode+0x2ac>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	3301      	adds	r3, #1
 8001324:	4a64      	ldr	r2, [pc, #400]	; (80014b8 <fsm_mode+0x2ac>)
 8001326:	6013      	str	r3, [r2, #0]
					}
					setTimer3(200);
 8001328:	20c8      	movs	r0, #200	; 0xc8
 800132a:	f000 fa07 	bl	800173c <setTimer3>
 800132e:	e012      	b.n	8001356 <fsm_mode+0x14a>
				}
			} else {
				if (check_button_flag(1)) {
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff fd21 	bl	8000d78 <check_button_flag>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d00c      	beq.n	8001356 <fsm_mode+0x14a>
					if (tmp > 99) {
 800133c:	4b5e      	ldr	r3, [pc, #376]	; (80014b8 <fsm_mode+0x2ac>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b63      	cmp	r3, #99	; 0x63
 8001342:	dd03      	ble.n	800134c <fsm_mode+0x140>
						tmp = 1;
 8001344:	4b5c      	ldr	r3, [pc, #368]	; (80014b8 <fsm_mode+0x2ac>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e004      	b.n	8001356 <fsm_mode+0x14a>
					} else {
						tmp++;
 800134c:	4b5a      	ldr	r3, [pc, #360]	; (80014b8 <fsm_mode+0x2ac>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	3301      	adds	r3, #1
 8001352:	4a59      	ldr	r2, [pc, #356]	; (80014b8 <fsm_mode+0x2ac>)
 8001354:	6013      	str	r3, [r2, #0]
					}
				}
			}
			if (check_button_flag(2)) {
 8001356:	2002      	movs	r0, #2
 8001358:	f7ff fd0e 	bl	8000d78 <check_button_flag>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 8183 	beq.w	800166a <fsm_mode+0x45e>
				redDuration = tmp;
 8001364:	4b54      	ldr	r3, [pc, #336]	; (80014b8 <fsm_mode+0x2ac>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a52      	ldr	r2, [pc, #328]	; (80014b4 <fsm_mode+0x2a8>)
 800136a:	6013      	str	r3, [r2, #0]
				if (redDuration > (yellowDuration + greenDuration)) {
 800136c:	4b56      	ldr	r3, [pc, #344]	; (80014c8 <fsm_mode+0x2bc>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b57      	ldr	r3, [pc, #348]	; (80014d0 <fsm_mode+0x2c4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	441a      	add	r2, r3
 8001376:	4b4f      	ldr	r3, [pc, #316]	; (80014b4 <fsm_mode+0x2a8>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	429a      	cmp	r2, r3
 800137c:	da07      	bge.n	800138e <fsm_mode+0x182>
					greenDuration = redDuration - yellowDuration;
 800137e:	4b4d      	ldr	r3, [pc, #308]	; (80014b4 <fsm_mode+0x2a8>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4b51      	ldr	r3, [pc, #324]	; (80014c8 <fsm_mode+0x2bc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	4a51      	ldr	r2, [pc, #324]	; (80014d0 <fsm_mode+0x2c4>)
 800138a:	6013      	str	r3, [r2, #0]
					greenDuration = redDuration/2;
					if (redDuration%2 != 0)
						greenDuration++;
				}
			}
			break;
 800138c:	e16d      	b.n	800166a <fsm_mode+0x45e>
				} else if (redDuration < (yellowDuration + greenDuration)) {
 800138e:	4b4e      	ldr	r3, [pc, #312]	; (80014c8 <fsm_mode+0x2bc>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <fsm_mode+0x2c4>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	441a      	add	r2, r3
 8001398:	4b46      	ldr	r3, [pc, #280]	; (80014b4 <fsm_mode+0x2a8>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	f340 8164 	ble.w	800166a <fsm_mode+0x45e>
					yellowDuration = redDuration/2;
 80013a2:	4b44      	ldr	r3, [pc, #272]	; (80014b4 <fsm_mode+0x2a8>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	0fda      	lsrs	r2, r3, #31
 80013a8:	4413      	add	r3, r2
 80013aa:	105b      	asrs	r3, r3, #1
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b46      	ldr	r3, [pc, #280]	; (80014c8 <fsm_mode+0x2bc>)
 80013b0:	601a      	str	r2, [r3, #0]
					greenDuration = redDuration/2;
 80013b2:	4b40      	ldr	r3, [pc, #256]	; (80014b4 <fsm_mode+0x2a8>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	0fda      	lsrs	r2, r3, #31
 80013b8:	4413      	add	r3, r2
 80013ba:	105b      	asrs	r3, r3, #1
 80013bc:	461a      	mov	r2, r3
 80013be:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <fsm_mode+0x2c4>)
 80013c0:	601a      	str	r2, [r3, #0]
					if (redDuration%2 != 0)
 80013c2:	4b3c      	ldr	r3, [pc, #240]	; (80014b4 <fsm_mode+0x2a8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f000 814d 	beq.w	800166a <fsm_mode+0x45e>
						greenDuration++;
 80013d0:	4b3f      	ldr	r3, [pc, #252]	; (80014d0 <fsm_mode+0x2c4>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	3301      	adds	r3, #1
 80013d6:	4a3e      	ldr	r2, [pc, #248]	; (80014d0 <fsm_mode+0x2c4>)
 80013d8:	6013      	str	r3, [r2, #0]
			break;
 80013da:	e146      	b.n	800166a <fsm_mode+0x45e>
		case 3:
			if (is_button_pressed_1s(0)) {
 80013dc:	2000      	movs	r0, #0
 80013de:	f7ff fd8d 	bl	8000efc <is_button_pressed_1s>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d012      	beq.n	800140e <fsm_mode+0x202>
				if (timer1_flag == 1) {
 80013e8:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <fsm_mode+0x2b8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d135      	bne.n	800145c <fsm_mode+0x250>
					traffic1(AUTO_GREEN);
 80013f0:	2003      	movs	r0, #3
 80013f2:	f000 faa1 	bl	8001938 <traffic1>
					mode = 4;
 80013f6:	4b2e      	ldr	r3, [pc, #184]	; (80014b0 <fsm_mode+0x2a4>)
 80013f8:	2204      	movs	r2, #4
 80013fa:	601a      	str	r2, [r3, #0]
					tmp = greenDuration;
 80013fc:	4b34      	ldr	r3, [pc, #208]	; (80014d0 <fsm_mode+0x2c4>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a2d      	ldr	r2, [pc, #180]	; (80014b8 <fsm_mode+0x2ac>)
 8001402:	6013      	str	r3, [r2, #0]
					setTimer1(500);
 8001404:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001408:	f000 f964 	bl	80016d4 <setTimer1>
 800140c:	e026      	b.n	800145c <fsm_mode+0x250>
				}
			} else {
				if (timer1_flag == 1) {
 800140e:	4b2d      	ldr	r3, [pc, #180]	; (80014c4 <fsm_mode+0x2b8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d106      	bne.n	8001424 <fsm_mode+0x218>
					blinkLed1(AUTO_YELLOW);
 8001416:	2004      	movs	r0, #4
 8001418:	f000 fb1e 	bl	8001a58 <blinkLed1>
					setTimer1(2000);
 800141c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001420:	f000 f958 	bl	80016d4 <setTimer1>
				}
				if (check_button_flag(0)) {
 8001424:	2000      	movs	r0, #0
 8001426:	f7ff fca7 	bl	8000d78 <check_button_flag>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d015      	beq.n	800145c <fsm_mode+0x250>
					counter1 = greenDuration;
 8001430:	4b27      	ldr	r3, [pc, #156]	; (80014d0 <fsm_mode+0x2c4>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a21      	ldr	r2, [pc, #132]	; (80014bc <fsm_mode+0x2b0>)
 8001436:	6013      	str	r3, [r2, #0]
					counter2 = mode;
 8001438:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <fsm_mode+0x2a4>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a20      	ldr	r2, [pc, #128]	; (80014c0 <fsm_mode+0x2b4>)
 800143e:	6013      	str	r3, [r2, #0]
					mode = 4;
 8001440:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <fsm_mode+0x2a4>)
 8001442:	2204      	movs	r2, #4
 8001444:	601a      	str	r2, [r3, #0]
					tmp = greenDuration;
 8001446:	4b22      	ldr	r3, [pc, #136]	; (80014d0 <fsm_mode+0x2c4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a1b      	ldr	r2, [pc, #108]	; (80014b8 <fsm_mode+0x2ac>)
 800144c:	6013      	str	r3, [r2, #0]
					traffic1(AUTO_GREEN);
 800144e:	2003      	movs	r0, #3
 8001450:	f000 fa72 	bl	8001938 <traffic1>
					setTimer1(2000);
 8001454:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001458:	f000 f93c 	bl	80016d4 <setTimer1>
				}
			}
			if (is_button_pressed_1s(1)) {
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff fd4d 	bl	8000efc <is_button_pressed_1s>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d014      	beq.n	8001492 <fsm_mode+0x286>
				if (timer3_flag == 1) {
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <fsm_mode+0x2c0>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d136      	bne.n	80014de <fsm_mode+0x2d2>
					if (tmp > 99) {
 8001470:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <fsm_mode+0x2ac>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b63      	cmp	r3, #99	; 0x63
 8001476:	dd03      	ble.n	8001480 <fsm_mode+0x274>
						tmp = 1;
 8001478:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <fsm_mode+0x2ac>)
 800147a:	2201      	movs	r2, #1
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	e004      	b.n	800148a <fsm_mode+0x27e>
					} else {
						tmp++;
 8001480:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <fsm_mode+0x2ac>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	3301      	adds	r3, #1
 8001486:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <fsm_mode+0x2ac>)
 8001488:	6013      	str	r3, [r2, #0]
					}
					setTimer3(200);
 800148a:	20c8      	movs	r0, #200	; 0xc8
 800148c:	f000 f956 	bl	800173c <setTimer3>
 8001490:	e025      	b.n	80014de <fsm_mode+0x2d2>
				}
			} else {
				if (check_button_flag(1)) {
 8001492:	2001      	movs	r0, #1
 8001494:	f7ff fc70 	bl	8000d78 <check_button_flag>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d01f      	beq.n	80014de <fsm_mode+0x2d2>
					if (tmp > 99) {
 800149e:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <fsm_mode+0x2ac>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2b63      	cmp	r3, #99	; 0x63
 80014a4:	dd16      	ble.n	80014d4 <fsm_mode+0x2c8>
						tmp = 1;
 80014a6:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <fsm_mode+0x2ac>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	e017      	b.n	80014de <fsm_mode+0x2d2>
 80014ae:	bf00      	nop
 80014b0:	20000008 	.word	0x20000008
 80014b4:	20000010 	.word	0x20000010
 80014b8:	20000024 	.word	0x20000024
 80014bc:	2000001c 	.word	0x2000001c
 80014c0:	20000020 	.word	0x20000020
 80014c4:	20000074 	.word	0x20000074
 80014c8:	20000014 	.word	0x20000014
 80014cc:	20000084 	.word	0x20000084
 80014d0:	20000018 	.word	0x20000018
					} else {
						tmp++;
 80014d4:	4b68      	ldr	r3, [pc, #416]	; (8001678 <fsm_mode+0x46c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	4a67      	ldr	r2, [pc, #412]	; (8001678 <fsm_mode+0x46c>)
 80014dc:	6013      	str	r3, [r2, #0]
					}
				}
			}
			if (check_button_flag(2)) {
 80014de:	2002      	movs	r0, #2
 80014e0:	f7ff fc4a 	bl	8000d78 <check_button_flag>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f000 80c1 	beq.w	800166e <fsm_mode+0x462>
				yellowDuration = tmp;
 80014ec:	4b62      	ldr	r3, [pc, #392]	; (8001678 <fsm_mode+0x46c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a62      	ldr	r2, [pc, #392]	; (800167c <fsm_mode+0x470>)
 80014f2:	6013      	str	r3, [r2, #0]
				if (redDuration != yellowDuration + greenDuration) {
 80014f4:	4b61      	ldr	r3, [pc, #388]	; (800167c <fsm_mode+0x470>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4b61      	ldr	r3, [pc, #388]	; (8001680 <fsm_mode+0x474>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	441a      	add	r2, r3
 80014fe:	4b61      	ldr	r3, [pc, #388]	; (8001684 <fsm_mode+0x478>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	f000 80b3 	beq.w	800166e <fsm_mode+0x462>
					redDuration = yellowDuration + greenDuration;
 8001508:	4b5c      	ldr	r3, [pc, #368]	; (800167c <fsm_mode+0x470>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b5c      	ldr	r3, [pc, #368]	; (8001680 <fsm_mode+0x474>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4413      	add	r3, r2
 8001512:	4a5c      	ldr	r2, [pc, #368]	; (8001684 <fsm_mode+0x478>)
 8001514:	6013      	str	r3, [r2, #0]
					if (redDuration > 99) {
 8001516:	4b5b      	ldr	r3, [pc, #364]	; (8001684 <fsm_mode+0x478>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b63      	cmp	r3, #99	; 0x63
 800151c:	f340 80a7 	ble.w	800166e <fsm_mode+0x462>
						redDuration = 99;
 8001520:	4b58      	ldr	r3, [pc, #352]	; (8001684 <fsm_mode+0x478>)
 8001522:	2263      	movs	r2, #99	; 0x63
 8001524:	601a      	str	r2, [r3, #0]
						greenDuration = redDuration - yellowDuration;
 8001526:	4b57      	ldr	r3, [pc, #348]	; (8001684 <fsm_mode+0x478>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b54      	ldr	r3, [pc, #336]	; (800167c <fsm_mode+0x470>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	4a53      	ldr	r2, [pc, #332]	; (8001680 <fsm_mode+0x474>)
 8001532:	6013      	str	r3, [r2, #0]
					}
				}
			}
			break;
 8001534:	e09b      	b.n	800166e <fsm_mode+0x462>
		case 4:
			if (is_button_pressed_1s(0)) {
 8001536:	2000      	movs	r0, #0
 8001538:	f7ff fce0 	bl	8000efc <is_button_pressed_1s>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d012      	beq.n	8001568 <fsm_mode+0x35c>
				if (timer1_flag == 1) {
 8001542:	4b51      	ldr	r3, [pc, #324]	; (8001688 <fsm_mode+0x47c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d134      	bne.n	80015b4 <fsm_mode+0x3a8>
					traffic1(AUTO_RED);
 800154a:	2002      	movs	r0, #2
 800154c:	f000 f9f4 	bl	8001938 <traffic1>
					mode = 2;
 8001550:	4b4e      	ldr	r3, [pc, #312]	; (800168c <fsm_mode+0x480>)
 8001552:	2202      	movs	r2, #2
 8001554:	601a      	str	r2, [r3, #0]
					tmp = redDuration;
 8001556:	4b4b      	ldr	r3, [pc, #300]	; (8001684 <fsm_mode+0x478>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a47      	ldr	r2, [pc, #284]	; (8001678 <fsm_mode+0x46c>)
 800155c:	6013      	str	r3, [r2, #0]
					setTimer1(500);
 800155e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001562:	f000 f8b7 	bl	80016d4 <setTimer1>
 8001566:	e025      	b.n	80015b4 <fsm_mode+0x3a8>
				}
			} else {
				if (timer1_flag == 1) {
 8001568:	4b47      	ldr	r3, [pc, #284]	; (8001688 <fsm_mode+0x47c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d106      	bne.n	800157e <fsm_mode+0x372>
					blinkLed1(AUTO_GREEN);
 8001570:	2003      	movs	r0, #3
 8001572:	f000 fa71 	bl	8001a58 <blinkLed1>
					setTimer1(2000);
 8001576:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800157a:	f000 f8ab 	bl	80016d4 <setTimer1>
				}
				if (check_button_flag(0)) {
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff fbfa 	bl	8000d78 <check_button_flag>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d014      	beq.n	80015b4 <fsm_mode+0x3a8>
					counter1 = redDuration;
 800158a:	4b3e      	ldr	r3, [pc, #248]	; (8001684 <fsm_mode+0x478>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a40      	ldr	r2, [pc, #256]	; (8001690 <fsm_mode+0x484>)
 8001590:	6013      	str	r3, [r2, #0]
					counter2 = mode;
 8001592:	4b3e      	ldr	r3, [pc, #248]	; (800168c <fsm_mode+0x480>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a3f      	ldr	r2, [pc, #252]	; (8001694 <fsm_mode+0x488>)
 8001598:	6013      	str	r3, [r2, #0]
					mode = 1;
 800159a:	4b3c      	ldr	r3, [pc, #240]	; (800168c <fsm_mode+0x480>)
 800159c:	2201      	movs	r2, #1
 800159e:	601a      	str	r2, [r3, #0]
					tmp = redDuration;
 80015a0:	4b38      	ldr	r3, [pc, #224]	; (8001684 <fsm_mode+0x478>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a34      	ldr	r2, [pc, #208]	; (8001678 <fsm_mode+0x46c>)
 80015a6:	6013      	str	r3, [r2, #0]
					traffic1(INIT);
 80015a8:	2001      	movs	r0, #1
 80015aa:	f000 f9c5 	bl	8001938 <traffic1>
					status = INIT;
 80015ae:	4b3a      	ldr	r3, [pc, #232]	; (8001698 <fsm_mode+0x48c>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	601a      	str	r2, [r3, #0]
				}
			}
			if (is_button_pressed_1s(1)) {
 80015b4:	2001      	movs	r0, #1
 80015b6:	f7ff fca1 	bl	8000efc <is_button_pressed_1s>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d014      	beq.n	80015ea <fsm_mode+0x3de>
				if (timer3_flag == 1) {
 80015c0:	4b36      	ldr	r3, [pc, #216]	; (800169c <fsm_mode+0x490>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d154      	bne.n	8001672 <fsm_mode+0x466>
					if (tmp > 99) {
 80015c8:	4b2b      	ldr	r3, [pc, #172]	; (8001678 <fsm_mode+0x46c>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b63      	cmp	r3, #99	; 0x63
 80015ce:	dd03      	ble.n	80015d8 <fsm_mode+0x3cc>
						tmp = 1;
 80015d0:	4b29      	ldr	r3, [pc, #164]	; (8001678 <fsm_mode+0x46c>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	e004      	b.n	80015e2 <fsm_mode+0x3d6>
					} else {
						tmp++;
 80015d8:	4b27      	ldr	r3, [pc, #156]	; (8001678 <fsm_mode+0x46c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	3301      	adds	r3, #1
 80015de:	4a26      	ldr	r2, [pc, #152]	; (8001678 <fsm_mode+0x46c>)
 80015e0:	6013      	str	r3, [r2, #0]
					}
					setTimer3(200);
 80015e2:	20c8      	movs	r0, #200	; 0xc8
 80015e4:	f000 f8aa 	bl	800173c <setTimer3>
							yellowDuration = redDuration - greenDuration;
						}
					}
				}
			}
			break;
 80015e8:	e043      	b.n	8001672 <fsm_mode+0x466>
				if (check_button_flag(1)) {
 80015ea:	2001      	movs	r0, #1
 80015ec:	f7ff fbc4 	bl	8000d78 <check_button_flag>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00c      	beq.n	8001610 <fsm_mode+0x404>
					if (tmp > 99) {
 80015f6:	4b20      	ldr	r3, [pc, #128]	; (8001678 <fsm_mode+0x46c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b63      	cmp	r3, #99	; 0x63
 80015fc:	dd03      	ble.n	8001606 <fsm_mode+0x3fa>
						tmp = 1;
 80015fe:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <fsm_mode+0x46c>)
 8001600:	2201      	movs	r2, #1
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	e004      	b.n	8001610 <fsm_mode+0x404>
						tmp++;
 8001606:	4b1c      	ldr	r3, [pc, #112]	; (8001678 <fsm_mode+0x46c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	4a1a      	ldr	r2, [pc, #104]	; (8001678 <fsm_mode+0x46c>)
 800160e:	6013      	str	r3, [r2, #0]
				if (check_button_flag(2)) {
 8001610:	2002      	movs	r0, #2
 8001612:	f7ff fbb1 	bl	8000d78 <check_button_flag>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d02a      	beq.n	8001672 <fsm_mode+0x466>
					greenDuration = tmp;
 800161c:	4b16      	ldr	r3, [pc, #88]	; (8001678 <fsm_mode+0x46c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a17      	ldr	r2, [pc, #92]	; (8001680 <fsm_mode+0x474>)
 8001622:	6013      	str	r3, [r2, #0]
					if (redDuration != yellowDuration + greenDuration) {
 8001624:	4b15      	ldr	r3, [pc, #84]	; (800167c <fsm_mode+0x470>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <fsm_mode+0x474>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	441a      	add	r2, r3
 800162e:	4b15      	ldr	r3, [pc, #84]	; (8001684 <fsm_mode+0x478>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d01d      	beq.n	8001672 <fsm_mode+0x466>
						redDuration = yellowDuration + greenDuration;
 8001636:	4b11      	ldr	r3, [pc, #68]	; (800167c <fsm_mode+0x470>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <fsm_mode+0x474>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4413      	add	r3, r2
 8001640:	4a10      	ldr	r2, [pc, #64]	; (8001684 <fsm_mode+0x478>)
 8001642:	6013      	str	r3, [r2, #0]
						if (redDuration > 99) {
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <fsm_mode+0x478>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b63      	cmp	r3, #99	; 0x63
 800164a:	dd12      	ble.n	8001672 <fsm_mode+0x466>
							redDuration = 99;
 800164c:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <fsm_mode+0x478>)
 800164e:	2263      	movs	r2, #99	; 0x63
 8001650:	601a      	str	r2, [r3, #0]
							yellowDuration = redDuration - greenDuration;
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <fsm_mode+0x478>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <fsm_mode+0x474>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	4a07      	ldr	r2, [pc, #28]	; (800167c <fsm_mode+0x470>)
 800165e:	6013      	str	r3, [r2, #0]
			break;
 8001660:	e007      	b.n	8001672 <fsm_mode+0x466>
		default:
			break;
 8001662:	bf00      	nop
 8001664:	e006      	b.n	8001674 <fsm_mode+0x468>
			break;
 8001666:	bf00      	nop
 8001668:	e004      	b.n	8001674 <fsm_mode+0x468>
			break;
 800166a:	bf00      	nop
 800166c:	e002      	b.n	8001674 <fsm_mode+0x468>
			break;
 800166e:	bf00      	nop
 8001670:	e000      	b.n	8001674 <fsm_mode+0x468>
			break;
 8001672:	bf00      	nop
	}
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000024 	.word	0x20000024
 800167c:	20000014 	.word	0x20000014
 8001680:	20000018 	.word	0x20000018
 8001684:	20000010 	.word	0x20000010
 8001688:	20000074 	.word	0x20000074
 800168c:	20000008 	.word	0x20000008
 8001690:	2000001c 	.word	0x2000001c
 8001694:	20000020 	.word	0x20000020
 8001698:	20000004 	.word	0x20000004
 800169c:	20000084 	.word	0x20000084

080016a0 <setTimer0>:
int timer2_flag = 0;
int timer2_count = 0;
int timer3_flag = 0;
int timer3_count = 0;

void setTimer0(int duration) {
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	timer0_count = duration/CYCLE;
 80016a8:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <setTimer0+0x28>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80016b2:	4a06      	ldr	r2, [pc, #24]	; (80016cc <setTimer0+0x2c>)
 80016b4:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <setTimer0+0x30>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	2000000c 	.word	0x2000000c
 80016cc:	20000070 	.word	0x20000070
 80016d0:	2000006c 	.word	0x2000006c

080016d4 <setTimer1>:

void setTimer1(int duration) {
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	timer1_count = duration/CYCLE;
 80016dc:	4b07      	ldr	r3, [pc, #28]	; (80016fc <setTimer1+0x28>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80016e6:	4a06      	ldr	r2, [pc, #24]	; (8001700 <setTimer1+0x2c>)
 80016e8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80016ea:	4b06      	ldr	r3, [pc, #24]	; (8001704 <setTimer1+0x30>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	2000000c 	.word	0x2000000c
 8001700:	20000078 	.word	0x20000078
 8001704:	20000074 	.word	0x20000074

08001708 <setTimer2>:

void setTimer2(int duration) {
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	timer2_count = duration/CYCLE;
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <setTimer2+0x28>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	fb92 f3f3 	sdiv	r3, r2, r3
 800171a:	4a06      	ldr	r2, [pc, #24]	; (8001734 <setTimer2+0x2c>)
 800171c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <setTimer2+0x30>)
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	2000000c 	.word	0x2000000c
 8001734:	20000080 	.word	0x20000080
 8001738:	2000007c 	.word	0x2000007c

0800173c <setTimer3>:

void setTimer3(int duration) {
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	timer3_count = duration/CYCLE;
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <setTimer3+0x28>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	fb92 f3f3 	sdiv	r3, r2, r3
 800174e:	4a06      	ldr	r2, [pc, #24]	; (8001768 <setTimer3+0x2c>)
 8001750:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <setTimer3+0x30>)
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	2000000c 	.word	0x2000000c
 8001768:	20000088 	.word	0x20000088
 800176c:	20000084 	.word	0x20000084

08001770 <runTimer>:

void runTimer() {
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
	if (timer0_count > 0) {
 8001774:	4b21      	ldr	r3, [pc, #132]	; (80017fc <runTimer+0x8c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	dd0b      	ble.n	8001794 <runTimer+0x24>
		timer0_count--;
 800177c:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <runTimer+0x8c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	3b01      	subs	r3, #1
 8001782:	4a1e      	ldr	r2, [pc, #120]	; (80017fc <runTimer+0x8c>)
 8001784:	6013      	str	r3, [r2, #0]
		if (timer0_count <= 0) timer0_flag = 1;
 8001786:	4b1d      	ldr	r3, [pc, #116]	; (80017fc <runTimer+0x8c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2b00      	cmp	r3, #0
 800178c:	dc02      	bgt.n	8001794 <runTimer+0x24>
 800178e:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <runTimer+0x90>)
 8001790:	2201      	movs	r2, #1
 8001792:	601a      	str	r2, [r3, #0]
	}
	if (timer1_count > 0) {
 8001794:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <runTimer+0x94>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	dd0b      	ble.n	80017b4 <runTimer+0x44>
		timer1_count--;
 800179c:	4b19      	ldr	r3, [pc, #100]	; (8001804 <runTimer+0x94>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	3b01      	subs	r3, #1
 80017a2:	4a18      	ldr	r2, [pc, #96]	; (8001804 <runTimer+0x94>)
 80017a4:	6013      	str	r3, [r2, #0]
		if (timer1_count <= 0) timer1_flag = 1;
 80017a6:	4b17      	ldr	r3, [pc, #92]	; (8001804 <runTimer+0x94>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	dc02      	bgt.n	80017b4 <runTimer+0x44>
 80017ae:	4b16      	ldr	r3, [pc, #88]	; (8001808 <runTimer+0x98>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
	}
	if (timer2_count > 0) {
 80017b4:	4b15      	ldr	r3, [pc, #84]	; (800180c <runTimer+0x9c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	dd0b      	ble.n	80017d4 <runTimer+0x64>
		timer2_count--;
 80017bc:	4b13      	ldr	r3, [pc, #76]	; (800180c <runTimer+0x9c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	3b01      	subs	r3, #1
 80017c2:	4a12      	ldr	r2, [pc, #72]	; (800180c <runTimer+0x9c>)
 80017c4:	6013      	str	r3, [r2, #0]
		if (timer2_count <= 0) timer2_flag = 1;
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <runTimer+0x9c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	dc02      	bgt.n	80017d4 <runTimer+0x64>
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <runTimer+0xa0>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]
	}
	if (timer3_count > 0) {
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <runTimer+0xa4>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	dd0b      	ble.n	80017f4 <runTimer+0x84>
		timer3_count--;
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <runTimer+0xa4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	3b01      	subs	r3, #1
 80017e2:	4a0c      	ldr	r2, [pc, #48]	; (8001814 <runTimer+0xa4>)
 80017e4:	6013      	str	r3, [r2, #0]
		if (timer3_count <= 0) timer3_flag = 1;
 80017e6:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <runTimer+0xa4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	dc02      	bgt.n	80017f4 <runTimer+0x84>
 80017ee:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <runTimer+0xa8>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
	}
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	20000070 	.word	0x20000070
 8001800:	2000006c 	.word	0x2000006c
 8001804:	20000078 	.word	0x20000078
 8001808:	20000074 	.word	0x20000074
 800180c:	20000080 	.word	0x20000080
 8001810:	2000007c 	.word	0x2000007c
 8001814:	20000088 	.word	0x20000088
 8001818:	20000084 	.word	0x20000084

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_MspInit+0x5c>)
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	4a14      	ldr	r2, [pc, #80]	; (8001878 <HAL_MspInit+0x5c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6193      	str	r3, [r2, #24]
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_MspInit+0x5c>)
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_MspInit+0x5c>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_MspInit+0x5c>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001844:	61d3      	str	r3, [r2, #28]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_MspInit+0x5c>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_MspInit+0x60>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <HAL_MspInit+0x60>)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000
 800187c:	40010000 	.word	0x40010000

08001880 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001890:	d113      	bne.n	80018ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001892:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <HAL_TIM_Base_MspInit+0x44>)
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <HAL_TIM_Base_MspInit+0x44>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	61d3      	str	r3, [r2, #28]
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_TIM_Base_MspInit+0x44>)
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	201c      	movs	r0, #28
 80018b0:	f000 fa77 	bl	8001da2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018b4:	201c      	movs	r0, #28
 80018b6:	f000 fa90 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018cc:	e7fe      	b.n	80018cc <NMI_Handler+0x4>

080018ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d2:	e7fe      	b.n	80018d2 <HardFault_Handler+0x4>

080018d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <MemManage_Handler+0x4>

080018da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018de:	e7fe      	b.n	80018de <BusFault_Handler+0x4>

080018e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <UsageFault_Handler+0x4>

080018e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800190e:	f000 f955 	bl	8001bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800191c:	4802      	ldr	r0, [pc, #8]	; (8001928 <TIM2_IRQHandler+0x10>)
 800191e:	f001 f8bd 	bl	8002a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000098 	.word	0x20000098

0800192c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <traffic1>:
 *      Author: minhl
 */

#include "traffic.h"

void traffic1(int color) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	2b03      	cmp	r3, #3
 8001946:	d837      	bhi.n	80019b8 <traffic1+0x80>
 8001948:	a201      	add	r2, pc, #4	; (adr r2, 8001950 <traffic1+0x18>)
 800194a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800194e:	bf00      	nop
 8001950:	08001961 	.word	0x08001961
 8001954:	08001977 	.word	0x08001977
 8001958:	0800198d 	.word	0x0800198d
 800195c:	080019a3 	.word	0x080019a3
	switch (color) {
		case INIT:
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_RESET);
 8001960:	2200      	movs	r2, #0
 8001962:	2108      	movs	r1, #8
 8001964:	4817      	ldr	r0, [pc, #92]	; (80019c4 <traffic1+0x8c>)
 8001966:	f000 fbe4 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin | LED_YELLOW1_Pin, GPIO_PIN_SET);
 800196a:	2201      	movs	r2, #1
 800196c:	2106      	movs	r1, #6
 800196e:	4815      	ldr	r0, [pc, #84]	; (80019c4 <traffic1+0x8c>)
 8001970:	f000 fbdf 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 8001974:	e021      	b.n	80019ba <traffic1+0x82>
		case AUTO_RED:
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	2108      	movs	r1, #8
 800197a:	4812      	ldr	r0, [pc, #72]	; (80019c4 <traffic1+0x8c>)
 800197c:	f000 fbd9 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin | LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001980:	2201      	movs	r2, #1
 8001982:	2106      	movs	r1, #6
 8001984:	480f      	ldr	r0, [pc, #60]	; (80019c4 <traffic1+0x8c>)
 8001986:	f000 fbd4 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 800198a:	e016      	b.n	80019ba <traffic1+0x82>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	2102      	movs	r1, #2
 8001990:	480c      	ldr	r0, [pc, #48]	; (80019c4 <traffic1+0x8c>)
 8001992:	f000 fbce 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin | LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001996:	2201      	movs	r2, #1
 8001998:	210c      	movs	r1, #12
 800199a:	480a      	ldr	r0, [pc, #40]	; (80019c4 <traffic1+0x8c>)
 800199c:	f000 fbc9 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 80019a0:	e00b      	b.n	80019ba <traffic1+0x82>
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2104      	movs	r1, #4
 80019a6:	4807      	ldr	r0, [pc, #28]	; (80019c4 <traffic1+0x8c>)
 80019a8:	f000 fbc3 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin | LED_RED1_Pin, GPIO_PIN_SET);
 80019ac:	2201      	movs	r2, #1
 80019ae:	210a      	movs	r1, #10
 80019b0:	4804      	ldr	r0, [pc, #16]	; (80019c4 <traffic1+0x8c>)
 80019b2:	f000 fbbe 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 80019b6:	e000      	b.n	80019ba <traffic1+0x82>
		default:
			break;
 80019b8:	bf00      	nop
	}
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40010800 	.word	0x40010800

080019c8 <traffic2>:

void traffic2(int color) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3b01      	subs	r3, #1
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d837      	bhi.n	8001a48 <traffic2+0x80>
 80019d8:	a201      	add	r2, pc, #4	; (adr r2, 80019e0 <traffic2+0x18>)
 80019da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019de:	bf00      	nop
 80019e0:	080019f1 	.word	0x080019f1
 80019e4:	08001a07 	.word	0x08001a07
 80019e8:	08001a1d 	.word	0x08001a1d
 80019ec:	08001a33 	.word	0x08001a33
	switch (color) {
		case INIT:
			HAL_GPIO_WritePin(GPIOA, LED_RED2_Pin, GPIO_PIN_RESET);
 80019f0:	2200      	movs	r2, #0
 80019f2:	2140      	movs	r1, #64	; 0x40
 80019f4:	4817      	ldr	r0, [pc, #92]	; (8001a54 <traffic2+0x8c>)
 80019f6:	f000 fb9c 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin | LED_YELLOW2_Pin, GPIO_PIN_SET);
 80019fa:	2201      	movs	r2, #1
 80019fc:	2130      	movs	r1, #48	; 0x30
 80019fe:	4815      	ldr	r0, [pc, #84]	; (8001a54 <traffic2+0x8c>)
 8001a00:	f000 fb97 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 8001a04:	e021      	b.n	8001a4a <traffic2+0x82>
		case AUTO_RED:
			HAL_GPIO_WritePin(GPIOA, LED_RED2_Pin, GPIO_PIN_RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2140      	movs	r1, #64	; 0x40
 8001a0a:	4812      	ldr	r0, [pc, #72]	; (8001a54 <traffic2+0x8c>)
 8001a0c:	f000 fb91 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin | LED_YELLOW2_Pin, GPIO_PIN_SET);
 8001a10:	2201      	movs	r2, #1
 8001a12:	2130      	movs	r1, #48	; 0x30
 8001a14:	480f      	ldr	r0, [pc, #60]	; (8001a54 <traffic2+0x8c>)
 8001a16:	f000 fb8c 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 8001a1a:	e016      	b.n	8001a4a <traffic2+0x82>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2110      	movs	r1, #16
 8001a20:	480c      	ldr	r0, [pc, #48]	; (8001a54 <traffic2+0x8c>)
 8001a22:	f000 fb86 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_RED2_Pin | LED_YELLOW2_Pin, GPIO_PIN_SET);
 8001a26:	2201      	movs	r2, #1
 8001a28:	2160      	movs	r1, #96	; 0x60
 8001a2a:	480a      	ldr	r0, [pc, #40]	; (8001a54 <traffic2+0x8c>)
 8001a2c:	f000 fb81 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 8001a30:	e00b      	b.n	8001a4a <traffic2+0x82>
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2120      	movs	r1, #32
 8001a36:	4807      	ldr	r0, [pc, #28]	; (8001a54 <traffic2+0x8c>)
 8001a38:	f000 fb7b 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin | LED_RED2_Pin, GPIO_PIN_SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2150      	movs	r1, #80	; 0x50
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <traffic2+0x8c>)
 8001a42:	f000 fb76 	bl	8002132 <HAL_GPIO_WritePin>
			break;
 8001a46:	e000      	b.n	8001a4a <traffic2+0x82>
		default:
			break;
 8001a48:	bf00      	nop
	}
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40010800 	.word	0x40010800

08001a58 <blinkLed1>:

void blinkLed1(int color) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	switch (color) {
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	d018      	beq.n	8001a98 <blinkLed1+0x40>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	dc33      	bgt.n	8001ad4 <blinkLed1+0x7c>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d003      	beq.n	8001a7a <blinkLed1+0x22>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d01e      	beq.n	8001ab6 <blinkLed1+0x5e>
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin);
			break;
		default:
			break;
 8001a78:	e02c      	b.n	8001ad4 <blinkLed1+0x7c>
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	2104      	movs	r1, #4
 8001a7e:	4818      	ldr	r0, [pc, #96]	; (8001ae0 <blinkLed1+0x88>)
 8001a80:	f000 fb57 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	2102      	movs	r1, #2
 8001a88:	4815      	ldr	r0, [pc, #84]	; (8001ae0 <blinkLed1+0x88>)
 8001a8a:	f000 fb52 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin);
 8001a8e:	2108      	movs	r1, #8
 8001a90:	4813      	ldr	r0, [pc, #76]	; (8001ae0 <blinkLed1+0x88>)
 8001a92:	f000 fb66 	bl	8002162 <HAL_GPIO_TogglePin>
			break;
 8001a96:	e01e      	b.n	8001ad6 <blinkLed1+0x7e>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2108      	movs	r1, #8
 8001a9c:	4810      	ldr	r0, [pc, #64]	; (8001ae0 <blinkLed1+0x88>)
 8001a9e:	f000 fb48 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2102      	movs	r1, #2
 8001aa6:	480e      	ldr	r0, [pc, #56]	; (8001ae0 <blinkLed1+0x88>)
 8001aa8:	f000 fb43 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, LED_YELLOW1_Pin);
 8001aac:	2104      	movs	r1, #4
 8001aae:	480c      	ldr	r0, [pc, #48]	; (8001ae0 <blinkLed1+0x88>)
 8001ab0:	f000 fb57 	bl	8002162 <HAL_GPIO_TogglePin>
			break;
 8001ab4:	e00f      	b.n	8001ad6 <blinkLed1+0x7e>
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	2104      	movs	r1, #4
 8001aba:	4809      	ldr	r0, [pc, #36]	; (8001ae0 <blinkLed1+0x88>)
 8001abc:	f000 fb39 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	2108      	movs	r1, #8
 8001ac4:	4806      	ldr	r0, [pc, #24]	; (8001ae0 <blinkLed1+0x88>)
 8001ac6:	f000 fb34 	bl	8002132 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin);
 8001aca:	2102      	movs	r1, #2
 8001acc:	4804      	ldr	r0, [pc, #16]	; (8001ae0 <blinkLed1+0x88>)
 8001ace:	f000 fb48 	bl	8002162 <HAL_GPIO_TogglePin>
			break;
 8001ad2:	e000      	b.n	8001ad6 <blinkLed1+0x7e>
			break;
 8001ad4:	bf00      	nop
	}
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40010800 	.word	0x40010800

08001ae4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ae4:	480c      	ldr	r0, [pc, #48]	; (8001b18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ae6:	490d      	ldr	r1, [pc, #52]	; (8001b1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ae8:	4a0d      	ldr	r2, [pc, #52]	; (8001b20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aec:	e002      	b.n	8001af4 <LoopCopyDataInit>

08001aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af2:	3304      	adds	r3, #4

08001af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af8:	d3f9      	bcc.n	8001aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afa:	4a0a      	ldr	r2, [pc, #40]	; (8001b24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001afc:	4c0a      	ldr	r4, [pc, #40]	; (8001b28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b00:	e001      	b.n	8001b06 <LoopFillZerobss>

08001b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b04:	3204      	adds	r2, #4

08001b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b08:	d3fb      	bcc.n	8001b02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b0a:	f7ff ff0f 	bl	800192c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b0e:	f001 fb0d 	bl	800312c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b12:	f7ff fa0d 	bl	8000f30 <main>
  bx lr
 8001b16:	4770      	bx	lr
  ldr r0, =_sdata
 8001b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b1c:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001b20:	080031c4 	.word	0x080031c4
  ldr r2, =_sbss
 8001b24:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001b28:	200000e4 	.word	0x200000e4

08001b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b2c:	e7fe      	b.n	8001b2c <ADC1_2_IRQHandler>
	...

08001b30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b34:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <HAL_Init+0x28>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a07      	ldr	r2, [pc, #28]	; (8001b58 <HAL_Init+0x28>)
 8001b3a:	f043 0310 	orr.w	r3, r3, #16
 8001b3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b40:	2003      	movs	r0, #3
 8001b42:	f000 f923 	bl	8001d8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b46:	200f      	movs	r0, #15
 8001b48:	f000 f808 	bl	8001b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b4c:	f7ff fe66 	bl	800181c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40022000 	.word	0x40022000

08001b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b64:	4b12      	ldr	r3, [pc, #72]	; (8001bb0 <HAL_InitTick+0x54>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <HAL_InitTick+0x58>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 f93b 	bl	8001df6 <HAL_SYSTICK_Config>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e00e      	b.n	8001ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b0f      	cmp	r3, #15
 8001b8e:	d80a      	bhi.n	8001ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b90:	2200      	movs	r2, #0
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	f04f 30ff 	mov.w	r0, #4294967295
 8001b98:	f000 f903 	bl	8001da2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b9c:	4a06      	ldr	r2, [pc, #24]	; (8001bb8 <HAL_InitTick+0x5c>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	e000      	b.n	8001ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000028 	.word	0x20000028
 8001bb4:	20000030 	.word	0x20000030
 8001bb8:	2000002c 	.word	0x2000002c

08001bbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <HAL_IncTick+0x1c>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <HAL_IncTick+0x20>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	4a03      	ldr	r2, [pc, #12]	; (8001bdc <HAL_IncTick+0x20>)
 8001bce:	6013      	str	r3, [r2, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr
 8001bd8:	20000030 	.word	0x20000030
 8001bdc:	200000e0 	.word	0x200000e0

08001be0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return uwTick;
 8001be4:	4b02      	ldr	r3, [pc, #8]	; (8001bf0 <HAL_GetTick+0x10>)
 8001be6:	681b      	ldr	r3, [r3, #0]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr
 8001bf0:	200000e0 	.word	0x200000e0

08001bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c10:	4013      	ands	r3, r2
 8001c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	60d3      	str	r3, [r2, #12]
}
 8001c2c:	bf00      	nop
 8001c2e:	3714      	adds	r7, #20
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <__NVIC_GetPriorityGrouping+0x18>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	0a1b      	lsrs	r3, r3, #8
 8001c46:	f003 0307 	and.w	r3, r3, #7
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bc80      	pop	{r7}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	db0b      	blt.n	8001c82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	f003 021f 	and.w	r2, r3, #31
 8001c70:	4906      	ldr	r1, [pc, #24]	; (8001c8c <__NVIC_EnableIRQ+0x34>)
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	095b      	lsrs	r3, r3, #5
 8001c78:	2001      	movs	r0, #1
 8001c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	e000e100 	.word	0xe000e100

08001c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	6039      	str	r1, [r7, #0]
 8001c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	db0a      	blt.n	8001cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	490c      	ldr	r1, [pc, #48]	; (8001cdc <__NVIC_SetPriority+0x4c>)
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	0112      	lsls	r2, r2, #4
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb8:	e00a      	b.n	8001cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4908      	ldr	r1, [pc, #32]	; (8001ce0 <__NVIC_SetPriority+0x50>)
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	3b04      	subs	r3, #4
 8001cc8:	0112      	lsls	r2, r2, #4
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	440b      	add	r3, r1
 8001cce:	761a      	strb	r2, [r3, #24]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000e100 	.word	0xe000e100
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b089      	sub	sp, #36	; 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f1c3 0307 	rsb	r3, r3, #7
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	bf28      	it	cs
 8001d02:	2304      	movcs	r3, #4
 8001d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	2b06      	cmp	r3, #6
 8001d0c:	d902      	bls.n	8001d14 <NVIC_EncodePriority+0x30>
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3b03      	subs	r3, #3
 8001d12:	e000      	b.n	8001d16 <NVIC_EncodePriority+0x32>
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d18:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43da      	mvns	r2, r3
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	401a      	ands	r2, r3
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	fa01 f303 	lsl.w	r3, r1, r3
 8001d36:	43d9      	mvns	r1, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3c:	4313      	orrs	r3, r2
         );
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3724      	adds	r7, #36	; 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d58:	d301      	bcc.n	8001d5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e00f      	b.n	8001d7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <SysTick_Config+0x40>)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d66:	210f      	movs	r1, #15
 8001d68:	f04f 30ff 	mov.w	r0, #4294967295
 8001d6c:	f7ff ff90 	bl	8001c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d70:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <SysTick_Config+0x40>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d76:	4b04      	ldr	r3, [pc, #16]	; (8001d88 <SysTick_Config+0x40>)
 8001d78:	2207      	movs	r2, #7
 8001d7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	e000e010 	.word	0xe000e010

08001d8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff ff2d 	bl	8001bf4 <__NVIC_SetPriorityGrouping>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b086      	sub	sp, #24
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	4603      	mov	r3, r0
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
 8001dae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db4:	f7ff ff42 	bl	8001c3c <__NVIC_GetPriorityGrouping>
 8001db8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	6978      	ldr	r0, [r7, #20]
 8001dc0:	f7ff ff90 	bl	8001ce4 <NVIC_EncodePriority>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff5f 	bl	8001c90 <__NVIC_SetPriority>
}
 8001dd2:	bf00      	nop
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	4603      	mov	r3, r0
 8001de2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff35 	bl	8001c58 <__NVIC_EnableIRQ>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f7ff ffa2 	bl	8001d48 <SysTick_Config>
 8001e04:	4603      	mov	r3, r0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b08b      	sub	sp, #44	; 0x2c
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e22:	e148      	b.n	80020b6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e24:	2201      	movs	r2, #1
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	69fa      	ldr	r2, [r7, #28]
 8001e34:	4013      	ands	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	f040 8137 	bne.w	80020b0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	4aa3      	ldr	r2, [pc, #652]	; (80020d4 <HAL_GPIO_Init+0x2c4>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d05e      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e4c:	4aa1      	ldr	r2, [pc, #644]	; (80020d4 <HAL_GPIO_Init+0x2c4>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d875      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e52:	4aa1      	ldr	r2, [pc, #644]	; (80020d8 <HAL_GPIO_Init+0x2c8>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d058      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e58:	4a9f      	ldr	r2, [pc, #636]	; (80020d8 <HAL_GPIO_Init+0x2c8>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d86f      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e5e:	4a9f      	ldr	r2, [pc, #636]	; (80020dc <HAL_GPIO_Init+0x2cc>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d052      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e64:	4a9d      	ldr	r2, [pc, #628]	; (80020dc <HAL_GPIO_Init+0x2cc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d869      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e6a:	4a9d      	ldr	r2, [pc, #628]	; (80020e0 <HAL_GPIO_Init+0x2d0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d04c      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e70:	4a9b      	ldr	r2, [pc, #620]	; (80020e0 <HAL_GPIO_Init+0x2d0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d863      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e76:	4a9b      	ldr	r2, [pc, #620]	; (80020e4 <HAL_GPIO_Init+0x2d4>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d046      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e7c:	4a99      	ldr	r2, [pc, #612]	; (80020e4 <HAL_GPIO_Init+0x2d4>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d85d      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e82:	2b12      	cmp	r3, #18
 8001e84:	d82a      	bhi.n	8001edc <HAL_GPIO_Init+0xcc>
 8001e86:	2b12      	cmp	r3, #18
 8001e88:	d859      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e8a:	a201      	add	r2, pc, #4	; (adr r2, 8001e90 <HAL_GPIO_Init+0x80>)
 8001e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e90:	08001f0b 	.word	0x08001f0b
 8001e94:	08001ee5 	.word	0x08001ee5
 8001e98:	08001ef7 	.word	0x08001ef7
 8001e9c:	08001f39 	.word	0x08001f39
 8001ea0:	08001f3f 	.word	0x08001f3f
 8001ea4:	08001f3f 	.word	0x08001f3f
 8001ea8:	08001f3f 	.word	0x08001f3f
 8001eac:	08001f3f 	.word	0x08001f3f
 8001eb0:	08001f3f 	.word	0x08001f3f
 8001eb4:	08001f3f 	.word	0x08001f3f
 8001eb8:	08001f3f 	.word	0x08001f3f
 8001ebc:	08001f3f 	.word	0x08001f3f
 8001ec0:	08001f3f 	.word	0x08001f3f
 8001ec4:	08001f3f 	.word	0x08001f3f
 8001ec8:	08001f3f 	.word	0x08001f3f
 8001ecc:	08001f3f 	.word	0x08001f3f
 8001ed0:	08001f3f 	.word	0x08001f3f
 8001ed4:	08001eed 	.word	0x08001eed
 8001ed8:	08001f01 	.word	0x08001f01
 8001edc:	4a82      	ldr	r2, [pc, #520]	; (80020e8 <HAL_GPIO_Init+0x2d8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d013      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ee2:	e02c      	b.n	8001f3e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	623b      	str	r3, [r7, #32]
          break;
 8001eea:	e029      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	623b      	str	r3, [r7, #32]
          break;
 8001ef4:	e024      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	3308      	adds	r3, #8
 8001efc:	623b      	str	r3, [r7, #32]
          break;
 8001efe:	e01f      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	330c      	adds	r3, #12
 8001f06:	623b      	str	r3, [r7, #32]
          break;
 8001f08:	e01a      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f12:	2304      	movs	r3, #4
 8001f14:	623b      	str	r3, [r7, #32]
          break;
 8001f16:	e013      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d105      	bne.n	8001f2c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f20:	2308      	movs	r3, #8
 8001f22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	69fa      	ldr	r2, [r7, #28]
 8001f28:	611a      	str	r2, [r3, #16]
          break;
 8001f2a:	e009      	b.n	8001f40 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f2c:	2308      	movs	r3, #8
 8001f2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69fa      	ldr	r2, [r7, #28]
 8001f34:	615a      	str	r2, [r3, #20]
          break;
 8001f36:	e003      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	623b      	str	r3, [r7, #32]
          break;
 8001f3c:	e000      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          break;
 8001f3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	2bff      	cmp	r3, #255	; 0xff
 8001f44:	d801      	bhi.n	8001f4a <HAL_GPIO_Init+0x13a>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	e001      	b.n	8001f4e <HAL_GPIO_Init+0x13e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	2bff      	cmp	r3, #255	; 0xff
 8001f54:	d802      	bhi.n	8001f5c <HAL_GPIO_Init+0x14c>
 8001f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	e002      	b.n	8001f62 <HAL_GPIO_Init+0x152>
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5e:	3b08      	subs	r3, #8
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	210f      	movs	r1, #15
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	401a      	ands	r2, r3
 8001f74:	6a39      	ldr	r1, [r7, #32]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 8090 	beq.w	80020b0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f90:	4b56      	ldr	r3, [pc, #344]	; (80020ec <HAL_GPIO_Init+0x2dc>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	4a55      	ldr	r2, [pc, #340]	; (80020ec <HAL_GPIO_Init+0x2dc>)
 8001f96:	f043 0301 	orr.w	r3, r3, #1
 8001f9a:	6193      	str	r3, [r2, #24]
 8001f9c:	4b53      	ldr	r3, [pc, #332]	; (80020ec <HAL_GPIO_Init+0x2dc>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fa8:	4a51      	ldr	r2, [pc, #324]	; (80020f0 <HAL_GPIO_Init+0x2e0>)
 8001faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	3302      	adds	r3, #2
 8001fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a49      	ldr	r2, [pc, #292]	; (80020f4 <HAL_GPIO_Init+0x2e4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d00d      	beq.n	8001ff0 <HAL_GPIO_Init+0x1e0>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a48      	ldr	r2, [pc, #288]	; (80020f8 <HAL_GPIO_Init+0x2e8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d007      	beq.n	8001fec <HAL_GPIO_Init+0x1dc>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a47      	ldr	r2, [pc, #284]	; (80020fc <HAL_GPIO_Init+0x2ec>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_GPIO_Init+0x1d8>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e004      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e002      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ff4:	f002 0203 	and.w	r2, r2, #3
 8001ff8:	0092      	lsls	r2, r2, #2
 8001ffa:	4093      	lsls	r3, r2
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002002:	493b      	ldr	r1, [pc, #236]	; (80020f0 <HAL_GPIO_Init+0x2e0>)
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d006      	beq.n	800202a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800201c:	4b38      	ldr	r3, [pc, #224]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4937      	ldr	r1, [pc, #220]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	4313      	orrs	r3, r2
 8002026:	600b      	str	r3, [r1, #0]
 8002028:	e006      	b.n	8002038 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800202a:	4b35      	ldr	r3, [pc, #212]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	43db      	mvns	r3, r3
 8002032:	4933      	ldr	r1, [pc, #204]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002034:	4013      	ands	r3, r2
 8002036:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d006      	beq.n	8002052 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002044:	4b2e      	ldr	r3, [pc, #184]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	492d      	ldr	r1, [pc, #180]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	4313      	orrs	r3, r2
 800204e:	604b      	str	r3, [r1, #4]
 8002050:	e006      	b.n	8002060 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002052:	4b2b      	ldr	r3, [pc, #172]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	43db      	mvns	r3, r3
 800205a:	4929      	ldr	r1, [pc, #164]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800205c:	4013      	ands	r3, r2
 800205e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d006      	beq.n	800207a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800206c:	4b24      	ldr	r3, [pc, #144]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	4923      	ldr	r1, [pc, #140]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	4313      	orrs	r3, r2
 8002076:	608b      	str	r3, [r1, #8]
 8002078:	e006      	b.n	8002088 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800207a:	4b21      	ldr	r3, [pc, #132]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800207c:	689a      	ldr	r2, [r3, #8]
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	43db      	mvns	r3, r3
 8002082:	491f      	ldr	r1, [pc, #124]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002084:	4013      	ands	r3, r2
 8002086:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d006      	beq.n	80020a2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002094:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	4919      	ldr	r1, [pc, #100]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	4313      	orrs	r3, r2
 800209e:	60cb      	str	r3, [r1, #12]
 80020a0:	e006      	b.n	80020b0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020a2:	4b17      	ldr	r3, [pc, #92]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	43db      	mvns	r3, r3
 80020aa:	4915      	ldr	r1, [pc, #84]	; (8002100 <HAL_GPIO_Init+0x2f0>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b2:	3301      	adds	r3, #1
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020bc:	fa22 f303 	lsr.w	r3, r2, r3
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f47f aeaf 	bne.w	8001e24 <HAL_GPIO_Init+0x14>
  }
}
 80020c6:	bf00      	nop
 80020c8:	bf00      	nop
 80020ca:	372c      	adds	r7, #44	; 0x2c
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	10320000 	.word	0x10320000
 80020d8:	10310000 	.word	0x10310000
 80020dc:	10220000 	.word	0x10220000
 80020e0:	10210000 	.word	0x10210000
 80020e4:	10120000 	.word	0x10120000
 80020e8:	10110000 	.word	0x10110000
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40010000 	.word	0x40010000
 80020f4:	40010800 	.word	0x40010800
 80020f8:	40010c00 	.word	0x40010c00
 80020fc:	40011000 	.word	0x40011000
 8002100:	40010400 	.word	0x40010400

08002104 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	460b      	mov	r3, r1
 800210e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	887b      	ldrh	r3, [r7, #2]
 8002116:	4013      	ands	r3, r2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d002      	beq.n	8002122 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800211c:	2301      	movs	r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
 8002120:	e001      	b.n	8002126 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002126:	7bfb      	ldrb	r3, [r7, #15]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr

08002132 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	460b      	mov	r3, r1
 800213c:	807b      	strh	r3, [r7, #2]
 800213e:	4613      	mov	r3, r2
 8002140:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002142:	787b      	ldrb	r3, [r7, #1]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002148:	887a      	ldrh	r2, [r7, #2]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800214e:	e003      	b.n	8002158 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002150:	887b      	ldrh	r3, [r7, #2]
 8002152:	041a      	lsls	r2, r3, #16
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	611a      	str	r2, [r3, #16]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	bc80      	pop	{r7}
 8002160:	4770      	bx	lr

08002162 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002162:	b480      	push	{r7}
 8002164:	b085      	sub	sp, #20
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	460b      	mov	r3, r1
 800216c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002174:	887a      	ldrh	r2, [r7, #2]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	4013      	ands	r3, r2
 800217a:	041a      	lsls	r2, r3, #16
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	43d9      	mvns	r1, r3
 8002180:	887b      	ldrh	r3, [r7, #2]
 8002182:	400b      	ands	r3, r1
 8002184:	431a      	orrs	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	611a      	str	r2, [r3, #16]
}
 800218a:	bf00      	nop
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e26c      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 8087 	beq.w	80022c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b4:	4b92      	ldr	r3, [pc, #584]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 030c 	and.w	r3, r3, #12
 80021bc:	2b04      	cmp	r3, #4
 80021be:	d00c      	beq.n	80021da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021c0:	4b8f      	ldr	r3, [pc, #572]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 030c 	and.w	r3, r3, #12
 80021c8:	2b08      	cmp	r3, #8
 80021ca:	d112      	bne.n	80021f2 <HAL_RCC_OscConfig+0x5e>
 80021cc:	4b8c      	ldr	r3, [pc, #560]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d8:	d10b      	bne.n	80021f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021da:	4b89      	ldr	r3, [pc, #548]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d06c      	beq.n	80022c0 <HAL_RCC_OscConfig+0x12c>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d168      	bne.n	80022c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e246      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fa:	d106      	bne.n	800220a <HAL_RCC_OscConfig+0x76>
 80021fc:	4b80      	ldr	r3, [pc, #512]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a7f      	ldr	r2, [pc, #508]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	e02e      	b.n	8002268 <HAL_RCC_OscConfig+0xd4>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10c      	bne.n	800222c <HAL_RCC_OscConfig+0x98>
 8002212:	4b7b      	ldr	r3, [pc, #492]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a7a      	ldr	r2, [pc, #488]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	4b78      	ldr	r3, [pc, #480]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a77      	ldr	r2, [pc, #476]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002224:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	e01d      	b.n	8002268 <HAL_RCC_OscConfig+0xd4>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002234:	d10c      	bne.n	8002250 <HAL_RCC_OscConfig+0xbc>
 8002236:	4b72      	ldr	r3, [pc, #456]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a71      	ldr	r2, [pc, #452]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800223c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002240:	6013      	str	r3, [r2, #0]
 8002242:	4b6f      	ldr	r3, [pc, #444]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a6e      	ldr	r2, [pc, #440]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800224c:	6013      	str	r3, [r2, #0]
 800224e:	e00b      	b.n	8002268 <HAL_RCC_OscConfig+0xd4>
 8002250:	4b6b      	ldr	r3, [pc, #428]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a6a      	ldr	r2, [pc, #424]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800225a:	6013      	str	r3, [r2, #0]
 800225c:	4b68      	ldr	r3, [pc, #416]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a67      	ldr	r2, [pc, #412]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002266:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d013      	beq.n	8002298 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002270:	f7ff fcb6 	bl	8001be0 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002278:	f7ff fcb2 	bl	8001be0 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b64      	cmp	r3, #100	; 0x64
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e1fa      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228a:	4b5d      	ldr	r3, [pc, #372]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0f0      	beq.n	8002278 <HAL_RCC_OscConfig+0xe4>
 8002296:	e014      	b.n	80022c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002298:	f7ff fca2 	bl	8001be0 <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a0:	f7ff fc9e 	bl	8001be0 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b64      	cmp	r3, #100	; 0x64
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e1e6      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b2:	4b53      	ldr	r3, [pc, #332]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d1f0      	bne.n	80022a0 <HAL_RCC_OscConfig+0x10c>
 80022be:	e000      	b.n	80022c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d063      	beq.n	8002396 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ce:	4b4c      	ldr	r3, [pc, #304]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f003 030c 	and.w	r3, r3, #12
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00b      	beq.n	80022f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022da:	4b49      	ldr	r3, [pc, #292]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 030c 	and.w	r3, r3, #12
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d11c      	bne.n	8002320 <HAL_RCC_OscConfig+0x18c>
 80022e6:	4b46      	ldr	r3, [pc, #280]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d116      	bne.n	8002320 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f2:	4b43      	ldr	r3, [pc, #268]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d005      	beq.n	800230a <HAL_RCC_OscConfig+0x176>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d001      	beq.n	800230a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e1ba      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800230a:	4b3d      	ldr	r3, [pc, #244]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	4939      	ldr	r1, [pc, #228]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800231a:	4313      	orrs	r3, r2
 800231c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800231e:	e03a      	b.n	8002396 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d020      	beq.n	800236a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002328:	4b36      	ldr	r3, [pc, #216]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800232a:	2201      	movs	r2, #1
 800232c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7ff fc57 	bl	8001be0 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002336:	f7ff fc53 	bl	8001be0 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e19b      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002348:	4b2d      	ldr	r3, [pc, #180]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f0      	beq.n	8002336 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002354:	4b2a      	ldr	r3, [pc, #168]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	695b      	ldr	r3, [r3, #20]
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	4927      	ldr	r1, [pc, #156]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 8002364:	4313      	orrs	r3, r2
 8002366:	600b      	str	r3, [r1, #0]
 8002368:	e015      	b.n	8002396 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800236a:	4b26      	ldr	r3, [pc, #152]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002370:	f7ff fc36 	bl	8001be0 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002378:	f7ff fc32 	bl	8001be0 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e17a      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238a:	4b1d      	ldr	r3, [pc, #116]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1f0      	bne.n	8002378 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0308 	and.w	r3, r3, #8
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d03a      	beq.n	8002418 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d019      	beq.n	80023de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023aa:	4b17      	ldr	r3, [pc, #92]	; (8002408 <HAL_RCC_OscConfig+0x274>)
 80023ac:	2201      	movs	r2, #1
 80023ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b0:	f7ff fc16 	bl	8001be0 <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b8:	f7ff fc12 	bl	8001be0 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e15a      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ca:	4b0d      	ldr	r3, [pc, #52]	; (8002400 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f0      	beq.n	80023b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023d6:	2001      	movs	r0, #1
 80023d8:	f000 faa6 	bl	8002928 <RCC_Delay>
 80023dc:	e01c      	b.n	8002418 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <HAL_RCC_OscConfig+0x274>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e4:	f7ff fbfc 	bl	8001be0 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ea:	e00f      	b.n	800240c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ec:	f7ff fbf8 	bl	8001be0 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d908      	bls.n	800240c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e140      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
 80023fe:	bf00      	nop
 8002400:	40021000 	.word	0x40021000
 8002404:	42420000 	.word	0x42420000
 8002408:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800240c:	4b9e      	ldr	r3, [pc, #632]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1e9      	bne.n	80023ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 80a6 	beq.w	8002572 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002426:	2300      	movs	r3, #0
 8002428:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800242a:	4b97      	ldr	r3, [pc, #604]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d10d      	bne.n	8002452 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002436:	4b94      	ldr	r3, [pc, #592]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	4a93      	ldr	r2, [pc, #588]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800243c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002440:	61d3      	str	r3, [r2, #28]
 8002442:	4b91      	ldr	r3, [pc, #580]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800244e:	2301      	movs	r3, #1
 8002450:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002452:	4b8e      	ldr	r3, [pc, #568]	; (800268c <HAL_RCC_OscConfig+0x4f8>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800245a:	2b00      	cmp	r3, #0
 800245c:	d118      	bne.n	8002490 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800245e:	4b8b      	ldr	r3, [pc, #556]	; (800268c <HAL_RCC_OscConfig+0x4f8>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a8a      	ldr	r2, [pc, #552]	; (800268c <HAL_RCC_OscConfig+0x4f8>)
 8002464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002468:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800246a:	f7ff fbb9 	bl	8001be0 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002472:	f7ff fbb5 	bl	8001be0 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b64      	cmp	r3, #100	; 0x64
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e0fd      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002484:	4b81      	ldr	r3, [pc, #516]	; (800268c <HAL_RCC_OscConfig+0x4f8>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0f0      	beq.n	8002472 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d106      	bne.n	80024a6 <HAL_RCC_OscConfig+0x312>
 8002498:	4b7b      	ldr	r3, [pc, #492]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	4a7a      	ldr	r2, [pc, #488]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6213      	str	r3, [r2, #32]
 80024a4:	e02d      	b.n	8002502 <HAL_RCC_OscConfig+0x36e>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10c      	bne.n	80024c8 <HAL_RCC_OscConfig+0x334>
 80024ae:	4b76      	ldr	r3, [pc, #472]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	4a75      	ldr	r2, [pc, #468]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6213      	str	r3, [r2, #32]
 80024ba:	4b73      	ldr	r3, [pc, #460]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	4a72      	ldr	r2, [pc, #456]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024c0:	f023 0304 	bic.w	r3, r3, #4
 80024c4:	6213      	str	r3, [r2, #32]
 80024c6:	e01c      	b.n	8002502 <HAL_RCC_OscConfig+0x36e>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	2b05      	cmp	r3, #5
 80024ce:	d10c      	bne.n	80024ea <HAL_RCC_OscConfig+0x356>
 80024d0:	4b6d      	ldr	r3, [pc, #436]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	4a6c      	ldr	r2, [pc, #432]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024d6:	f043 0304 	orr.w	r3, r3, #4
 80024da:	6213      	str	r3, [r2, #32]
 80024dc:	4b6a      	ldr	r3, [pc, #424]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	4a69      	ldr	r2, [pc, #420]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6213      	str	r3, [r2, #32]
 80024e8:	e00b      	b.n	8002502 <HAL_RCC_OscConfig+0x36e>
 80024ea:	4b67      	ldr	r3, [pc, #412]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	4a66      	ldr	r2, [pc, #408]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024f0:	f023 0301 	bic.w	r3, r3, #1
 80024f4:	6213      	str	r3, [r2, #32]
 80024f6:	4b64      	ldr	r3, [pc, #400]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024f8:	6a1b      	ldr	r3, [r3, #32]
 80024fa:	4a63      	ldr	r2, [pc, #396]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80024fc:	f023 0304 	bic.w	r3, r3, #4
 8002500:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d015      	beq.n	8002536 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250a:	f7ff fb69 	bl	8001be0 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002510:	e00a      	b.n	8002528 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002512:	f7ff fb65 	bl	8001be0 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002520:	4293      	cmp	r3, r2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e0ab      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002528:	4b57      	ldr	r3, [pc, #348]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0ee      	beq.n	8002512 <HAL_RCC_OscConfig+0x37e>
 8002534:	e014      	b.n	8002560 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002536:	f7ff fb53 	bl	8001be0 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800253c:	e00a      	b.n	8002554 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253e:	f7ff fb4f 	bl	8001be0 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	f241 3288 	movw	r2, #5000	; 0x1388
 800254c:	4293      	cmp	r3, r2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e095      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002554:	4b4c      	ldr	r3, [pc, #304]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 8002556:	6a1b      	ldr	r3, [r3, #32]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1ee      	bne.n	800253e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002560:	7dfb      	ldrb	r3, [r7, #23]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d105      	bne.n	8002572 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002566:	4b48      	ldr	r3, [pc, #288]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	4a47      	ldr	r2, [pc, #284]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800256c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002570:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 8081 	beq.w	800267e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800257c:	4b42      	ldr	r3, [pc, #264]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 030c 	and.w	r3, r3, #12
 8002584:	2b08      	cmp	r3, #8
 8002586:	d061      	beq.n	800264c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	2b02      	cmp	r3, #2
 800258e:	d146      	bne.n	800261e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002590:	4b3f      	ldr	r3, [pc, #252]	; (8002690 <HAL_RCC_OscConfig+0x4fc>)
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002596:	f7ff fb23 	bl	8001be0 <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259e:	f7ff fb1f 	bl	8001be0 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e067      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b0:	4b35      	ldr	r3, [pc, #212]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1f0      	bne.n	800259e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025c4:	d108      	bne.n	80025d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025c6:	4b30      	ldr	r3, [pc, #192]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	492d      	ldr	r1, [pc, #180]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025d8:	4b2b      	ldr	r3, [pc, #172]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a19      	ldr	r1, [r3, #32]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	430b      	orrs	r3, r1
 80025ea:	4927      	ldr	r1, [pc, #156]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025f0:	4b27      	ldr	r3, [pc, #156]	; (8002690 <HAL_RCC_OscConfig+0x4fc>)
 80025f2:	2201      	movs	r2, #1
 80025f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f6:	f7ff faf3 	bl	8001be0 <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fe:	f7ff faef 	bl	8001be0 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e037      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002610:	4b1d      	ldr	r3, [pc, #116]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0f0      	beq.n	80025fe <HAL_RCC_OscConfig+0x46a>
 800261c:	e02f      	b.n	800267e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261e:	4b1c      	ldr	r3, [pc, #112]	; (8002690 <HAL_RCC_OscConfig+0x4fc>)
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002624:	f7ff fadc 	bl	8001be0 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262c:	f7ff fad8 	bl	8001be0 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e020      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800263e:	4b12      	ldr	r3, [pc, #72]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x498>
 800264a:	e018      	b.n	800267e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e013      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <HAL_RCC_OscConfig+0x4f4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	429a      	cmp	r2, r3
 800266a:	d106      	bne.n	800267a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002676:	429a      	cmp	r2, r3
 8002678:	d001      	beq.n	800267e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e000      	b.n	8002680 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40021000 	.word	0x40021000
 800268c:	40007000 	.word	0x40007000
 8002690:	42420060 	.word	0x42420060

08002694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e0d0      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026a8:	4b6a      	ldr	r3, [pc, #424]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d910      	bls.n	80026d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	4b67      	ldr	r3, [pc, #412]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 0207 	bic.w	r2, r3, #7
 80026be:	4965      	ldr	r1, [pc, #404]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c6:	4b63      	ldr	r3, [pc, #396]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d001      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0b8      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d020      	beq.n	8002726 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d005      	beq.n	80026fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026f0:	4b59      	ldr	r3, [pc, #356]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a58      	ldr	r2, [pc, #352]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80026f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0308 	and.w	r3, r3, #8
 8002704:	2b00      	cmp	r3, #0
 8002706:	d005      	beq.n	8002714 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002708:	4b53      	ldr	r3, [pc, #332]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	4a52      	ldr	r2, [pc, #328]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800270e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002712:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002714:	4b50      	ldr	r3, [pc, #320]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	494d      	ldr	r1, [pc, #308]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002722:	4313      	orrs	r3, r2
 8002724:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d040      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d107      	bne.n	800274a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800273a:	4b47      	ldr	r3, [pc, #284]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d115      	bne.n	8002772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e07f      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b02      	cmp	r3, #2
 8002750:	d107      	bne.n	8002762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002752:	4b41      	ldr	r3, [pc, #260]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e073      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002762:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e06b      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002772:	4b39      	ldr	r3, [pc, #228]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f023 0203 	bic.w	r2, r3, #3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4936      	ldr	r1, [pc, #216]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	4313      	orrs	r3, r2
 8002782:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002784:	f7ff fa2c 	bl	8001be0 <HAL_GetTick>
 8002788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800278a:	e00a      	b.n	80027a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278c:	f7ff fa28 	bl	8001be0 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	f241 3288 	movw	r2, #5000	; 0x1388
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e053      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a2:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 020c 	and.w	r2, r3, #12
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d1eb      	bne.n	800278c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027b4:	4b27      	ldr	r3, [pc, #156]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d210      	bcs.n	80027e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027c2:	4b24      	ldr	r3, [pc, #144]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f023 0207 	bic.w	r2, r3, #7
 80027ca:	4922      	ldr	r1, [pc, #136]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027d2:	4b20      	ldr	r3, [pc, #128]	; (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d001      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e032      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d008      	beq.n	8002802 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027f0:	4b19      	ldr	r3, [pc, #100]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	4916      	ldr	r1, [pc, #88]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d009      	beq.n	8002822 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800280e:	4b12      	ldr	r3, [pc, #72]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	490e      	ldr	r1, [pc, #56]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800281e:	4313      	orrs	r3, r2
 8002820:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002822:	f000 f821 	bl	8002868 <HAL_RCC_GetSysClockFreq>
 8002826:	4602      	mov	r2, r0
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	091b      	lsrs	r3, r3, #4
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	490a      	ldr	r1, [pc, #40]	; (800285c <HAL_RCC_ClockConfig+0x1c8>)
 8002834:	5ccb      	ldrb	r3, [r1, r3]
 8002836:	fa22 f303 	lsr.w	r3, r2, r3
 800283a:	4a09      	ldr	r2, [pc, #36]	; (8002860 <HAL_RCC_ClockConfig+0x1cc>)
 800283c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800283e:	4b09      	ldr	r3, [pc, #36]	; (8002864 <HAL_RCC_ClockConfig+0x1d0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff f98a 	bl	8001b5c <HAL_InitTick>

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40022000 	.word	0x40022000
 8002858:	40021000 	.word	0x40021000
 800285c:	080031ac 	.word	0x080031ac
 8002860:	20000028 	.word	0x20000028
 8002864:	2000002c 	.word	0x2000002c

08002868 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002868:	b490      	push	{r4, r7}
 800286a:	b08a      	sub	sp, #40	; 0x28
 800286c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800286e:	4b2a      	ldr	r3, [pc, #168]	; (8002918 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002870:	1d3c      	adds	r4, r7, #4
 8002872:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002874:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002878:	f240 2301 	movw	r3, #513	; 0x201
 800287c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800287e:	2300      	movs	r3, #0
 8002880:	61fb      	str	r3, [r7, #28]
 8002882:	2300      	movs	r3, #0
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	2300      	movs	r3, #0
 8002888:	627b      	str	r3, [r7, #36]	; 0x24
 800288a:	2300      	movs	r3, #0
 800288c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800288e:	2300      	movs	r3, #0
 8002890:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002892:	4b22      	ldr	r3, [pc, #136]	; (800291c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f003 030c 	and.w	r3, r3, #12
 800289e:	2b04      	cmp	r3, #4
 80028a0:	d002      	beq.n	80028a8 <HAL_RCC_GetSysClockFreq+0x40>
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d003      	beq.n	80028ae <HAL_RCC_GetSysClockFreq+0x46>
 80028a6:	e02d      	b.n	8002904 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028a8:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028aa:	623b      	str	r3, [r7, #32]
      break;
 80028ac:	e02d      	b.n	800290a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	0c9b      	lsrs	r3, r3, #18
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028ba:	4413      	add	r3, r2
 80028bc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80028c0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028cc:	4b13      	ldr	r3, [pc, #76]	; (800291c <HAL_RCC_GetSysClockFreq+0xb4>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	0c5b      	lsrs	r3, r3, #17
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028da:	4413      	add	r3, r2
 80028dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028e0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	4a0e      	ldr	r2, [pc, #56]	; (8002920 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028e6:	fb02 f203 	mul.w	r2, r2, r3
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f0:	627b      	str	r3, [r7, #36]	; 0x24
 80028f2:	e004      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	4a0b      	ldr	r2, [pc, #44]	; (8002924 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028f8:	fb02 f303 	mul.w	r3, r2, r3
 80028fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	623b      	str	r3, [r7, #32]
      break;
 8002902:	e002      	b.n	800290a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002904:	4b06      	ldr	r3, [pc, #24]	; (8002920 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002906:	623b      	str	r3, [r7, #32]
      break;
 8002908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800290a:	6a3b      	ldr	r3, [r7, #32]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3728      	adds	r7, #40	; 0x28
 8002910:	46bd      	mov	sp, r7
 8002912:	bc90      	pop	{r4, r7}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	0800319c 	.word	0x0800319c
 800291c:	40021000 	.word	0x40021000
 8002920:	007a1200 	.word	0x007a1200
 8002924:	003d0900 	.word	0x003d0900

08002928 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002930:	4b0a      	ldr	r3, [pc, #40]	; (800295c <RCC_Delay+0x34>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a0a      	ldr	r2, [pc, #40]	; (8002960 <RCC_Delay+0x38>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	0a5b      	lsrs	r3, r3, #9
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	fb02 f303 	mul.w	r3, r2, r3
 8002942:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002944:	bf00      	nop
  }
  while (Delay --);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1e5a      	subs	r2, r3, #1
 800294a:	60fa      	str	r2, [r7, #12]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f9      	bne.n	8002944 <RCC_Delay+0x1c>
}
 8002950:	bf00      	nop
 8002952:	bf00      	nop
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr
 800295c:	20000028 	.word	0x20000028
 8002960:	10624dd3 	.word	0x10624dd3

08002964 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e041      	b.n	80029fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d106      	bne.n	8002990 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fe ff78 	bl	8001880 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2202      	movs	r2, #2
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3304      	adds	r3, #4
 80029a0:	4619      	mov	r1, r3
 80029a2:	4610      	mov	r0, r2
 80029a4:	f000 fa6a 	bl	8002e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
	...

08002a04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d001      	beq.n	8002a1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e035      	b.n	8002a88 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0201 	orr.w	r2, r2, #1
 8002a32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a16      	ldr	r2, [pc, #88]	; (8002a94 <HAL_TIM_Base_Start_IT+0x90>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d009      	beq.n	8002a52 <HAL_TIM_Base_Start_IT+0x4e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a46:	d004      	beq.n	8002a52 <HAL_TIM_Base_Start_IT+0x4e>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a12      	ldr	r2, [pc, #72]	; (8002a98 <HAL_TIM_Base_Start_IT+0x94>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d111      	bne.n	8002a76 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 0307 	and.w	r3, r3, #7
 8002a5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2b06      	cmp	r3, #6
 8002a62:	d010      	beq.n	8002a86 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a74:	e007      	b.n	8002a86 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f042 0201 	orr.w	r2, r2, #1
 8002a84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40012c00 	.word	0x40012c00
 8002a98:	40000400 	.word	0x40000400

08002a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d122      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d11b      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0202 	mvn.w	r2, #2
 8002ac8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f9b1 	bl	8002e46 <HAL_TIM_IC_CaptureCallback>
 8002ae4:	e005      	b.n	8002af2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f9a4 	bl	8002e34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f9b3 	bl	8002e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d122      	bne.n	8002b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d11b      	bne.n	8002b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0204 	mvn.w	r2, #4
 8002b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2202      	movs	r2, #2
 8002b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f987 	bl	8002e46 <HAL_TIM_IC_CaptureCallback>
 8002b38:	e005      	b.n	8002b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f97a 	bl	8002e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f989 	bl	8002e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0208 	mvn.w	r2, #8
 8002b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2204      	movs	r2, #4
 8002b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f95d 	bl	8002e46 <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f950 	bl	8002e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f95f 	bl	8002e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	2b10      	cmp	r3, #16
 8002bac:	d122      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0310 	and.w	r3, r3, #16
 8002bb8:	2b10      	cmp	r3, #16
 8002bba:	d11b      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0210 	mvn.w	r2, #16
 8002bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2208      	movs	r2, #8
 8002bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f933 	bl	8002e46 <HAL_TIM_IC_CaptureCallback>
 8002be0:	e005      	b.n	8002bee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f926 	bl	8002e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f935 	bl	8002e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d10e      	bne.n	8002c20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d107      	bne.n	8002c20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0201 	mvn.w	r2, #1
 8002c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7fe fae4 	bl	80011e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2a:	2b80      	cmp	r3, #128	; 0x80
 8002c2c:	d10e      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c38:	2b80      	cmp	r3, #128	; 0x80
 8002c3a:	d107      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fa67 	bl	800311a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c56:	2b40      	cmp	r3, #64	; 0x40
 8002c58:	d10e      	bne.n	8002c78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c64:	2b40      	cmp	r3, #64	; 0x40
 8002c66:	d107      	bne.n	8002c78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f8f9 	bl	8002e6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b20      	cmp	r3, #32
 8002c84:	d10e      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f003 0320 	and.w	r3, r3, #32
 8002c90:	2b20      	cmp	r3, #32
 8002c92:	d107      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f06f 0220 	mvn.w	r2, #32
 8002c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 fa32 	bl	8003108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ca4:	bf00      	nop
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_TIM_ConfigClockSource+0x18>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e0b3      	b.n	8002e2c <HAL_TIM_ConfigClockSource+0x180>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ce2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cfc:	d03e      	beq.n	8002d7c <HAL_TIM_ConfigClockSource+0xd0>
 8002cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d02:	f200 8087 	bhi.w	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d0a:	f000 8085 	beq.w	8002e18 <HAL_TIM_ConfigClockSource+0x16c>
 8002d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d12:	d87f      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d14:	2b70      	cmp	r3, #112	; 0x70
 8002d16:	d01a      	beq.n	8002d4e <HAL_TIM_ConfigClockSource+0xa2>
 8002d18:	2b70      	cmp	r3, #112	; 0x70
 8002d1a:	d87b      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d1c:	2b60      	cmp	r3, #96	; 0x60
 8002d1e:	d050      	beq.n	8002dc2 <HAL_TIM_ConfigClockSource+0x116>
 8002d20:	2b60      	cmp	r3, #96	; 0x60
 8002d22:	d877      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d24:	2b50      	cmp	r3, #80	; 0x50
 8002d26:	d03c      	beq.n	8002da2 <HAL_TIM_ConfigClockSource+0xf6>
 8002d28:	2b50      	cmp	r3, #80	; 0x50
 8002d2a:	d873      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d2c:	2b40      	cmp	r3, #64	; 0x40
 8002d2e:	d058      	beq.n	8002de2 <HAL_TIM_ConfigClockSource+0x136>
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d86f      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d34:	2b30      	cmp	r3, #48	; 0x30
 8002d36:	d064      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0x156>
 8002d38:	2b30      	cmp	r3, #48	; 0x30
 8002d3a:	d86b      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d060      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0x156>
 8002d40:	2b20      	cmp	r3, #32
 8002d42:	d867      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d05c      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0x156>
 8002d48:	2b10      	cmp	r3, #16
 8002d4a:	d05a      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002d4c:	e062      	b.n	8002e14 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6818      	ldr	r0, [r3, #0]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	6899      	ldr	r1, [r3, #8]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f000 f95c 	bl	800301a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d70:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	609a      	str	r2, [r3, #8]
      break;
 8002d7a:	e04e      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	6899      	ldr	r1, [r3, #8]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	f000 f945 	bl	800301a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d9e:	609a      	str	r2, [r3, #8]
      break;
 8002da0:	e03b      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6818      	ldr	r0, [r3, #0]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	6859      	ldr	r1, [r3, #4]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	461a      	mov	r2, r3
 8002db0:	f000 f8bc 	bl	8002f2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2150      	movs	r1, #80	; 0x50
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 f913 	bl	8002fe6 <TIM_ITRx_SetConfig>
      break;
 8002dc0:	e02b      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6818      	ldr	r0, [r3, #0]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	6859      	ldr	r1, [r3, #4]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	f000 f8da 	bl	8002f88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2160      	movs	r1, #96	; 0x60
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f000 f903 	bl	8002fe6 <TIM_ITRx_SetConfig>
      break;
 8002de0:	e01b      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6818      	ldr	r0, [r3, #0]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	6859      	ldr	r1, [r3, #4]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	461a      	mov	r2, r3
 8002df0:	f000 f89c 	bl	8002f2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2140      	movs	r1, #64	; 0x40
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 f8f3 	bl	8002fe6 <TIM_ITRx_SetConfig>
      break;
 8002e00:	e00b      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4610      	mov	r0, r2
 8002e0e:	f000 f8ea 	bl	8002fe6 <TIM_ITRx_SetConfig>
        break;
 8002e12:	e002      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e14:	bf00      	nop
 8002e16:	e000      	b.n	8002e1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr

08002e46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr

08002e6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a25      	ldr	r2, [pc, #148]	; (8002f24 <TIM_Base_SetConfig+0xa8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d007      	beq.n	8002ea4 <TIM_Base_SetConfig+0x28>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e9a:	d003      	beq.n	8002ea4 <TIM_Base_SetConfig+0x28>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a22      	ldr	r2, [pc, #136]	; (8002f28 <TIM_Base_SetConfig+0xac>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d108      	bne.n	8002eb6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a1a      	ldr	r2, [pc, #104]	; (8002f24 <TIM_Base_SetConfig+0xa8>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d007      	beq.n	8002ece <TIM_Base_SetConfig+0x52>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ec4:	d003      	beq.n	8002ece <TIM_Base_SetConfig+0x52>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a17      	ldr	r2, [pc, #92]	; (8002f28 <TIM_Base_SetConfig+0xac>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d108      	bne.n	8002ee0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <TIM_Base_SetConfig+0xa8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d103      	bne.n	8002f14 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	615a      	str	r2, [r3, #20]
}
 8002f1a:	bf00      	nop
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr
 8002f24:	40012c00 	.word	0x40012c00
 8002f28:	40000400 	.word	0x40000400

08002f2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	f023 0201 	bic.w	r2, r3, #1
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	011b      	lsls	r3, r3, #4
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f023 030a 	bic.w	r3, r3, #10
 8002f68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	621a      	str	r2, [r3, #32]
}
 8002f7e:	bf00      	nop
 8002f80:	371c      	adds	r7, #28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr

08002f88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b087      	sub	sp, #28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f023 0210 	bic.w	r2, r3, #16
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	031b      	lsls	r3, r3, #12
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002fc4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	621a      	str	r2, [r3, #32]
}
 8002fdc:	bf00      	nop
 8002fde:	371c      	adds	r7, #28
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bc80      	pop	{r7}
 8002fe4:	4770      	bx	lr

08002fe6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b085      	sub	sp, #20
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
 8002fee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ffc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4313      	orrs	r3, r2
 8003004:	f043 0307 	orr.w	r3, r3, #7
 8003008:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	609a      	str	r2, [r3, #8]
}
 8003010:	bf00      	nop
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800301a:	b480      	push	{r7}
 800301c:	b087      	sub	sp, #28
 800301e:	af00      	add	r7, sp, #0
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003034:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	021a      	lsls	r2, r3, #8
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	431a      	orrs	r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	4313      	orrs	r3, r2
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	4313      	orrs	r3, r2
 8003046:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	609a      	str	r2, [r3, #8]
}
 800304e:	bf00      	nop
 8003050:	371c      	adds	r7, #28
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr

08003058 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800306c:	2302      	movs	r3, #2
 800306e:	e041      	b.n	80030f4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2202      	movs	r2, #2
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003096:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68fa      	ldr	r2, [r7, #12]
 800309e:	4313      	orrs	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a14      	ldr	r2, [pc, #80]	; (8003100 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d009      	beq.n	80030c8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030bc:	d004      	beq.n	80030c8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a10      	ldr	r2, [pc, #64]	; (8003104 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d10c      	bne.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	68ba      	ldr	r2, [r7, #8]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40012c00 	.word	0x40012c00
 8003104:	40000400 	.word	0x40000400

08003108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <__libc_init_array>:
 800312c:	b570      	push	{r4, r5, r6, lr}
 800312e:	2600      	movs	r6, #0
 8003130:	4d0c      	ldr	r5, [pc, #48]	; (8003164 <__libc_init_array+0x38>)
 8003132:	4c0d      	ldr	r4, [pc, #52]	; (8003168 <__libc_init_array+0x3c>)
 8003134:	1b64      	subs	r4, r4, r5
 8003136:	10a4      	asrs	r4, r4, #2
 8003138:	42a6      	cmp	r6, r4
 800313a:	d109      	bne.n	8003150 <__libc_init_array+0x24>
 800313c:	f000 f822 	bl	8003184 <_init>
 8003140:	2600      	movs	r6, #0
 8003142:	4d0a      	ldr	r5, [pc, #40]	; (800316c <__libc_init_array+0x40>)
 8003144:	4c0a      	ldr	r4, [pc, #40]	; (8003170 <__libc_init_array+0x44>)
 8003146:	1b64      	subs	r4, r4, r5
 8003148:	10a4      	asrs	r4, r4, #2
 800314a:	42a6      	cmp	r6, r4
 800314c:	d105      	bne.n	800315a <__libc_init_array+0x2e>
 800314e:	bd70      	pop	{r4, r5, r6, pc}
 8003150:	f855 3b04 	ldr.w	r3, [r5], #4
 8003154:	4798      	blx	r3
 8003156:	3601      	adds	r6, #1
 8003158:	e7ee      	b.n	8003138 <__libc_init_array+0xc>
 800315a:	f855 3b04 	ldr.w	r3, [r5], #4
 800315e:	4798      	blx	r3
 8003160:	3601      	adds	r6, #1
 8003162:	e7f2      	b.n	800314a <__libc_init_array+0x1e>
 8003164:	080031bc 	.word	0x080031bc
 8003168:	080031bc 	.word	0x080031bc
 800316c:	080031bc 	.word	0x080031bc
 8003170:	080031c0 	.word	0x080031c0

08003174 <memset>:
 8003174:	4603      	mov	r3, r0
 8003176:	4402      	add	r2, r0
 8003178:	4293      	cmp	r3, r2
 800317a:	d100      	bne.n	800317e <memset+0xa>
 800317c:	4770      	bx	lr
 800317e:	f803 1b01 	strb.w	r1, [r3], #1
 8003182:	e7f9      	b.n	8003178 <memset+0x4>

08003184 <_init>:
 8003184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003186:	bf00      	nop
 8003188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800318a:	bc08      	pop	{r3}
 800318c:	469e      	mov	lr, r3
 800318e:	4770      	bx	lr

08003190 <_fini>:
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	bf00      	nop
 8003194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003196:	bc08      	pop	{r3}
 8003198:	469e      	mov	lr, r3
 800319a:	4770      	bx	lr
