\hypertarget{group___t_i_m___output___compare___preload___state}{}\section{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}
\label{group___t_i_m___output___compare___preload___state}\index{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
Collaboration diagram for T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___t_i_m___output___compare___preload___state}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___t_i_m___output___compare___preload___state_gad647db2e7a89bd6db3c787680afccf8f}\label{group___t_i_m___output___compare___preload___state_gad647db2e7a89bd6db3c787680afccf8f}} 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable}~((uint16\+\_\+t)0x0008)
\item 
\mbox{\Hypertarget{group___t_i_m___output___compare___preload___state_ga0cbcc3c4d90d61d85550db2173737ed6}\label{group___t_i_m___output___compare___preload___state_ga0cbcc3c4d90d61d85550db2173737ed6}} 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare___preload___state_ga48cc07c5e87b5fd7549b7668f1598ab5}\label{group___t_i_m___output___compare___preload___state_ga48cc07c5e87b5fd7549b7668f1598ab5}} 
\index{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}!I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}!T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
\subsubsection{\texorpdfstring{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}{IS\_TIM\_OCPRELOAD\_STATE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{S\+T\+A\+TE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == TIM\_OCPreload\_Enable) || \(\backslash\)
                                       ((STATE) == TIM\_OCPreload\_Disable))
\end{DoxyCode}


Definition at line 826 of file stm32f4xx\+\_\+tim.\+h.

