Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Oct 27 01:02:45 2017
| Host         : Tenke-Torgeir running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file RSACore_timing_summary_routed.rpt -warn_on_violation -rpx RSACore_timing_summary_routed.rpx
| Design       : RSACore
| Device       : 7z030-fbv484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_n_reg[9]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.140        0.000                      0                 3285        0.117        0.000                      0                 3285        9.600        0.000                       0                  1735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 9.140        0.000                      0                 2884        0.117        0.000                      0                 2884        9.600        0.000                       0                  1735  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk                Clk                     13.494        0.000                      0                  401        0.381        0.000                      0                  401  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        9.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.140ns  (required time - arrival time)
  Source:                 ModExp/MonPro_2/a_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ModExp/u_reg_2_reg[35]_P/CE
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        10.620ns  (logic 1.189ns (11.196%)  route 9.431ns (88.804%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 24.389 - 20.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W11                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.206     3.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.164 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.455     4.619    ModExp/MonPro_2/Clk_IBUF_BUFG
    SLICE_X19Y86         FDRE                                         r  ModExp/MonPro_2/a_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDRE (Prop_fdre_C_Q)         0.269     4.888 f  ModExp/MonPro_2/a_bit_reg[2]/Q
                         net (fo=151, routed)         2.609     7.496    ModExp/MonPro_2/a_bit_reg__0__0[2]
    SLICE_X9Y65          LUT6 (Prop_lut6_I1_O)        0.053     7.549 r  ModExp/MonPro_2/ME_done_int[1]_i_273/O
                         net (fo=4, routed)           0.870     8.420    ModExp/MonPro_2/ME_done_int[1]_i_273_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.053     8.473 r  ModExp/MonPro_2/ME_done_int[1]_i_229/O
                         net (fo=1, routed)           0.489     8.962    ModExp/MonPro_2/ME_done_int[1]_i_229_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     9.264 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_192/CO[3]
                         net (fo=1, routed)           0.008     9.272    ModExp/MonPro_2/ME_done_int_reg[1]_i_192_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.330 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.330    ModExp/MonPro_2/ME_done_int_reg[1]_i_157_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.388 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_123/CO[3]
                         net (fo=1, routed)           0.000     9.388    ModExp/MonPro_2/ME_done_int_reg[1]_i_123_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.446 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.446    ModExp/MonPro_2/ME_done_int_reg[1]_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.504 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.504    ModExp/MonPro_2/ME_done_int_reg[1]_i_55_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.562 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.562    ModExp/MonPro_2/ME_done_int_reg[1]_i_22_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.620 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.620    ModExp/MonPro_2/ME_done_int_reg[1]_i_4_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.678 r  ModExp/MonPro_2/ME_done_int_reg[1]_i_2/CO[3]
                         net (fo=6, routed)           1.053    10.730    ModExp/MonPro_2/ME_done_int_reg[1]_i_2_n_0
    SLICE_X19Y85         LUT4 (Prop_lut4_I2_O)        0.053    10.783 r  ModExp/MonPro_2/loop_test[127]_i_4/O
                         net (fo=129, routed)         0.828    11.612    ModExp/MonPro_2/loop_test2
    SLICE_X20Y80         LUT4 (Prop_lut4_I0_O)        0.053    11.665 r  ModExp/MonPro_2/u_reg_2[127]_P_i_1/O
                         net (fo=256, routed)         3.574    15.238    ModExp/u_reg_20
    SLICE_X1Y50          FDPE                                         r  ModExp/u_reg_2_reg[35]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    W11                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.102    22.864    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.977 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.412    24.389    ModExp/Clk_IBUF_BUFG
    SLICE_X1Y50          FDPE                                         r  ModExp/u_reg_2_reg[35]_P/C
                         clock pessimism              0.269    24.658    
                         clock uncertainty           -0.035    24.622    
    SLICE_X1Y50          FDPE (Setup_fdpe_C_CE)      -0.244    24.378    ModExp/u_reg_2_reg[35]_P
  -------------------------------------------------------------------
                         required time                         24.378    
                         arrival time                         -15.238    
  -------------------------------------------------------------------
                         slack                                  9.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Data_in_reg_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_in_reg_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.167%)  route 0.066ns (39.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W11                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.102     0.102 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.896     0.998    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.611     1.635    Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Data_in_reg_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.100     1.735 r  Data_in_reg_reg[122]/Q
                         net (fo=6, routed)           0.066     1.801    Data_in_reg[122]
    SLICE_X1Y83          FDRE                                         r  Data_in_reg_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W11                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.317    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.347 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.811     2.158    Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  Data_in_reg_reg[90]/C
                         clock pessimism             -0.523     1.635    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.049     1.684    Data_in_reg_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X1Y78    Data_in_reg_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X17Y70   M_in_reg[36]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack       13.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.494ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ModExp/loop_test_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.322ns (5.253%)  route 5.807ns (94.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 24.315 - 20.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W11                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.206     3.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.164 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.506     4.670    Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.269     4.939 r  state_reg[1]/Q
                         net (fo=265, routed)         2.994     7.932    ModExp/state[1]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.053     7.985 f  ModExp/loop_test[127]_i_2/O
                         net (fo=140, routed)         2.814    10.799    ModExp/reset_ME2_out
    SLICE_X21Y70         FDCE                                         f  ModExp/loop_test_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    W11                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.102    22.864    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.977 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        1.338    24.315    ModExp/Clk_IBUF_BUFG
    SLICE_X21Y70         FDCE                                         r  ModExp/loop_test_reg[1]/C
                         clock pessimism              0.269    24.584    
                         clock uncertainty           -0.035    24.548    
    SLICE_X21Y70         FDCE (Recov_fdce_C_CLR)     -0.255    24.293    ModExp/loop_test_reg[1]
  -------------------------------------------------------------------
                         required time                         24.293    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 13.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 r_n_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ModExp/u_reg_2_reg[37]_C/CLR
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.488%)  route 0.196ns (60.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W11                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.102     0.102 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.896     0.998    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.607     1.631    Clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  r_n_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     1.731 r  r_n_reg[37]/Q
                         net (fo=2, routed)           0.094     1.824    ModExp/r_n_reg[127][37]
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.028     1.852 f  ModExp/u_reg_2_reg[37]_LDC_i_2/O
                         net (fo=2, routed)           0.103     1.955    ModExp/u_reg_2_reg[37]_LDC_i_2_n_0
    SLICE_X3Y70          FDCE                                         f  ModExp/u_reg_2_reg[37]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W11                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W11                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.317    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.347 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1734, routed)        0.807     2.154    ModExp/Clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  ModExp/u_reg_2_reg[37]_C/C
                         clock pessimism             -0.511     1.643    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.069     1.574    ModExp/u_reg_2_reg[37]_C
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.381    





