
==========================================================================
03_cve2_register_file_ff.dpl check_setup
--------------------------------------------------------------------------
1

==========================================================================
03_cve2_register_file_ff.dpl report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
03_cve2_register_file_ff.dpl report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
03_cve2_register_file_ff.dpl report_worst_slack
--------------------------------------------------------------------------
worst slack 4.17

==========================================================================
03_cve2_register_file_ff.dpl report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_reg[475]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: rf_reg[475]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ rf_reg[475]_reg/CLK (sg13g2_dfrbp_1)
     3    0.00    0.01    0.18    0.18 v rf_reg[475]_reg/Q (sg13g2_dfrbp_1)
                                         rf_reg[475] (net)
                  0.01    0.00    0.18 v _7449_/A0 (sg13g2_mux2_1)
     1    0.00    0.02    0.06    0.25 v _7449_/X (sg13g2_mux2_1)
                                         _0414_ (net)
                  0.02    0.00    0.25 v rf_reg[475]_reg/D (sg13g2_dfrbp_1)
                                  0.25   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ rf_reg[475]_reg/CLK (sg13g2_dfrbp_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
03_cve2_register_file_ff.dpl report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk_sys)
Endpoint: rdata_a_o[9] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
   132    0.79    0.00    0.00    2.00 v raddr_a_i[1] (in)
                                         raddr_a_i[1] (net)
                  0.18    0.09    2.09 v _4877_/A (sg13g2_and2_1)
     1    0.00    0.03    0.12    2.21 v _4877_/X (sg13g2_and2_1)
                                         _0993_ (net)
                  0.03    0.00    2.21 v fanout290/A (sg13g2_buf_4)
     4    0.03    0.04    0.09    2.30 v fanout290/X (sg13g2_buf_4)
                                         net290 (net)
                  0.04    0.00    2.30 v fanout282/A (sg13g2_buf_2)
     4    0.04    0.08    0.12    2.42 v fanout282/X (sg13g2_buf_2)
                                         net282 (net)
                  0.08    0.00    2.43 v fanout279/A (sg13g2_buf_2)
     4    0.03    0.05    0.12    2.55 v fanout279/X (sg13g2_buf_2)
                                         net279 (net)
                  0.05    0.00    2.55 v fanout275/A (sg13g2_buf_4)
     8    0.04    0.04    0.11    2.66 v fanout275/X (sg13g2_buf_4)
                                         net275 (net)
                  0.04    0.00    2.66 v _5399_/A1 (sg13g2_a22oi_1)
     1    0.01    0.07    0.09    2.74 ^ _5399_/Y (sg13g2_a22oi_1)
                                         _1500_ (net)
                  0.07    0.00    2.74 ^ _5404_/A1 (sg13g2_a21oi_2)
     1    0.01    0.06    0.08    2.83 v _5404_/Y (sg13g2_a21oi_2)
                                         _1505_ (net)
                  0.06    0.00    2.83 v _5405_/C1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.11    2.94 ^ _5405_/Y (sg13g2_a221oi_1)
                                         _1506_ (net)
                  0.12    0.00    2.94 ^ _5406_/C (sg13g2_nand3_1)
     1    0.53    4.33    3.20    6.13 v _5406_/Y (sg13g2_nand3_1)
                                         rdata_a_o[9] (net)
                  4.33    0.09    6.23 v rdata_a_o[9] (out)
                                  6.23   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.23   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)



==========================================================================
03_cve2_register_file_ff.dpl report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk_sys)
Endpoint: rdata_a_o[9] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
   132    0.79    0.00    0.00    2.00 v raddr_a_i[1] (in)
                                         raddr_a_i[1] (net)
                  0.18    0.09    2.09 v _4877_/A (sg13g2_and2_1)
     1    0.00    0.03    0.12    2.21 v _4877_/X (sg13g2_and2_1)
                                         _0993_ (net)
                  0.03    0.00    2.21 v fanout290/A (sg13g2_buf_4)
     4    0.03    0.04    0.09    2.30 v fanout290/X (sg13g2_buf_4)
                                         net290 (net)
                  0.04    0.00    2.30 v fanout282/A (sg13g2_buf_2)
     4    0.04    0.08    0.12    2.42 v fanout282/X (sg13g2_buf_2)
                                         net282 (net)
                  0.08    0.00    2.43 v fanout279/A (sg13g2_buf_2)
     4    0.03    0.05    0.12    2.55 v fanout279/X (sg13g2_buf_2)
                                         net279 (net)
                  0.05    0.00    2.55 v fanout275/A (sg13g2_buf_4)
     8    0.04    0.04    0.11    2.66 v fanout275/X (sg13g2_buf_4)
                                         net275 (net)
                  0.04    0.00    2.66 v _5399_/A1 (sg13g2_a22oi_1)
     1    0.01    0.07    0.09    2.74 ^ _5399_/Y (sg13g2_a22oi_1)
                                         _1500_ (net)
                  0.07    0.00    2.74 ^ _5404_/A1 (sg13g2_a21oi_2)
     1    0.01    0.06    0.08    2.83 v _5404_/Y (sg13g2_a21oi_2)
                                         _1505_ (net)
                  0.06    0.00    2.83 v _5405_/C1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.11    2.94 ^ _5405_/Y (sg13g2_a221oi_1)
                                         _1506_ (net)
                  0.12    0.00    2.94 ^ _5406_/C (sg13g2_nand3_1)
     1    0.53    4.33    3.20    6.13 v _5406_/Y (sg13g2_nand3_1)
                                         rdata_a_o[9] (net)
                  4.33    0.09    6.23 v rdata_a_o[9] (out)
                                  6.23   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.23   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)



==========================================================================
03_cve2_register_file_ff.dpl report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
03_cve2_register_file_ff.dpl max_slew_check_slack
--------------------------------------------------------------------------
-1.8385565280914307

==========================================================================
03_cve2_register_file_ff.dpl max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
03_cve2_register_file_ff.dpl max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.7333

==========================================================================
03_cve2_register_file_ff.dpl max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
03_cve2_register_file_ff.dpl max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
03_cve2_register_file_ff.dpl max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
03_cve2_register_file_ff.dpl max_capacitance_check_slack
--------------------------------------------------------------------------
-0.23714524507522583

==========================================================================
03_cve2_register_file_ff.dpl max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
03_cve2_register_file_ff.dpl max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7905

==========================================================================
03_cve2_register_file_ff.dpl max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 64

==========================================================================
03_cve2_register_file_ff.dpl max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
03_cve2_register_file_ff.dpl max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
03_cve2_register_file_ff.dpl setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
03_cve2_register_file_ff.dpl hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
03_cve2_register_file_ff.dpl critical path delay
--------------------------------------------------------------------------
6.2255

==========================================================================
03_cve2_register_file_ff.dpl critical path slack
--------------------------------------------------------------------------
4.1745

==========================================================================
03_cve2_register_file_ff.dpl slack div critical path delay
--------------------------------------------------------------------------
67.054855

==========================================================================
03_cve2_register_file_ff.dpl report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.38e-03   3.51e-04   5.25e-07   6.73e-03  72.3%
Combinational          1.20e-03   1.37e-03   7.03e-07   2.57e-03  27.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.58e-03   1.72e-03   1.23e-06   9.30e-03 100.0%
                          81.5%      18.5%       0.0%

==========================================================================
03_cve2_register_file_ff.dpl report_design_area
--------------------------------------------------------------------------

==========================================================================
03_cve2_register_file_ff.dpl area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              168100.0 um2
Core Area:             158505.984 um2
Total Area:            96620.4288 um2
Total Active Area:     96620.4288 um2

Core Utilization:      0.609569597069597
Std Cell Utilization:  0.609569597069597

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           96620.429       96620.429       0.000           0.000           0.000           4130            4130            0               0               0               96620.429       96620.429       0.000           0.000           0.000           4130            4130            0               0               0               
