# 5-bit-Multiplier
Designed and simulated a 5-bit binary multiplier in Verilog using EDA Playground for functional verification.
