SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a200t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fbg676
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
SET_PREFERENCE subworkingdirectory f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_axi_32
SET_PARAMETER xml_input_file F:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
SET_PARAMETER data_dir_path d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
