{"Source Block": ["oh/elink/hdl/etx_arbiter.v@83:96@HdlStmAssign", "\t\t\t\t                   txrd_packet[6:3];\n     \n   assign txwr_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txwr_packet[6:3];\n\n   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxrd_ctrlmode[3:0], \n\t\t\t\t\ttxrd_packet[2:0]};\n\n   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxwr_ctrlmode[3:0], \n\t\t\t\t\ttxwr_packet[2:0]};\n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@80:91", "   //# Insert special control mode in packet (UGLY)\n   //#########################################################################\n   assign txrd_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txrd_packet[6:3];\n     \n   assign txwr_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txwr_packet[6:3];\n\n   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxrd_ctrlmode[3:0], \n\t\t\t\t\ttxrd_packet[2:0]};\n"], ["oh/elink/hdl/etx_arbiter.v@88:101", "   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxrd_ctrlmode[3:0], \n\t\t\t\t\ttxrd_packet[2:0]};\n\n   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxwr_ctrlmode[3:0], \n\t\t\t\t\ttxwr_packet[2:0]};\n \n   //########################################################################\n   //# Arbiter\n   //########################################################################\n   \n"]], "Diff Content": {"Delete": [[88, "   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n"], [89, "\t\t\t\t\t1'b0,\n"], [90, "\t\t\t\t\ttxrd_ctrlmode[3:0], \n"], [91, "\t\t\t\t\ttxrd_packet[2:0]};\n"]], "Add": []}}