// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_store_output_tile_to_DRAM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RFIFONUM,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        out_fm,
        out_fm_buf_0_address0,
        out_fm_buf_0_ce0,
        out_fm_buf_0_q0,
        out_fm_buf_1_address0,
        out_fm_buf_1_ce0,
        out_fm_buf_1_q0,
        out_fm_buf_2_address0,
        out_fm_buf_2_ce0,
        out_fm_buf_2_q0,
        out_fm_buf_3_address0,
        out_fm_buf_3_ce0,
        out_fm_buf_3_q0,
        ti,
        tj,
        kernel_group
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [63:0] m_axi_fm_AWADDR;
output  [0:0] m_axi_fm_AWID;
output  [31:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [0:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [15:0] m_axi_fm_WDATA;
output  [1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [0:0] m_axi_fm_WID;
output  [0:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [63:0] m_axi_fm_ARADDR;
output  [0:0] m_axi_fm_ARID;
output  [31:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [0:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [15:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [0:0] m_axi_fm_RID;
input  [9:0] m_axi_fm_RFIFONUM;
input  [0:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [0:0] m_axi_fm_BID;
input  [0:0] m_axi_fm_BUSER;
input  [63:0] out_fm;
output  [8:0] out_fm_buf_0_address0;
output   out_fm_buf_0_ce0;
input  [15:0] out_fm_buf_0_q0;
output  [8:0] out_fm_buf_1_address0;
output   out_fm_buf_1_ce0;
input  [15:0] out_fm_buf_1_q0;
output  [8:0] out_fm_buf_2_address0;
output   out_fm_buf_2_ce0;
input  [15:0] out_fm_buf_2_q0;
output  [8:0] out_fm_buf_3_address0;
output   out_fm_buf_3_ce0;
input  [15:0] out_fm_buf_3_q0;
input  [4:0] ti;
input  [4:0] tj;
input  [3:0] kernel_group;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_fm_AWVALID;
reg m_axi_fm_WVALID;
reg m_axi_fm_BREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] height_offset_reg_241;
wire    ap_CS_fsm_state2;
wire   [5:0] depth_offset_fu_145_p3;
reg   [5:0] depth_offset_reg_253;
wire   [9:0] width_offset_fu_184_p4;
reg   [9:0] width_offset_reg_258;
wire   [10:0] shl_ln138_3_fu_195_p3;
reg   [10:0] shl_ln138_3_reg_263;
wire   [18:0] shl_ln138_mid_fu_208_p3;
reg   [18:0] shl_ln138_mid_reg_268;
wire   [16:0] shl_ln138_1_mid_fu_216_p3;
reg   [16:0] shl_ln138_1_mid_reg_273;
wire   [18:0] add_ln138_7_fu_234_p2;
reg   [18:0] add_ln138_7_reg_278;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_done;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_idle;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_ready;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWVALID;
wire   [63:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWADDR;
wire   [0:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWID;
wire   [31:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWLEN;
wire   [2:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWSIZE;
wire   [1:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWBURST;
wire   [1:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWLOCK;
wire   [3:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWCACHE;
wire   [2:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWPROT;
wire   [3:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWQOS;
wire   [3:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWREGION;
wire   [0:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWUSER;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WVALID;
wire   [15:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WDATA;
wire   [1:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WSTRB;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WLAST;
wire   [0:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WID;
wire   [0:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WUSER;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARVALID;
wire   [63:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARADDR;
wire   [0:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARID;
wire   [31:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARLEN;
wire   [2:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARSIZE;
wire   [1:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARBURST;
wire   [1:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARLOCK;
wire   [3:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARCACHE;
wire   [2:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARPROT;
wire   [3:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARQOS;
wire   [3:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARREGION;
wire   [0:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARUSER;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_RREADY;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_BREADY;
wire   [8:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_0_address0;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_0_ce0;
wire   [8:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_1_address0;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_1_ce0;
wire   [8:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_2_address0;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_2_ce0;
wire   [8:0] grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_3_address0;
wire    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_3_ce0;
reg    grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [4:0] mul_ln119_fu_129_p0;
wire   [6:0] mul_ln119_fu_129_p1;
wire   [9:0] mul_ln119_fu_129_p2;
wire   [9:0] shl_ln_fu_154_p3;
wire   [7:0] shl_ln120_1_fu_166_p3;
wire   [10:0] zext_ln120_fu_162_p1;
wire   [10:0] zext_ln120_1_fu_174_p1;
wire   [10:0] add_ln120_fu_178_p2;
wire   [18:0] zext_ln138_1_fu_204_p1;
wire   [18:0] add_ln138_fu_228_p2;
wire   [18:0] zext_ln129_1_fu_224_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [9:0] mul_ln119_fu_129_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg = 1'b0;
end

tiled_conv_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start),
    .ap_done(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_done),
    .ap_idle(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_idle),
    .ap_ready(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_ready),
    .m_axi_fm_AWVALID(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(m_axi_fm_AWREADY),
    .m_axi_fm_AWADDR(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(m_axi_fm_WREADY),
    .m_axi_fm_WDATA(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(m_axi_fm_BVALID),
    .m_axi_fm_BREADY(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(m_axi_fm_BRESP),
    .m_axi_fm_BID(m_axi_fm_BID),
    .m_axi_fm_BUSER(m_axi_fm_BUSER),
    .depth_offset(depth_offset_reg_253),
    .out_fm(out_fm),
    .height_offset(height_offset_reg_241),
    .zext_ln138_1(shl_ln138_3_reg_263),
    .shl_ln138_mid(shl_ln138_mid_reg_268),
    .zext_ln129_1(shl_ln138_1_mid_reg_273),
    .zext_ln138_2(add_ln138_7_reg_278),
    .out_fm_buf_0_address0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_0_address0),
    .out_fm_buf_0_ce0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_0_ce0),
    .out_fm_buf_0_q0(out_fm_buf_0_q0),
    .out_fm_buf_1_address0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_1_address0),
    .out_fm_buf_1_ce0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_1_ce0),
    .out_fm_buf_1_q0(out_fm_buf_1_q0),
    .out_fm_buf_2_address0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_2_address0),
    .out_fm_buf_2_ce0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_2_ce0),
    .out_fm_buf_2_q0(out_fm_buf_2_q0),
    .out_fm_buf_3_address0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_3_address0),
    .out_fm_buf_3_ce0(grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_3_ce0),
    .out_fm_buf_3_q0(out_fm_buf_3_q0),
    .width_offset(width_offset_reg_258)
);

tiled_conv_mul_5ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_5ns_7ns_10_1_1_U296(
    .din0(mul_ln119_fu_129_p0),
    .din1(mul_ln119_fu_129_p1),
    .dout(mul_ln119_fu_129_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_ready == 1'b1)) begin
            grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln138_7_reg_278[18 : 3] <= add_ln138_7_fu_234_p2[18 : 3];
        depth_offset_reg_253[5 : 2] <= depth_offset_fu_145_p3[5 : 2];
        shl_ln138_1_mid_reg_273[16 : 8] <= shl_ln138_1_mid_fu_216_p3[16 : 8];
        shl_ln138_3_reg_263[10 : 3] <= shl_ln138_3_fu_195_p3[10 : 3];
        shl_ln138_mid_reg_268[18 : 10] <= shl_ln138_mid_fu_208_p3[18 : 10];
        width_offset_reg_258 <= {{add_ln120_fu_178_p2[10:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        height_offset_reg_241 <= {{mul_ln119_fu_129_p2[9:1]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_done == 1'b1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_fm_AWVALID = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWVALID;
    end else begin
        m_axi_fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_fm_BREADY = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_BREADY;
    end else begin
        m_axi_fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_fm_WVALID = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WVALID;
    end else begin
        m_axi_fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln120_fu_178_p2 = (zext_ln120_fu_162_p1 + zext_ln120_1_fu_174_p1);

assign add_ln138_7_fu_234_p2 = (add_ln138_fu_228_p2 + zext_ln129_1_fu_224_p1);

assign add_ln138_fu_228_p2 = (shl_ln138_mid_fu_208_p3 + zext_ln138_1_fu_204_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign depth_offset_fu_145_p3 = {{kernel_group}, {2'd0}};

assign grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_ap_start_reg;

assign m_axi_fm_ARADDR = 64'd0;

assign m_axi_fm_ARBURST = 2'd0;

assign m_axi_fm_ARCACHE = 4'd0;

assign m_axi_fm_ARID = 1'd0;

assign m_axi_fm_ARLEN = 32'd0;

assign m_axi_fm_ARLOCK = 2'd0;

assign m_axi_fm_ARPROT = 3'd0;

assign m_axi_fm_ARQOS = 4'd0;

assign m_axi_fm_ARREGION = 4'd0;

assign m_axi_fm_ARSIZE = 3'd0;

assign m_axi_fm_ARUSER = 1'd0;

assign m_axi_fm_ARVALID = 1'b0;

assign m_axi_fm_AWADDR = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWADDR;

assign m_axi_fm_AWBURST = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWBURST;

assign m_axi_fm_AWCACHE = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWCACHE;

assign m_axi_fm_AWID = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWID;

assign m_axi_fm_AWLEN = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWLEN;

assign m_axi_fm_AWLOCK = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWLOCK;

assign m_axi_fm_AWPROT = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWPROT;

assign m_axi_fm_AWQOS = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWQOS;

assign m_axi_fm_AWREGION = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWREGION;

assign m_axi_fm_AWSIZE = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWSIZE;

assign m_axi_fm_AWUSER = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_AWUSER;

assign m_axi_fm_RREADY = 1'b0;

assign m_axi_fm_WDATA = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WDATA;

assign m_axi_fm_WID = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WID;

assign m_axi_fm_WLAST = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WLAST;

assign m_axi_fm_WSTRB = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WSTRB;

assign m_axi_fm_WUSER = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_m_axi_fm_WUSER;

assign mul_ln119_fu_129_p0 = mul_ln119_fu_129_p00;

assign mul_ln119_fu_129_p00 = ti;

assign mul_ln119_fu_129_p1 = 10'd46;

assign out_fm_buf_0_address0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_0_address0;

assign out_fm_buf_0_ce0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_0_ce0;

assign out_fm_buf_1_address0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_1_address0;

assign out_fm_buf_1_ce0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_1_ce0;

assign out_fm_buf_2_address0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_2_address0;

assign out_fm_buf_2_ce0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_2_ce0;

assign out_fm_buf_3_address0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_3_address0;

assign out_fm_buf_3_ce0 = grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102_out_fm_buf_3_ce0;

assign shl_ln120_1_fu_166_p3 = {{tj}, {3'd0}};

assign shl_ln138_1_mid_fu_216_p3 = {{height_offset_reg_241}, {8'd0}};

assign shl_ln138_3_fu_195_p3 = {{width_offset_fu_184_p4}, {1'd0}};

assign shl_ln138_mid_fu_208_p3 = {{height_offset_reg_241}, {10'd0}};

assign shl_ln_fu_154_p3 = {{tj}, {5'd0}};

assign width_offset_fu_184_p4 = {{add_ln120_fu_178_p2[10:1]}};

assign zext_ln120_1_fu_174_p1 = shl_ln120_1_fu_166_p3;

assign zext_ln120_fu_162_p1 = shl_ln_fu_154_p3;

assign zext_ln129_1_fu_224_p1 = shl_ln138_1_mid_fu_216_p3;

assign zext_ln138_1_fu_204_p1 = shl_ln138_3_fu_195_p3;

always @ (posedge ap_clk) begin
    depth_offset_reg_253[1:0] <= 2'b00;
    shl_ln138_3_reg_263[2:0] <= 3'b000;
    shl_ln138_mid_reg_268[9:0] <= 10'b0000000000;
    shl_ln138_1_mid_reg_273[7:0] <= 8'b00000000;
    add_ln138_7_reg_278[2:0] <= 3'b000;
end

endmodule //tiled_conv_store_output_tile_to_DRAM
