/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_afec_0.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 3/8/11 5:41p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Mar  8 15:00:43 2011
 *                 MD5 Checksum         68d5047ca356bd3c027b61b17a21a5d8
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/4528/rdb/a0/bchp_afec_0.h $
 * 
 * Hydra_Software_Devel/3   3/8/11 5:41p ronchan
 * HW4528-2: sync up with local RDB
 *
 ***************************************************************************/

#ifndef BCHP_AFEC_0_H__
#define BCHP_AFEC_0_H__

/***************************************************************************
 *AFEC_0 - AFEC Register Set 0
 ***************************************************************************/
#define BCHP_AFEC_0_RST                          0x000b4000 /* AFEC core reset register */
#define BCHP_AFEC_0_CNTR_CTRL                    0x000b4004 /* AFEC counter-control register */
#define BCHP_AFEC_0_TEST_CONFIG                  0x000b4008 /* AFEC Test Configuration Register */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE         0x000b4104 /* ACM Controller MODCOD MAX_ITER_OVERIDE selection register */
#define BCHP_AFEC_0_ACM_MODCOD_1                 0x000b4030 /* ACM Controller MODCOD Configuration Register 1 */
#define BCHP_AFEC_0_ACM_MODCOD_2                 0x000b4034 /* ACM Controller MODCOD Configuration Register 2 */
#define BCHP_AFEC_0_ACM_MODCOD_3                 0x000b4038 /* ACM Controller MODCOD Configuration Register 3 */
#define BCHP_AFEC_0_ACM_MODCOD_4                 0x000b403c /* ACM Controller MODCOD Configuration Register 4 */
#define BCHP_AFEC_0_ACM_MODCOD_5                 0x000b4040 /* ACM Controller MODCOD Configuration Register 5 */
#define BCHP_AFEC_0_ACM_MODCOD_6                 0x000b4044 /* ACM Controller MODCOD Configuration Register 6 */
#define BCHP_AFEC_0_ACM_MODCOD_7                 0x000b4048 /* ACM Controller MODCOD Configuration Register 7 */
#define BCHP_AFEC_0_ACM_MODCOD_8                 0x000b404c /* ACM Controller MODCOD Configuration Register 8 */
#define BCHP_AFEC_0_ACM_MODCOD_9                 0x000b4050 /* ACM Controller MODCOD Configuration Register 9 */
#define BCHP_AFEC_0_ACM_MODCOD_10                0x000b4054 /* ACM Controller MODCOD Configuration Register 10 */
#define BCHP_AFEC_0_ACM_MODCOD_11                0x000b4058 /* ACM Controller MODCOD Configuration Register 11 */
#define BCHP_AFEC_0_ACM_MODCOD_12                0x000b405c /* ACM Controller MODCOD Configuration Register 12 */
#define BCHP_AFEC_0_ACM_MODCOD_13                0x000b4060 /* ACM Controller MODCOD Configuration Register 13 */
#define BCHP_AFEC_0_ACM_MODCOD_14                0x000b4064 /* ACM Controller MODCOD Configuration Register 14 */
#define BCHP_AFEC_0_ACM_MODCOD_15                0x000b4068 /* ACM Controller MODCOD Configuration Register 15 */
#define BCHP_AFEC_0_ACM_MODCOD_16                0x000b406c /* ACM Controller MODCOD Configuration Register 16 */
#define BCHP_AFEC_0_ACM_MODCOD_17                0x000b4070 /* ACM Controller MODCOD Configuration Register 17 */
#define BCHP_AFEC_0_ACM_MODCOD_18                0x000b4074 /* ACM Controller MODCOD Configuration Register 18 */
#define BCHP_AFEC_0_ACM_MODCOD_19                0x000b4078 /* ACM Controller MODCOD Configuration Register 19 */
#define BCHP_AFEC_0_ACM_MODCOD_20                0x000b407c /* ACM Controller MODCOD Configuration Register 20 */
#define BCHP_AFEC_0_ACM_MODCOD_21                0x000b4080 /* ACM Controller MODCOD Configuration Register 21 */
#define BCHP_AFEC_0_ACM_MODCOD_22                0x000b4084 /* ACM Controller MODCOD Configuration Register 22 */
#define BCHP_AFEC_0_ACM_MODCOD_23                0x000b4088 /* ACM Controller MODCOD Configuration Register 23 */
#define BCHP_AFEC_0_ACM_MODCOD_24                0x000b408c /* ACM Controller MODCOD Configuration Register 24 */
#define BCHP_AFEC_0_ACM_MODCOD_25                0x000b4090 /* ACM Controller MODCOD Configuration Register 25 */
#define BCHP_AFEC_0_ACM_MODCOD_26                0x000b4094 /* ACM Controller MODCOD Configuration Register 26 */
#define BCHP_AFEC_0_ACM_MODCOD_27                0x000b4098 /* ACM Controller MODCOD Configuration Register 27 */
#define BCHP_AFEC_0_ACM_MODCOD_28                0x000b409c /* ACM Controller MODCOD Configuration Register 28 */
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT            0x000b40a0 /* ACM Controller MODCOD Configuration Register 29 Extension */
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT      0x000b40a4 /* ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT            0x000b40a8 /* ACM Controller MODCOD Configuration Register 30 Extension */
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT      0x000b40ac /* ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT            0x000b40b0 /* ACM Controller MODCOD Configuration Register 31 Extension */
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT      0x000b40b4 /* ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_0_ACM_SYM_CNT_0                0x000b40b8 /* ACM Controller symbol counter */
#define BCHP_AFEC_0_ACM_SYM_CNT_1                0x000b40bc /* ACM Controller symbol counter */
#define BCHP_AFEC_0_ACM_SYM_CNT_2                0x000b40c0 /* ACM Controller symbol counter */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_0              0x000b40c4 /* ACM Controller LDPC clk counter for QPSK */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_1              0x000b40c8 /* ACM Controller LDPC clk counter for 8PSK */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_2              0x000b40cc /* ACM Controller LDPC clk counter for 16APSK */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_3              0x000b40d0 /* ACM Controller LDPC clk counter for 32APSK */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_4              0x000b40d4 /* ACM Controller LDPC clk counter for BPSK */
#define BCHP_AFEC_0_ACM_MISC_0                   0x000b40d8 /* ACM Controller MISC_0 register */
#define BCHP_AFEC_0_ACM_MISC_1                   0x000b40dc /* ACM Controller MISC_1 register */
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE           0x000b40e0 /* ACM Controller MODCOD Overide Configuration Register */
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG      0x000b40ec /* ACM MODCOD statistics configuration block */
#define BCHP_AFEC_0_ACM_DONT_DEC_CNT             0x000b40f0 /* ACM Dont decode counter */
#define BCHP_AFEC_0_ACM_LDPC_ITER_CNT            0x000b40f4 /* ACM Iteration counter */
#define BCHP_AFEC_0_ACM_LDPC_FAIL_CNT            0x000b40f8 /* ACM LDPC FAIL COUNTER */
#define BCHP_AFEC_0_ACM_LDPC_FRM_CNT             0x000b40fc /* ACM LDPC FRAME COUNTER */
#define BCHP_AFEC_0_LDPC_CONFIG_0                0x000b4300 /* LDPC Configuration Register 0 */
#define BCHP_AFEC_0_LDPC_STATUS                  0x000b4328 /* LDPC Status Register */
#define BCHP_AFEC_0_LDPC_MET_CRC                 0x000b432c /* Metric Generator Signature */
#define BCHP_AFEC_0_LDPC_EDGE_CRC                0x000b4330 /* Edge Output Signature */
#define BCHP_AFEC_0_LDPC_PSL_CTL                 0x000b4334 /* Power Saving Loop Control register */
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES           0x000b4338 /* PSL Integrator Threshold */
#define BCHP_AFEC_0_LDPC_PSL_INT                 0x000b433c /* PSL Integrator Value */
#define BCHP_AFEC_0_LDPC_PSL_AVE                 0x000b4340 /* PSL Integrator Average Value */
#define BCHP_AFEC_0_LDPC_PSL_XCS                 0x000b4344 /* PSL Excess Value */
#define BCHP_AFEC_0_LDPC_PSL_FILTER              0x000b4348 /* PSL Filter for ACM */
#define BCHP_AFEC_0_LDPC_MEM_POWER               0x000b434c /* Dynamic memory shut down */
#define BCHP_AFEC_0_BCH_TPCTL                    0x000b43bc /* BCH Block Testport Control Register */
#define BCHP_AFEC_0_BCH_TPSIG                    0x000b43c0 /* BCH Block Signature Analyzer */
#define BCHP_AFEC_0_BCH_CTRL                     0x000b43c4 /* BCH Decoder Control Register */
#define BCHP_AFEC_0_BCH_DECNBLK                  0x000b43c8 /* BCH Number of Block Counter */
#define BCHP_AFEC_0_BCH_DECCBLK                  0x000b43cc /* BCH Number of Corrected Block Counter */
#define BCHP_AFEC_0_BCH_DECBBLK                  0x000b43d0 /* BCH Number of Bad Block Counter */
#define BCHP_AFEC_0_BCH_DECCBIT                  0x000b43d4 /* BCH Number of Corrected Bit Counter */
#define BCHP_AFEC_0_BCH_DECMCOR                  0x000b43d8 /* BCH Number of Miscorrected Block Counter */
#define BCHP_AFEC_0_BCH_BBHDR0                   0x000b43dc /* BBHEADER Register 0 */
#define BCHP_AFEC_0_BCH_BBHDR1                   0x000b43e0 /* BBHEADER Register 1 */
#define BCHP_AFEC_0_BCH_BBHDR2                   0x000b43e4 /* BBHEADER Register 2 */
#define BCHP_AFEC_0_BCH_BBHDR3                   0x000b43e8 /* BBHEADER Register 3 */
#define BCHP_AFEC_0_BCH_BBHDR4                   0x000b43ec /* BBHEADER Register 4 */
#define BCHP_AFEC_0_BCH_BBHDR5                   0x000b43f0 /* BBHEADER Register 5 */
#define BCHP_AFEC_0_BCH_MPLCK                    0x000b43f4 /* MPEG Lock Detector Configuration Register */
#define BCHP_AFEC_0_BCH_MPCFG                    0x000b43f8 /* MPEG Packetizer Configuration Register */
#define BCHP_AFEC_0_BCH_SMCFG                    0x000b43fc /* Smoother FIFO Configuration Register */

/***************************************************************************
 *RST - AFEC core reset register
 ***************************************************************************/
/* AFEC_0 :: RST :: reserved0 [31:19] */
#define BCHP_AFEC_0_RST_reserved0_MASK                             0xfff80000
#define BCHP_AFEC_0_RST_reserved0_SHIFT                            19

/* AFEC_0 :: RST :: LDPC_LCK_RST [18:18] */
#define BCHP_AFEC_0_RST_LDPC_LCK_RST_MASK                          0x00040000
#define BCHP_AFEC_0_RST_LDPC_LCK_RST_SHIFT                         18

/* AFEC_0 :: RST :: MP_LCK_RST [17:17] */
#define BCHP_AFEC_0_RST_MP_LCK_RST_MASK                            0x00020000
#define BCHP_AFEC_0_RST_MP_LCK_RST_SHIFT                           17

/* AFEC_0 :: RST :: PSL_DP_RST [16:16] */
#define BCHP_AFEC_0_RST_PSL_DP_RST_MASK                            0x00010000
#define BCHP_AFEC_0_RST_PSL_DP_RST_SHIFT                           16

/* AFEC_0 :: RST :: reserved1 [15:13] */
#define BCHP_AFEC_0_RST_reserved1_MASK                             0x0000e000
#define BCHP_AFEC_0_RST_reserved1_SHIFT                            13

/* AFEC_0 :: RST :: METGEN_DP_RST [12:12] */
#define BCHP_AFEC_0_RST_METGEN_DP_RST_MASK                         0x00001000
#define BCHP_AFEC_0_RST_METGEN_DP_RST_SHIFT                        12

/* AFEC_0 :: RST :: BCH_DP_RST [11:11] */
#define BCHP_AFEC_0_RST_BCH_DP_RST_MASK                            0x00000800
#define BCHP_AFEC_0_RST_BCH_DP_RST_SHIFT                           11

/* AFEC_0 :: RST :: LDPC_DP_RST [10:10] */
#define BCHP_AFEC_0_RST_LDPC_DP_RST_MASK                           0x00000400
#define BCHP_AFEC_0_RST_LDPC_DP_RST_SHIFT                          10

/* AFEC_0 :: RST :: ACM_DP_RST [09:09] */
#define BCHP_AFEC_0_RST_ACM_DP_RST_MASK                            0x00000200
#define BCHP_AFEC_0_RST_ACM_DP_RST_SHIFT                           9

/* AFEC_0 :: RST :: AFEC_DP_RST [08:08] */
#define BCHP_AFEC_0_RST_AFEC_DP_RST_MASK                           0x00000100
#define BCHP_AFEC_0_RST_AFEC_DP_RST_SHIFT                          8

/* AFEC_0 :: RST :: reserved2 [07:05] */
#define BCHP_AFEC_0_RST_reserved2_MASK                             0x000000e0
#define BCHP_AFEC_0_RST_reserved2_SHIFT                            5

/* AFEC_0 :: RST :: METGEN_CFG_RST [04:04] */
#define BCHP_AFEC_0_RST_METGEN_CFG_RST_MASK                        0x00000010
#define BCHP_AFEC_0_RST_METGEN_CFG_RST_SHIFT                       4

/* AFEC_0 :: RST :: BCH_CFG_RST [03:03] */
#define BCHP_AFEC_0_RST_BCH_CFG_RST_MASK                           0x00000008
#define BCHP_AFEC_0_RST_BCH_CFG_RST_SHIFT                          3

/* AFEC_0 :: RST :: LDPC_CFG_RST [02:02] */
#define BCHP_AFEC_0_RST_LDPC_CFG_RST_MASK                          0x00000004
#define BCHP_AFEC_0_RST_LDPC_CFG_RST_SHIFT                         2

/* AFEC_0 :: RST :: ACM_CFG_RST [01:01] */
#define BCHP_AFEC_0_RST_ACM_CFG_RST_MASK                           0x00000002
#define BCHP_AFEC_0_RST_ACM_CFG_RST_SHIFT                          1

/* AFEC_0 :: RST :: AFEC_CFG_RST [00:00] */
#define BCHP_AFEC_0_RST_AFEC_CFG_RST_MASK                          0x00000001
#define BCHP_AFEC_0_RST_AFEC_CFG_RST_SHIFT                         0

/***************************************************************************
 *CNTR_CTRL - AFEC counter-control register
 ***************************************************************************/
/* AFEC_0 :: CNTR_CTRL :: reserved0 [31:19] */
#define BCHP_AFEC_0_CNTR_CTRL_reserved0_MASK                       0xfff80000
#define BCHP_AFEC_0_CNTR_CTRL_reserved0_SHIFT                      19

/* AFEC_0 :: CNTR_CTRL :: BCH_CNTR_TST [18:18] */
#define BCHP_AFEC_0_CNTR_CTRL_BCH_CNTR_TST_MASK                    0x00040000
#define BCHP_AFEC_0_CNTR_CTRL_BCH_CNTR_TST_SHIFT                   18

/* AFEC_0 :: CNTR_CTRL :: LDPC_CNTR_TST [17:17] */
#define BCHP_AFEC_0_CNTR_CTRL_LDPC_CNTR_TST_MASK                   0x00020000
#define BCHP_AFEC_0_CNTR_CTRL_LDPC_CNTR_TST_SHIFT                  17

/* AFEC_0 :: CNTR_CTRL :: ACM_CNTR_TST [16:16] */
#define BCHP_AFEC_0_CNTR_CTRL_ACM_CNTR_TST_MASK                    0x00010000
#define BCHP_AFEC_0_CNTR_CTRL_ACM_CNTR_TST_SHIFT                   16

/* AFEC_0 :: CNTR_CTRL :: reserved1 [15:11] */
#define BCHP_AFEC_0_CNTR_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_AFEC_0_CNTR_CTRL_reserved1_SHIFT                      11

/* AFEC_0 :: CNTR_CTRL :: BCH_CNTR_FRZ [10:10] */
#define BCHP_AFEC_0_CNTR_CTRL_BCH_CNTR_FRZ_MASK                    0x00000400
#define BCHP_AFEC_0_CNTR_CTRL_BCH_CNTR_FRZ_SHIFT                   10

/* AFEC_0 :: CNTR_CTRL :: LDPC_CNTR_FRZ [09:09] */
#define BCHP_AFEC_0_CNTR_CTRL_LDPC_CNTR_FRZ_MASK                   0x00000200
#define BCHP_AFEC_0_CNTR_CTRL_LDPC_CNTR_FRZ_SHIFT                  9

/* AFEC_0 :: CNTR_CTRL :: ACM_CNTR_FRZ [08:08] */
#define BCHP_AFEC_0_CNTR_CTRL_ACM_CNTR_FRZ_MASK                    0x00000100
#define BCHP_AFEC_0_CNTR_CTRL_ACM_CNTR_FRZ_SHIFT                   8

/* AFEC_0 :: CNTR_CTRL :: reserved2 [07:03] */
#define BCHP_AFEC_0_CNTR_CTRL_reserved2_MASK                       0x000000f8
#define BCHP_AFEC_0_CNTR_CTRL_reserved2_SHIFT                      3

/* AFEC_0 :: CNTR_CTRL :: BCH_CNTR_CLR [02:02] */
#define BCHP_AFEC_0_CNTR_CTRL_BCH_CNTR_CLR_MASK                    0x00000004
#define BCHP_AFEC_0_CNTR_CTRL_BCH_CNTR_CLR_SHIFT                   2

/* AFEC_0 :: CNTR_CTRL :: LDPC_CNTR_CLR [01:01] */
#define BCHP_AFEC_0_CNTR_CTRL_LDPC_CNTR_CLR_MASK                   0x00000002
#define BCHP_AFEC_0_CNTR_CTRL_LDPC_CNTR_CLR_SHIFT                  1

/* AFEC_0 :: CNTR_CTRL :: ACM_CNTR_CLR [00:00] */
#define BCHP_AFEC_0_CNTR_CTRL_ACM_CNTR_CLR_MASK                    0x00000001
#define BCHP_AFEC_0_CNTR_CTRL_ACM_CNTR_CLR_SHIFT                   0

/***************************************************************************
 *TEST_CONFIG - AFEC Test Configuration Register
 ***************************************************************************/
/* AFEC_0 :: TEST_CONFIG :: BYPASS_HDR_MP [31:31] */
#define BCHP_AFEC_0_TEST_CONFIG_BYPASS_HDR_MP_MASK                 0x80000000
#define BCHP_AFEC_0_TEST_CONFIG_BYPASS_HDR_MP_SHIFT                31

/* AFEC_0 :: TEST_CONFIG :: reserved_for_eco0 [30:25] */
#define BCHP_AFEC_0_TEST_CONFIG_reserved_for_eco0_MASK             0x7e000000
#define BCHP_AFEC_0_TEST_CONFIG_reserved_for_eco0_SHIFT            25

/* AFEC_0 :: TEST_CONFIG :: BCH_TPIN_EN [24:24] */
#define BCHP_AFEC_0_TEST_CONFIG_BCH_TPIN_EN_MASK                   0x01000000
#define BCHP_AFEC_0_TEST_CONFIG_BCH_TPIN_EN_SHIFT                  24

/* AFEC_0 :: TEST_CONFIG :: TP_OUTBYT_CLK_EN [23:23] */
#define BCHP_AFEC_0_TEST_CONFIG_TP_OUTBYT_CLK_EN_MASK              0x00800000
#define BCHP_AFEC_0_TEST_CONFIG_TP_OUTBYT_CLK_EN_SHIFT             23

/* AFEC_0 :: TEST_CONFIG :: ROSC_EN1 [22:22] */
#define BCHP_AFEC_0_TEST_CONFIG_ROSC_EN1_MASK                      0x00400000
#define BCHP_AFEC_0_TEST_CONFIG_ROSC_EN1_SHIFT                     22

/* AFEC_0 :: TEST_CONFIG :: ROSC_SEL1 [21:21] */
#define BCHP_AFEC_0_TEST_CONFIG_ROSC_SEL1_MASK                     0x00200000
#define BCHP_AFEC_0_TEST_CONFIG_ROSC_SEL1_SHIFT                    21

/* AFEC_0 :: TEST_CONFIG :: LDPC_TP_IFC_EN [20:20] */
#define BCHP_AFEC_0_TEST_CONFIG_LDPC_TP_IFC_EN_MASK                0x00100000
#define BCHP_AFEC_0_TEST_CONFIG_LDPC_TP_IFC_EN_SHIFT               20

/* AFEC_0 :: TEST_CONFIG :: TP_EXT_BCLK_EN [19:19] */
#define BCHP_AFEC_0_TEST_CONFIG_TP_EXT_BCLK_EN_MASK                0x00080000
#define BCHP_AFEC_0_TEST_CONFIG_TP_EXT_BCLK_EN_SHIFT               19

/* AFEC_0 :: TEST_CONFIG :: TP_NOISE_EN [18:18] */
#define BCHP_AFEC_0_TEST_CONFIG_TP_NOISE_EN_MASK                   0x00040000
#define BCHP_AFEC_0_TEST_CONFIG_TP_NOISE_EN_SHIFT                  18

/* AFEC_0 :: TEST_CONFIG :: LDPC_TPIN_EN [17:17] */
#define BCHP_AFEC_0_TEST_CONFIG_LDPC_TPIN_EN_MASK                  0x00020000
#define BCHP_AFEC_0_TEST_CONFIG_LDPC_TPIN_EN_SHIFT                 17

/* AFEC_0 :: TEST_CONFIG :: PSL_TPIN_EN [16:16] */
#define BCHP_AFEC_0_TEST_CONFIG_PSL_TPIN_EN_MASK                   0x00010000
#define BCHP_AFEC_0_TEST_CONFIG_PSL_TPIN_EN_SHIFT                  16

/* AFEC_0 :: TEST_CONFIG :: reserved_for_eco1 [15:13] */
#define BCHP_AFEC_0_TEST_CONFIG_reserved_for_eco1_MASK             0x0000e000
#define BCHP_AFEC_0_TEST_CONFIG_reserved_for_eco1_SHIFT            13

/* AFEC_0 :: TEST_CONFIG :: TPOUT_SEL [12:08] */
#define BCHP_AFEC_0_TEST_CONFIG_TPOUT_SEL_MASK                     0x00001f00
#define BCHP_AFEC_0_TEST_CONFIG_TPOUT_SEL_SHIFT                    8

/* AFEC_0 :: TEST_CONFIG :: BIST_FRAME [07:03] */
#define BCHP_AFEC_0_TEST_CONFIG_BIST_FRAME_MASK                    0x000000f8
#define BCHP_AFEC_0_TEST_CONFIG_BIST_FRAME_SHIFT                   3

/* AFEC_0 :: TEST_CONFIG :: PN_SEED [02:01] */
#define BCHP_AFEC_0_TEST_CONFIG_PN_SEED_MASK                       0x00000006
#define BCHP_AFEC_0_TEST_CONFIG_PN_SEED_SHIFT                      1

/* AFEC_0 :: TEST_CONFIG :: BIST_ENABLE [00:00] */
#define BCHP_AFEC_0_TEST_CONFIG_BIST_ENABLE_MASK                   0x00000001
#define BCHP_AFEC_0_TEST_CONFIG_BIST_ENABLE_SHIFT                  0

/***************************************************************************
 *ACM_MAX_ITER_OVERIDE - ACM Controller MODCOD MAX_ITER_OVERIDE selection register
 ***************************************************************************/
/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_EXTND_3 [31:31] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_EXTND_3_MASK 0x80000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_EXTND_3_SHIFT 31

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_EXTND_2 [30:30] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_EXTND_2_MASK 0x40000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_EXTND_2_SHIFT 30

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_EXTND_1 [29:29] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_EXTND_1_MASK 0x20000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_EXTND_1_SHIFT 29

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_28 [28:28] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_28_MASK 0x10000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_28_SHIFT 28

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_27 [27:27] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_27_MASK 0x08000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_27_SHIFT 27

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_26 [26:26] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_26_MASK 0x04000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_26_SHIFT 26

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_25 [25:25] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_25_MASK 0x02000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_25_SHIFT 25

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_24 [24:24] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_24_MASK 0x01000000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_24_SHIFT 24

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_23 [23:23] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_23_MASK 0x00800000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_23_SHIFT 23

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_22 [22:22] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_22_MASK 0x00400000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_22_SHIFT 22

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_21 [21:21] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_21_MASK 0x00200000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_21_SHIFT 21

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_20 [20:20] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_20_MASK 0x00100000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_20_SHIFT 20

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_19 [19:19] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_19_MASK 0x00080000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_19_SHIFT 19

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_18 [18:18] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_18_MASK 0x00040000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_18_SHIFT 18

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_17 [17:17] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_17_MASK 0x00020000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_17_SHIFT 17

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_16 [16:16] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_16_MASK 0x00010000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_16_SHIFT 16

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_15 [15:15] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_15_MASK 0x00008000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_15_SHIFT 15

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_14 [14:14] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_14_MASK 0x00004000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_14_SHIFT 14

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_13 [13:13] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_13_MASK 0x00002000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_13_SHIFT 13

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_12 [12:12] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_12_MASK 0x00001000
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_12_SHIFT 12

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_11 [11:11] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_11_MASK 0x00000800
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_11_SHIFT 11

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_10 [10:10] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_10_MASK 0x00000400
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_10_SHIFT 10

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_9 [09:09] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_9_MASK 0x00000200
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_9_SHIFT 9

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_8 [08:08] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_8_MASK 0x00000100
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_8_SHIFT 8

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_7 [07:07] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_7_MASK 0x00000080
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_7_SHIFT 7

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_6 [06:06] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_6_MASK 0x00000040
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_6_SHIFT 6

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_5 [05:05] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_5_MASK 0x00000020
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_5_SHIFT 5

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_4 [04:04] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_4_MASK 0x00000010
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_4_SHIFT 4

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_3 [03:03] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_3_MASK 0x00000008
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_3_SHIFT 3

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_2 [02:02] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_2_MASK 0x00000004
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_2_SHIFT 2

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: MAX_ITER_OVERIDE_SEL_1 [01:01] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_1_MASK 0x00000002
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_MAX_ITER_OVERIDE_SEL_1_SHIFT 1

/* AFEC_0 :: ACM_MAX_ITER_OVERIDE :: reserved0 [00:00] */
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_reserved0_MASK            0x00000001
#define BCHP_AFEC_0_ACM_MAX_ITER_OVERIDE_reserved0_SHIFT           0

/***************************************************************************
 *ACM_MODCOD_1 - ACM Controller MODCOD Configuration Register 1
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_1 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_1_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_1_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_1 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_1_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_1_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_1 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_1_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_1_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_1 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_1_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_1_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_1 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_1_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_1_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_2 - ACM Controller MODCOD Configuration Register 2
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_2 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_2_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_2_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_2 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_2_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_2_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_2 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_2_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_2_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_2 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_2_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_2_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_2 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_2_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_2_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_3 - ACM Controller MODCOD Configuration Register 3
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_3 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_3_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_3_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_3 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_3_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_3_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_3 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_3_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_3_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_3 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_3_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_3_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_3 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_3_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_3_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_4 - ACM Controller MODCOD Configuration Register 4
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_4 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_4_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_4_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_4 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_4_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_4_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_4 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_4_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_4_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_4 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_4_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_4_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_4 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_4_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_4_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_5 - ACM Controller MODCOD Configuration Register 5
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_5 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_5_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_5_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_5 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_5_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_5_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_5 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_5_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_5_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_5 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_5_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_5_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_5 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_5_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_5_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_6 - ACM Controller MODCOD Configuration Register 6
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_6 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_6_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_6_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_6 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_6_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_6_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_6 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_6_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_6_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_6 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_6_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_6_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_6 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_6_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_6_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_7 - ACM Controller MODCOD Configuration Register 7
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_7 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_7_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_7_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_7 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_7_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_7_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_7 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_7_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_7_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_7 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_7_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_7_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_7 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_7_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_7_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_8 - ACM Controller MODCOD Configuration Register 8
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_8 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_8_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_8_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_8 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_8_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_8_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_8 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_8_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_8_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_8 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_8_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_8_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_8 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_8_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_8_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_9 - ACM Controller MODCOD Configuration Register 9
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_9 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_9_reserved_for_eco0_MASK            0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_9_reserved_for_eco0_SHIFT           31

/* AFEC_0 :: ACM_MODCOD_9 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_9_MAX_ITER_MASK                     0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_9_MAX_ITER_SHIFT                    20

/* AFEC_0 :: ACM_MODCOD_9 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_9_reserved_for_eco1_MASK            0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_9_reserved_for_eco1_SHIFT           17

/* AFEC_0 :: ACM_MODCOD_9 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_9_SIGMA_SCALE_MASK                  0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_9_SIGMA_SCALE_SHIFT                 4

/* AFEC_0 :: ACM_MODCOD_9 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_9_SCALE_XY_MASK                     0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_9_SCALE_XY_SHIFT                    0

/***************************************************************************
 *ACM_MODCOD_10 - ACM Controller MODCOD Configuration Register 10
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_10 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_10_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_10_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_10 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_10_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_10_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_10 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_10_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_10_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_10 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_10_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_10_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_10 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_10_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_10_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_11 - ACM Controller MODCOD Configuration Register 11
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_11 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_11_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_11_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_11 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_11_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_11_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_11 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_11_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_11_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_11 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_11_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_11_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_11 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_11_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_11_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_12 - ACM Controller MODCOD Configuration Register 12
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_12 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_12_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_12_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_12 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_12_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_12_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_12 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_12_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_12_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_12 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_12_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_12_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_12 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_12_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_12_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_13 - ACM Controller MODCOD Configuration Register 13
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_13 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_13_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_13_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_13 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_13_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_13_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_13 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_13_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_13_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_13 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_13_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_13_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_13 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_13_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_13_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_14 - ACM Controller MODCOD Configuration Register 14
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_14 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_14_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_14_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_14 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_14_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_14_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_14 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_14_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_14_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_14 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_14_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_14_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_14 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_14_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_14_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_15 - ACM Controller MODCOD Configuration Register 15
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_15 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_15_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_15_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_15 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_15_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_15_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_15 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_15_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_15_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_15 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_15_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_15_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_15 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_15_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_15_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_16 - ACM Controller MODCOD Configuration Register 16
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_16 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_16_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_16_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_16 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_16_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_16_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_16 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_16_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_16_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_16 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_16_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_16_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_16 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_16_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_16_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_17 - ACM Controller MODCOD Configuration Register 17
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_17 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_17_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_17_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_17 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_17_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_17_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_17 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_17_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_17_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_17 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_17_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_17_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_17 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_17_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_17_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_18 - ACM Controller MODCOD Configuration Register 18
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_18 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_18_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_18_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_18 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_18_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_18_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_18 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_18_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_18_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_18 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_18_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_18_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_18 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_18_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_18_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_19 - ACM Controller MODCOD Configuration Register 19
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_19 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_19_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_19_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_19 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_19_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_19_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_19 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_19_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_19_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_19 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_19_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_19_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_19 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_19_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_19_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_20 - ACM Controller MODCOD Configuration Register 20
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_20 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_20_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_20_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_20 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_20_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_20_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_20 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_20_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_20_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_20 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_20_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_20_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_20 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_20_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_20_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_21 - ACM Controller MODCOD Configuration Register 21
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_21 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_21_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_21_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_21 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_21_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_21_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_21 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_21_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_21_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_21 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_21_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_21_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_21 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_21_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_21_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_22 - ACM Controller MODCOD Configuration Register 22
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_22 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_22_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_22_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_22 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_22_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_22_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_22 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_22_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_22_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_22 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_22_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_22_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_22 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_22_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_22_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_23 - ACM Controller MODCOD Configuration Register 23
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_23 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_23_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_23_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_23 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_23_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_23_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_23 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_23_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_23_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_23 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_23_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_23_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_23 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_23_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_23_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_24 - ACM Controller MODCOD Configuration Register 24
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_24 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_24_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_24_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_24 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_24_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_24_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_24 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_24_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_24_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_24 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_24_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_24_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_24 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_24_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_24_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_25 - ACM Controller MODCOD Configuration Register 25
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_25 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_25_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_25_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_25 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_25_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_25_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_25 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_25_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_25_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_25 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_25_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_25_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_25 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_25_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_25_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_26 - ACM Controller MODCOD Configuration Register 26
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_26 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_26_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_26_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_26 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_26_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_26_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_26 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_26_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_26_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_26 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_26_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_26_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_26 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_26_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_26_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_27 - ACM Controller MODCOD Configuration Register 27
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_27 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_27_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_27_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_27 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_27_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_27_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_27 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_27_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_27_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_27 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_27_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_27_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_27 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_27_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_27_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_28 - ACM Controller MODCOD Configuration Register 28
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_28 :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_28_reserved_for_eco0_MASK           0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_28_reserved_for_eco0_SHIFT          31

/* AFEC_0 :: ACM_MODCOD_28 :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_28_MAX_ITER_MASK                    0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_28_MAX_ITER_SHIFT                   20

/* AFEC_0 :: ACM_MODCOD_28 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_28_reserved_for_eco1_MASK           0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_28_reserved_for_eco1_SHIFT          17

/* AFEC_0 :: ACM_MODCOD_28 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_28_SIGMA_SCALE_MASK                 0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_28_SIGMA_SCALE_SHIFT                4

/* AFEC_0 :: ACM_MODCOD_28 :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_28_SCALE_XY_MASK                    0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_28_SCALE_XY_SHIFT                   0

/***************************************************************************
 *ACM_MODCOD_29_EXT - ACM Controller MODCOD Configuration Register 29 Extension
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_29_EXT :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_reserved_for_eco0_MASK       0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_reserved_for_eco0_SHIFT      31

/* AFEC_0 :: ACM_MODCOD_29_EXT :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_MAX_ITER_MASK                0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_MAX_ITER_SHIFT               20

/* AFEC_0 :: ACM_MODCOD_29_EXT :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_reserved_for_eco1_MASK       0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_reserved_for_eco1_SHIFT      17

/* AFEC_0 :: ACM_MODCOD_29_EXT :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_SIGMA_SCALE_MASK             0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_SIGMA_SCALE_SHIFT            4

/* AFEC_0 :: ACM_MODCOD_29_EXT :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_SCALE_XY_MASK                0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_29_EXT_SCALE_XY_SHIFT               0

/***************************************************************************
 *ACM_MODCOD_29_LDPC0_EXT - ACM Controller LDPC Configuration Register
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_29_LDPC0_EXT :: reserved_for_eco0 [31:24] */
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_reserved_for_eco0_MASK 0xff000000
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_reserved_for_eco0_SHIFT 24

/* AFEC_0 :: ACM_MODCOD_29_LDPC0_EXT :: CYCLES_PER_ITER [23:12] */
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_CYCLES_PER_ITER_MASK   0x00fff000
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_CYCLES_PER_ITER_SHIFT  12

/* AFEC_0 :: ACM_MODCOD_29_LDPC0_EXT :: reserved_for_eco1 [11:07] */
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_reserved_for_eco1_MASK 0x00000f80
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_reserved_for_eco1_SHIFT 7

/* AFEC_0 :: ACM_MODCOD_29_LDPC0_EXT :: MODULATION [06:04] */
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_MODULATION_MASK        0x00000070
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_MODULATION_SHIFT       4

/* AFEC_0 :: ACM_MODCOD_29_LDPC0_EXT :: CODE_RATE [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_CODE_RATE_MASK         0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_29_LDPC0_EXT_CODE_RATE_SHIFT        0

/***************************************************************************
 *ACM_MODCOD_30_EXT - ACM Controller MODCOD Configuration Register 30 Extension
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_30_EXT :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_reserved_for_eco0_MASK       0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_reserved_for_eco0_SHIFT      31

/* AFEC_0 :: ACM_MODCOD_30_EXT :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_MAX_ITER_MASK                0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_MAX_ITER_SHIFT               20

/* AFEC_0 :: ACM_MODCOD_30_EXT :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_reserved_for_eco1_MASK       0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_reserved_for_eco1_SHIFT      17

/* AFEC_0 :: ACM_MODCOD_30_EXT :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_SIGMA_SCALE_MASK             0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_SIGMA_SCALE_SHIFT            4

/* AFEC_0 :: ACM_MODCOD_30_EXT :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_SCALE_XY_MASK                0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_30_EXT_SCALE_XY_SHIFT               0

/***************************************************************************
 *ACM_MODCOD_30_LDPC0_EXT - ACM Controller LDPC Configuration Register
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_30_LDPC0_EXT :: reserved_for_eco0 [31:24] */
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_reserved_for_eco0_MASK 0xff000000
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_reserved_for_eco0_SHIFT 24

/* AFEC_0 :: ACM_MODCOD_30_LDPC0_EXT :: CYCLES_PER_ITER [23:12] */
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_CYCLES_PER_ITER_MASK   0x00fff000
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_CYCLES_PER_ITER_SHIFT  12

/* AFEC_0 :: ACM_MODCOD_30_LDPC0_EXT :: reserved_for_eco1 [11:07] */
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_reserved_for_eco1_MASK 0x00000f80
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_reserved_for_eco1_SHIFT 7

/* AFEC_0 :: ACM_MODCOD_30_LDPC0_EXT :: MODULATION [06:04] */
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_MODULATION_MASK        0x00000070
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_MODULATION_SHIFT       4

/* AFEC_0 :: ACM_MODCOD_30_LDPC0_EXT :: CODE_RATE [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_CODE_RATE_MASK         0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_30_LDPC0_EXT_CODE_RATE_SHIFT        0

/***************************************************************************
 *ACM_MODCOD_31_EXT - ACM Controller MODCOD Configuration Register 31 Extension
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_31_EXT :: reserved_for_eco0 [31:31] */
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_reserved_for_eco0_MASK       0x80000000
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_reserved_for_eco0_SHIFT      31

/* AFEC_0 :: ACM_MODCOD_31_EXT :: MAX_ITER [30:20] */
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_MAX_ITER_MASK                0x7ff00000
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_MAX_ITER_SHIFT               20

/* AFEC_0 :: ACM_MODCOD_31_EXT :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_reserved_for_eco1_MASK       0x000e0000
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_reserved_for_eco1_SHIFT      17

/* AFEC_0 :: ACM_MODCOD_31_EXT :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_SIGMA_SCALE_MASK             0x0001fff0
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_SIGMA_SCALE_SHIFT            4

/* AFEC_0 :: ACM_MODCOD_31_EXT :: SCALE_XY [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_SCALE_XY_MASK                0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_31_EXT_SCALE_XY_SHIFT               0

/***************************************************************************
 *ACM_MODCOD_31_LDPC0_EXT - ACM Controller LDPC Configuration Register
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_31_LDPC0_EXT :: reserved_for_eco0 [31:24] */
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_reserved_for_eco0_MASK 0xff000000
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_reserved_for_eco0_SHIFT 24

/* AFEC_0 :: ACM_MODCOD_31_LDPC0_EXT :: CYCLES_PER_ITER [23:12] */
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_CYCLES_PER_ITER_MASK   0x00fff000
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_CYCLES_PER_ITER_SHIFT  12

/* AFEC_0 :: ACM_MODCOD_31_LDPC0_EXT :: reserved_for_eco1 [11:07] */
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_reserved_for_eco1_MASK 0x00000f80
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_reserved_for_eco1_SHIFT 7

/* AFEC_0 :: ACM_MODCOD_31_LDPC0_EXT :: MODULATION [06:04] */
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_MODULATION_MASK        0x00000070
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_MODULATION_SHIFT       4

/* AFEC_0 :: ACM_MODCOD_31_LDPC0_EXT :: CODE_RATE [03:00] */
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_CODE_RATE_MASK         0x0000000f
#define BCHP_AFEC_0_ACM_MODCOD_31_LDPC0_EXT_CODE_RATE_SHIFT        0

/***************************************************************************
 *ACM_SYM_CNT_0 - ACM Controller symbol counter
 ***************************************************************************/
/* AFEC_0 :: ACM_SYM_CNT_0 :: SYM_CNT_EPSK [31:16] */
#define BCHP_AFEC_0_ACM_SYM_CNT_0_SYM_CNT_EPSK_MASK                0xffff0000
#define BCHP_AFEC_0_ACM_SYM_CNT_0_SYM_CNT_EPSK_SHIFT               16

/* AFEC_0 :: ACM_SYM_CNT_0 :: SYM_CNT_QPSK [15:00] */
#define BCHP_AFEC_0_ACM_SYM_CNT_0_SYM_CNT_QPSK_MASK                0x0000ffff
#define BCHP_AFEC_0_ACM_SYM_CNT_0_SYM_CNT_QPSK_SHIFT               0

/***************************************************************************
 *ACM_SYM_CNT_1 - ACM Controller symbol counter
 ***************************************************************************/
/* AFEC_0 :: ACM_SYM_CNT_1 :: SYM_CNT_16APSK [31:16] */
#define BCHP_AFEC_0_ACM_SYM_CNT_1_SYM_CNT_16APSK_MASK              0xffff0000
#define BCHP_AFEC_0_ACM_SYM_CNT_1_SYM_CNT_16APSK_SHIFT             16

/* AFEC_0 :: ACM_SYM_CNT_1 :: SYM_CNT_32APSK [15:00] */
#define BCHP_AFEC_0_ACM_SYM_CNT_1_SYM_CNT_32APSK_MASK              0x0000ffff
#define BCHP_AFEC_0_ACM_SYM_CNT_1_SYM_CNT_32APSK_SHIFT             0

/***************************************************************************
 *ACM_SYM_CNT_2 - ACM Controller symbol counter
 ***************************************************************************/
/* AFEC_0 :: ACM_SYM_CNT_2 :: SYM_CNT_BPSK [31:16] */
#define BCHP_AFEC_0_ACM_SYM_CNT_2_SYM_CNT_BPSK_MASK                0xffff0000
#define BCHP_AFEC_0_ACM_SYM_CNT_2_SYM_CNT_BPSK_SHIFT               16

/* AFEC_0 :: ACM_SYM_CNT_2 :: reserved_for_eco0 [15:00] */
#define BCHP_AFEC_0_ACM_SYM_CNT_2_reserved_for_eco0_MASK           0x0000ffff
#define BCHP_AFEC_0_ACM_SYM_CNT_2_reserved_for_eco0_SHIFT          0

/***************************************************************************
 *ACM_CYCLE_CNT_0 - ACM Controller LDPC clk counter for QPSK
 ***************************************************************************/
/* AFEC_0 :: ACM_CYCLE_CNT_0 :: CYCLE_CNT_QPSK [31:00] */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_0_CYCLE_CNT_QPSK_MASK            0xffffffff
#define BCHP_AFEC_0_ACM_CYCLE_CNT_0_CYCLE_CNT_QPSK_SHIFT           0

/***************************************************************************
 *ACM_CYCLE_CNT_1 - ACM Controller LDPC clk counter for 8PSK
 ***************************************************************************/
/* AFEC_0 :: ACM_CYCLE_CNT_1 :: CYCLE_CNT_EPSK [31:00] */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_1_CYCLE_CNT_EPSK_MASK            0xffffffff
#define BCHP_AFEC_0_ACM_CYCLE_CNT_1_CYCLE_CNT_EPSK_SHIFT           0

/***************************************************************************
 *ACM_CYCLE_CNT_2 - ACM Controller LDPC clk counter for 16APSK
 ***************************************************************************/
/* AFEC_0 :: ACM_CYCLE_CNT_2 :: CYCLE_CNT_16APSK [31:00] */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_2_CYCLE_CNT_16APSK_MASK          0xffffffff
#define BCHP_AFEC_0_ACM_CYCLE_CNT_2_CYCLE_CNT_16APSK_SHIFT         0

/***************************************************************************
 *ACM_CYCLE_CNT_3 - ACM Controller LDPC clk counter for 32APSK
 ***************************************************************************/
/* AFEC_0 :: ACM_CYCLE_CNT_3 :: CYCLE_CNT_32APSK [31:00] */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_3_CYCLE_CNT_32APSK_MASK          0xffffffff
#define BCHP_AFEC_0_ACM_CYCLE_CNT_3_CYCLE_CNT_32APSK_SHIFT         0

/***************************************************************************
 *ACM_CYCLE_CNT_4 - ACM Controller LDPC clk counter for BPSK
 ***************************************************************************/
/* AFEC_0 :: ACM_CYCLE_CNT_4 :: CYCLE_CNT_BPSK [31:00] */
#define BCHP_AFEC_0_ACM_CYCLE_CNT_4_CYCLE_CNT_BPSK_MASK            0xffffffff
#define BCHP_AFEC_0_ACM_CYCLE_CNT_4_CYCLE_CNT_BPSK_SHIFT           0

/***************************************************************************
 *ACM_MISC_0 - ACM Controller MISC_0 register
 ***************************************************************************/
/* AFEC_0 :: ACM_MISC_0 :: INTERFACE_MUX [31:31] */
#define BCHP_AFEC_0_ACM_MISC_0_INTERFACE_MUX_MASK                  0x80000000
#define BCHP_AFEC_0_ACM_MISC_0_INTERFACE_MUX_SHIFT                 31

/* AFEC_0 :: ACM_MISC_0 :: reserved0 [30:26] */
#define BCHP_AFEC_0_ACM_MISC_0_reserved0_MASK                      0x7c000000
#define BCHP_AFEC_0_ACM_MISC_0_reserved0_SHIFT                     26

/* AFEC_0 :: ACM_MISC_0 :: MET_CODERATE_OVERIDE [25:22] */
#define BCHP_AFEC_0_ACM_MISC_0_MET_CODERATE_OVERIDE_MASK           0x03c00000
#define BCHP_AFEC_0_ACM_MISC_0_MET_CODERATE_OVERIDE_SHIFT          22

/* AFEC_0 :: ACM_MISC_0 :: MET_CODERATE_OVERIDE_EN [21:21] */
#define BCHP_AFEC_0_ACM_MISC_0_MET_CODERATE_OVERIDE_EN_MASK        0x00200000
#define BCHP_AFEC_0_ACM_MISC_0_MET_CODERATE_OVERIDE_EN_SHIFT       21

/* AFEC_0 :: ACM_MISC_0 :: ENABLE_CLK_GATING [20:20] */
#define BCHP_AFEC_0_ACM_MISC_0_ENABLE_CLK_GATING_MASK              0x00100000
#define BCHP_AFEC_0_ACM_MISC_0_ENABLE_CLK_GATING_SHIFT             20

/* AFEC_0 :: ACM_MISC_0 :: reserved_for_eco1 [19:17] */
#define BCHP_AFEC_0_ACM_MISC_0_reserved_for_eco1_MASK              0x000e0000
#define BCHP_AFEC_0_ACM_MISC_0_reserved_for_eco1_SHIFT             17

/* AFEC_0 :: ACM_MISC_0 :: RATE_3o5_SWAP [16:16] */
#define BCHP_AFEC_0_ACM_MISC_0_RATE_3o5_SWAP_MASK                  0x00010000
#define BCHP_AFEC_0_ACM_MISC_0_RATE_3o5_SWAP_SHIFT                 16

/* AFEC_0 :: ACM_MISC_0 :: reserved_for_eco2 [15:04] */
#define BCHP_AFEC_0_ACM_MISC_0_reserved_for_eco2_MASK              0x0000fff0
#define BCHP_AFEC_0_ACM_MISC_0_reserved_for_eco2_SHIFT             4

/* AFEC_0 :: ACM_MISC_0 :: SHORT_CODE [03:03] */
#define BCHP_AFEC_0_ACM_MISC_0_SHORT_CODE_MASK                     0x00000008
#define BCHP_AFEC_0_ACM_MISC_0_SHORT_CODE_SHIFT                    3

/* AFEC_0 :: ACM_MISC_0 :: reserved_for_eco3 [02:02] */
#define BCHP_AFEC_0_ACM_MISC_0_reserved_for_eco3_MASK              0x00000004
#define BCHP_AFEC_0_ACM_MISC_0_reserved_for_eco3_SHIFT             2

/* AFEC_0 :: ACM_MISC_0 :: PROG_DONT_DEC [01:00] */
#define BCHP_AFEC_0_ACM_MISC_0_PROG_DONT_DEC_MASK                  0x00000003
#define BCHP_AFEC_0_ACM_MISC_0_PROG_DONT_DEC_SHIFT                 0

/***************************************************************************
 *ACM_MISC_1 - ACM Controller MISC_1 register
 ***************************************************************************/
/* AFEC_0 :: ACM_MISC_1 :: INFINITY_CNT [31:00] */
#define BCHP_AFEC_0_ACM_MISC_1_INFINITY_CNT_MASK                   0xffffffff
#define BCHP_AFEC_0_ACM_MISC_1_INFINITY_CNT_SHIFT                  0

/***************************************************************************
 *ACM_MODCOD_OVERIDE - ACM Controller MODCOD Overide Configuration Register
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_OVERIDE :: reserved_for_eco0 [31:06] */
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE_reserved_for_eco0_SHIFT     6

/* AFEC_0 :: ACM_MODCOD_OVERIDE :: MODCOD_OVERIDE [05:05] */
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE_MODCOD_OVERIDE_MASK         0x00000020
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE_MODCOD_OVERIDE_SHIFT        5

/* AFEC_0 :: ACM_MODCOD_OVERIDE :: MODCOD [04:00] */
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE_MODCOD_MASK                 0x0000001f
#define BCHP_AFEC_0_ACM_MODCOD_OVERIDE_MODCOD_SHIFT                0

/***************************************************************************
 *ACM_MODCOD_STATS_CONFIG - ACM MODCOD statistics configuration block
 ***************************************************************************/
/* AFEC_0 :: ACM_MODCOD_STATS_CONFIG :: reserved_for_eco0 [31:06] */
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG_reserved_for_eco0_MASK 0xffffffc0
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG_reserved_for_eco0_SHIFT 6

/* AFEC_0 :: ACM_MODCOD_STATS_CONFIG :: USE_MODCOD_FILTER [05:05] */
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG_USE_MODCOD_FILTER_MASK 0x00000020
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG_USE_MODCOD_FILTER_SHIFT 5

/* AFEC_0 :: ACM_MODCOD_STATS_CONFIG :: MODCOD_FILTER [04:00] */
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG_MODCOD_FILTER_MASK     0x0000001f
#define BCHP_AFEC_0_ACM_MODCOD_STATS_CONFIG_MODCOD_FILTER_SHIFT    0

/***************************************************************************
 *ACM_DONT_DEC_CNT - ACM Dont decode counter
 ***************************************************************************/
/* AFEC_0 :: ACM_DONT_DEC_CNT :: ACM_DONT_DEC_CNT [31:00] */
#define BCHP_AFEC_0_ACM_DONT_DEC_CNT_ACM_DONT_DEC_CNT_MASK         0xffffffff
#define BCHP_AFEC_0_ACM_DONT_DEC_CNT_ACM_DONT_DEC_CNT_SHIFT        0

/***************************************************************************
 *ACM_LDPC_ITER_CNT - ACM Iteration counter
 ***************************************************************************/
/* AFEC_0 :: ACM_LDPC_ITER_CNT :: ACM_LDPC_ITER_CNT [31:00] */
#define BCHP_AFEC_0_ACM_LDPC_ITER_CNT_ACM_LDPC_ITER_CNT_MASK       0xffffffff
#define BCHP_AFEC_0_ACM_LDPC_ITER_CNT_ACM_LDPC_ITER_CNT_SHIFT      0

/***************************************************************************
 *ACM_LDPC_FAIL_CNT - ACM LDPC FAIL COUNTER
 ***************************************************************************/
/* AFEC_0 :: ACM_LDPC_FAIL_CNT :: ACM_LDPC_FAIL_CNT [31:00] */
#define BCHP_AFEC_0_ACM_LDPC_FAIL_CNT_ACM_LDPC_FAIL_CNT_MASK       0xffffffff
#define BCHP_AFEC_0_ACM_LDPC_FAIL_CNT_ACM_LDPC_FAIL_CNT_SHIFT      0

/***************************************************************************
 *ACM_LDPC_FRM_CNT - ACM LDPC FRAME COUNTER
 ***************************************************************************/
/* AFEC_0 :: ACM_LDPC_FRM_CNT :: ACM_LDPC_FRM_CNT [31:00] */
#define BCHP_AFEC_0_ACM_LDPC_FRM_CNT_ACM_LDPC_FRM_CNT_MASK         0xffffffff
#define BCHP_AFEC_0_ACM_LDPC_FRM_CNT_ACM_LDPC_FRM_CNT_SHIFT        0

/***************************************************************************
 *LDPC_CONFIG_0 - LDPC Configuration Register 0
 ***************************************************************************/
/* AFEC_0 :: LDPC_CONFIG_0 :: reserved_for_eco0 [31:27] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco0_MASK           0xf8000000
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco0_SHIFT          27

/* AFEC_0 :: LDPC_CONFIG_0 :: LDPC_ENA [26:26] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_LDPC_ENA_MASK                    0x04000000
#define BCHP_AFEC_0_LDPC_CONFIG_0_LDPC_ENA_SHIFT                   26

/* AFEC_0 :: LDPC_CONFIG_0 :: reserved_for_eco1 [25:25] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco1_MASK           0x02000000
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco1_SHIFT          25

/* AFEC_0 :: LDPC_CONFIG_0 :: SYND_STOP [24:24] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_SYND_STOP_MASK                   0x01000000
#define BCHP_AFEC_0_LDPC_CONFIG_0_SYND_STOP_SHIFT                  24

/* AFEC_0 :: LDPC_CONFIG_0 :: reserved_for_eco2 [23:18] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco2_MASK           0x00fc0000
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco2_SHIFT          18

/* AFEC_0 :: LDPC_CONFIG_0 :: FAIL_CFG [17:08] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_FAIL_CFG_MASK                    0x0003ff00
#define BCHP_AFEC_0_LDPC_CONFIG_0_FAIL_CFG_SHIFT                   8

/* AFEC_0 :: LDPC_CONFIG_0 :: reserved_for_eco3 [07:03] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco3_MASK           0x000000f8
#define BCHP_AFEC_0_LDPC_CONFIG_0_reserved_for_eco3_SHIFT          3

/* AFEC_0 :: LDPC_CONFIG_0 :: PASS_CFG [02:00] */
#define BCHP_AFEC_0_LDPC_CONFIG_0_PASS_CFG_MASK                    0x00000007
#define BCHP_AFEC_0_LDPC_CONFIG_0_PASS_CFG_SHIFT                   0

/***************************************************************************
 *LDPC_STATUS - LDPC Status Register
 ***************************************************************************/
/* AFEC_0 :: LDPC_STATUS :: LDPC_LOCK [31:31] */
#define BCHP_AFEC_0_LDPC_STATUS_LDPC_LOCK_MASK                     0x80000000
#define BCHP_AFEC_0_LDPC_STATUS_LDPC_LOCK_SHIFT                    31

/* AFEC_0 :: LDPC_STATUS :: MP_LOCK [30:30] */
#define BCHP_AFEC_0_LDPC_STATUS_MP_LOCK_MASK                       0x40000000
#define BCHP_AFEC_0_LDPC_STATUS_MP_LOCK_SHIFT                      30

/* AFEC_0 :: LDPC_STATUS :: MEM_PWR_OFF [29:29] */
#define BCHP_AFEC_0_LDPC_STATUS_MEM_PWR_OFF_MASK                   0x20000000
#define BCHP_AFEC_0_LDPC_STATUS_MEM_PWR_OFF_SHIFT                  29

/* AFEC_0 :: LDPC_STATUS :: MEM_SAFE_TO_RESET [28:28] */
#define BCHP_AFEC_0_LDPC_STATUS_MEM_SAFE_TO_RESET_MASK             0x10000000
#define BCHP_AFEC_0_LDPC_STATUS_MEM_SAFE_TO_RESET_SHIFT            28

/* AFEC_0 :: LDPC_STATUS :: reserved0 [27:25] */
#define BCHP_AFEC_0_LDPC_STATUS_reserved0_MASK                     0x0e000000
#define BCHP_AFEC_0_LDPC_STATUS_reserved0_SHIFT                    25

/* AFEC_0 :: LDPC_STATUS :: LDPC_ITER_ERROR [24:24] */
#define BCHP_AFEC_0_LDPC_STATUS_LDPC_ITER_ERROR_MASK               0x01000000
#define BCHP_AFEC_0_LDPC_STATUS_LDPC_ITER_ERROR_SHIFT              24

/* AFEC_0 :: LDPC_STATUS :: LDPC_IN_ERROR [23:23] */
#define BCHP_AFEC_0_LDPC_STATUS_LDPC_IN_ERROR_MASK                 0x00800000
#define BCHP_AFEC_0_LDPC_STATUS_LDPC_IN_ERROR_SHIFT                23

/* AFEC_0 :: LDPC_STATUS :: PACKET_FIFO_OVERFLOW [22:22] */
#define BCHP_AFEC_0_LDPC_STATUS_PACKET_FIFO_OVERFLOW_MASK          0x00400000
#define BCHP_AFEC_0_LDPC_STATUS_PACKET_FIFO_OVERFLOW_SHIFT         22

/* AFEC_0 :: LDPC_STATUS :: FRAME_FIFO_OVERFLOW [21:21] */
#define BCHP_AFEC_0_LDPC_STATUS_FRAME_FIFO_OVERFLOW_MASK           0x00200000
#define BCHP_AFEC_0_LDPC_STATUS_FRAME_FIFO_OVERFLOW_SHIFT          21

/* AFEC_0 :: LDPC_STATUS :: BCH_DATA_ERROR_IRQ [20:20] */
#define BCHP_AFEC_0_LDPC_STATUS_BCH_DATA_ERROR_IRQ_MASK            0x00100000
#define BCHP_AFEC_0_LDPC_STATUS_BCH_DATA_ERROR_IRQ_SHIFT           20

/* AFEC_0 :: LDPC_STATUS :: CRC_FAILED_IRQ [19:19] */
#define BCHP_AFEC_0_LDPC_STATUS_CRC_FAILED_IRQ_MASK                0x00080000
#define BCHP_AFEC_0_LDPC_STATUS_CRC_FAILED_IRQ_SHIFT               19

/* AFEC_0 :: LDPC_STATUS :: REC_SYNCD_TOO_LARGE [18:18] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_TOO_LARGE_MASK           0x00040000
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_TOO_LARGE_SHIFT          18

/* AFEC_0 :: LDPC_STATUS :: REC_SYNCD_TOO_SMALL [17:17] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_TOO_SMALL_MASK           0x00020000
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_TOO_SMALL_SHIFT          17

/* AFEC_0 :: LDPC_STATUS :: REC_SYNCD_MISMATCH [16:16] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_MISMATCH_MASK            0x00010000
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_MISMATCH_SHIFT           16

/* AFEC_0 :: LDPC_STATUS :: REC_UPL_MISMATCH [15:15] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_UPL_MISMATCH_MASK              0x00008000
#define BCHP_AFEC_0_LDPC_STATUS_REC_UPL_MISMATCH_SHIFT             15

/* AFEC_0 :: LDPC_STATUS :: REC_DFL_MISMATCH [14:14] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_DFL_MISMATCH_MASK              0x00004000
#define BCHP_AFEC_0_LDPC_STATUS_REC_DFL_MISMATCH_SHIFT             14

/* AFEC_0 :: LDPC_STATUS :: REC_SYNCD_GREATER_THAN_DFL [13:13] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_GREATER_THAN_DFL_MASK    0x00002000
#define BCHP_AFEC_0_LDPC_STATUS_REC_SYNCD_GREATER_THAN_DFL_SHIFT   13

/* AFEC_0 :: LDPC_STATUS :: REC_STREAM_MISMATCH [12:12] */
#define BCHP_AFEC_0_LDPC_STATUS_REC_STREAM_MISMATCH_MASK           0x00001000
#define BCHP_AFEC_0_LDPC_STATUS_REC_STREAM_MISMATCH_SHIFT          12

/* AFEC_0 :: LDPC_STATUS :: OFIFO_OVERFLOW [11:11] */
#define BCHP_AFEC_0_LDPC_STATUS_OFIFO_OVERFLOW_MASK                0x00000800
#define BCHP_AFEC_0_LDPC_STATUS_OFIFO_OVERFLOW_SHIFT               11

/* AFEC_0 :: LDPC_STATUS :: ACC_ITER [10:00] */
#define BCHP_AFEC_0_LDPC_STATUS_ACC_ITER_MASK                      0x000007ff
#define BCHP_AFEC_0_LDPC_STATUS_ACC_ITER_SHIFT                     0

/***************************************************************************
 *LDPC_MET_CRC - Metric Generator Signature
 ***************************************************************************/
/* AFEC_0 :: LDPC_MET_CRC :: reserved_for_eco0 [31:20] */
#define BCHP_AFEC_0_LDPC_MET_CRC_reserved_for_eco0_MASK            0xfff00000
#define BCHP_AFEC_0_LDPC_MET_CRC_reserved_for_eco0_SHIFT           20

/* AFEC_0 :: LDPC_MET_CRC :: CRC_VAL [19:00] */
#define BCHP_AFEC_0_LDPC_MET_CRC_CRC_VAL_MASK                      0x000fffff
#define BCHP_AFEC_0_LDPC_MET_CRC_CRC_VAL_SHIFT                     0

/***************************************************************************
 *LDPC_EDGE_CRC - Edge Output Signature
 ***************************************************************************/
/* AFEC_0 :: LDPC_EDGE_CRC :: reserved_for_eco0 [31:20] */
#define BCHP_AFEC_0_LDPC_EDGE_CRC_reserved_for_eco0_MASK           0xfff00000
#define BCHP_AFEC_0_LDPC_EDGE_CRC_reserved_for_eco0_SHIFT          20

/* AFEC_0 :: LDPC_EDGE_CRC :: CRC_VAL [19:00] */
#define BCHP_AFEC_0_LDPC_EDGE_CRC_CRC_VAL_MASK                     0x000fffff
#define BCHP_AFEC_0_LDPC_EDGE_CRC_CRC_VAL_SHIFT                    0

/***************************************************************************
 *LDPC_PSL_CTL - Power Saving Loop Control register
 ***************************************************************************/
/* AFEC_0 :: LDPC_PSL_CTL :: reserved_for_eco0 [31:27] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_reserved_for_eco0_MASK            0xf8000000
#define BCHP_AFEC_0_LDPC_PSL_CTL_reserved_for_eco0_SHIFT           27

/* AFEC_0 :: LDPC_PSL_CTL :: THRES [26:14] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_THRES_MASK                        0x07ffc000
#define BCHP_AFEC_0_LDPC_PSL_CTL_THRES_SHIFT                       14

/* AFEC_0 :: LDPC_PSL_CTL :: reserved_for_eco1 [13:12] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_reserved_for_eco1_MASK            0x00003000
#define BCHP_AFEC_0_LDPC_PSL_CTL_reserved_for_eco1_SHIFT           12

/* AFEC_0 :: LDPC_PSL_CTL :: GAIN [11:08] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_GAIN_MASK                         0x00000f00
#define BCHP_AFEC_0_LDPC_PSL_CTL_GAIN_SHIFT                        8

/* AFEC_0 :: LDPC_PSL_CTL :: BETA [07:04] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_BETA_MASK                         0x000000f0
#define BCHP_AFEC_0_LDPC_PSL_CTL_BETA_SHIFT                        4

/* AFEC_0 :: LDPC_PSL_CTL :: PSL_RESET [03:03] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_PSL_RESET_MASK                    0x00000008
#define BCHP_AFEC_0_LDPC_PSL_CTL_PSL_RESET_SHIFT                   3

/* AFEC_0 :: LDPC_PSL_CTL :: MAX_ITER_SEL [02:02] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_MAX_ITER_SEL_MASK                 0x00000004
#define BCHP_AFEC_0_LDPC_PSL_CTL_MAX_ITER_SEL_SHIFT                2

/* AFEC_0 :: LDPC_PSL_CTL :: PSL_EXCESS_DISABLE [01:01] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_PSL_EXCESS_DISABLE_MASK           0x00000002
#define BCHP_AFEC_0_LDPC_PSL_CTL_PSL_EXCESS_DISABLE_SHIFT          1

/* AFEC_0 :: LDPC_PSL_CTL :: PSL_ENABLE [00:00] */
#define BCHP_AFEC_0_LDPC_PSL_CTL_PSL_ENABLE_MASK                   0x00000001
#define BCHP_AFEC_0_LDPC_PSL_CTL_PSL_ENABLE_SHIFT                  0

/***************************************************************************
 *LDPC_PSL_INT_THRES - PSL Integrator Threshold
 ***************************************************************************/
/* AFEC_0 :: LDPC_PSL_INT_THRES :: reserved_for_eco0 [31:27] */
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_reserved_for_eco0_MASK      0xf8000000
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_reserved_for_eco0_SHIFT     27

/* AFEC_0 :: LDPC_PSL_INT_THRES :: INT_IMIN_LIM [26:16] */
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_INT_IMIN_LIM_MASK           0x07ff0000
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_INT_IMIN_LIM_SHIFT          16

/* AFEC_0 :: LDPC_PSL_INT_THRES :: reserved_for_eco1 [15:11] */
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_reserved_for_eco1_MASK      0x0000f800
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_reserved_for_eco1_SHIFT     11

/* AFEC_0 :: LDPC_PSL_INT_THRES :: INT_IRQ_LIM [10:00] */
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_INT_IRQ_LIM_MASK            0x000007ff
#define BCHP_AFEC_0_LDPC_PSL_INT_THRES_INT_IRQ_LIM_SHIFT           0

/***************************************************************************
 *LDPC_PSL_INT - PSL Integrator Value
 ***************************************************************************/
/* AFEC_0 :: LDPC_PSL_INT :: reserved_for_eco0 [31:28] */
#define BCHP_AFEC_0_LDPC_PSL_INT_reserved_for_eco0_MASK            0xf0000000
#define BCHP_AFEC_0_LDPC_PSL_INT_reserved_for_eco0_SHIFT           28

/* AFEC_0 :: LDPC_PSL_INT :: INT_VAL [27:02] */
#define BCHP_AFEC_0_LDPC_PSL_INT_INT_VAL_MASK                      0x0ffffffc
#define BCHP_AFEC_0_LDPC_PSL_INT_INT_VAL_SHIFT                     2

/* AFEC_0 :: LDPC_PSL_INT :: reserved_for_eco1 [01:00] */
#define BCHP_AFEC_0_LDPC_PSL_INT_reserved_for_eco1_MASK            0x00000003
#define BCHP_AFEC_0_LDPC_PSL_INT_reserved_for_eco1_SHIFT           0

/***************************************************************************
 *LDPC_PSL_AVE - PSL Integrator Average Value
 ***************************************************************************/
/* AFEC_0 :: LDPC_PSL_AVE :: reserved_for_eco0 [31:28] */
#define BCHP_AFEC_0_LDPC_PSL_AVE_reserved_for_eco0_MASK            0xf0000000
#define BCHP_AFEC_0_LDPC_PSL_AVE_reserved_for_eco0_SHIFT           28

/* AFEC_0 :: LDPC_PSL_AVE :: LOOP_AVE [27:02] */
#define BCHP_AFEC_0_LDPC_PSL_AVE_LOOP_AVE_MASK                     0x0ffffffc
#define BCHP_AFEC_0_LDPC_PSL_AVE_LOOP_AVE_SHIFT                    2

/* AFEC_0 :: LDPC_PSL_AVE :: reserved_for_eco1 [01:00] */
#define BCHP_AFEC_0_LDPC_PSL_AVE_reserved_for_eco1_MASK            0x00000003
#define BCHP_AFEC_0_LDPC_PSL_AVE_reserved_for_eco1_SHIFT           0

/***************************************************************************
 *LDPC_PSL_XCS - PSL Excess Value
 ***************************************************************************/
/* AFEC_0 :: LDPC_PSL_XCS :: reserved_for_eco0 [31:19] */
#define BCHP_AFEC_0_LDPC_PSL_XCS_reserved_for_eco0_MASK            0xfff80000
#define BCHP_AFEC_0_LDPC_PSL_XCS_reserved_for_eco0_SHIFT           19

/* AFEC_0 :: LDPC_PSL_XCS :: XCS_VAL [18:00] */
#define BCHP_AFEC_0_LDPC_PSL_XCS_XCS_VAL_MASK                      0x0007ffff
#define BCHP_AFEC_0_LDPC_PSL_XCS_XCS_VAL_SHIFT                     0

/***************************************************************************
 *LDPC_PSL_FILTER - PSL Filter for ACM
 ***************************************************************************/
/* AFEC_0 :: LDPC_PSL_FILTER :: reserved_for_eco0 [31:16] */
#define BCHP_AFEC_0_LDPC_PSL_FILTER_reserved_for_eco0_MASK         0xffff0000
#define BCHP_AFEC_0_LDPC_PSL_FILTER_reserved_for_eco0_SHIFT        16

/* AFEC_0 :: LDPC_PSL_FILTER :: PSL_INT_IMAX_LIM [15:05] */
#define BCHP_AFEC_0_LDPC_PSL_FILTER_PSL_INT_IMAX_LIM_MASK          0x0000ffe0
#define BCHP_AFEC_0_LDPC_PSL_FILTER_PSL_INT_IMAX_LIM_SHIFT         5

/* AFEC_0 :: LDPC_PSL_FILTER :: PSL_IN_MODCOD [04:00] */
#define BCHP_AFEC_0_LDPC_PSL_FILTER_PSL_IN_MODCOD_MASK             0x0000001f
#define BCHP_AFEC_0_LDPC_PSL_FILTER_PSL_IN_MODCOD_SHIFT            0

/***************************************************************************
 *LDPC_MEM_POWER - Dynamic memory shut down
 ***************************************************************************/
/* AFEC_0 :: LDPC_MEM_POWER :: ENABLE_PWR_SEQ_ON [31:31] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_ENABLE_PWR_SEQ_ON_MASK          0x80000000
#define BCHP_AFEC_0_LDPC_MEM_POWER_ENABLE_PWR_SEQ_ON_SHIFT         31

/* AFEC_0 :: LDPC_MEM_POWER :: reserved0 [30:27] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_reserved0_MASK                  0x78000000
#define BCHP_AFEC_0_LDPC_MEM_POWER_reserved0_SHIFT                 27

/* AFEC_0 :: LDPC_MEM_POWER :: SAFE_COUNT [26:20] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_SAFE_COUNT_MASK                 0x07f00000
#define BCHP_AFEC_0_LDPC_MEM_POWER_SAFE_COUNT_SHIFT                20

/* AFEC_0 :: LDPC_MEM_POWER :: MOTHER_COUNT [19:16] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_MOTHER_COUNT_MASK               0x000f0000
#define BCHP_AFEC_0_LDPC_MEM_POWER_MOTHER_COUNT_SHIFT              16

/* AFEC_0 :: LDPC_MEM_POWER :: reserved1 [15:13] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_reserved1_MASK                  0x0000e000
#define BCHP_AFEC_0_LDPC_MEM_POWER_reserved1_SHIFT                 13

/* AFEC_0 :: LDPC_MEM_POWER :: DAUGHTER_COUNT [12:04] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_DAUGHTER_COUNT_MASK             0x00001ff0
#define BCHP_AFEC_0_LDPC_MEM_POWER_DAUGHTER_COUNT_SHIFT            4

/* AFEC_0 :: LDPC_MEM_POWER :: reserved2 [03:01] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_reserved2_MASK                  0x0000000e
#define BCHP_AFEC_0_LDPC_MEM_POWER_reserved2_SHIFT                 1

/* AFEC_0 :: LDPC_MEM_POWER :: ENABLE_POWER_SHUT_DOWN [00:00] */
#define BCHP_AFEC_0_LDPC_MEM_POWER_ENABLE_POWER_SHUT_DOWN_MASK     0x00000001
#define BCHP_AFEC_0_LDPC_MEM_POWER_ENABLE_POWER_SHUT_DOWN_SHIFT    0

/***************************************************************************
 *BCH_TPCTL - BCH Block Testport Control Register
 ***************************************************************************/
/* AFEC_0 :: BCH_TPCTL :: reserved_for_eco0 [31:26] */
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco0_MASK               0xfc000000
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco0_SHIFT              26

/* AFEC_0 :: BCH_TPCTL :: tp_out_sig_en [25:25] */
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_sig_en_MASK                   0x02000000
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_sig_en_SHIFT                  25

/* AFEC_0 :: BCH_TPCTL :: tp_out_sig_rst [24:24] */
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_sig_rst_MASK                  0x01000000
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_sig_rst_SHIFT                 24

/* AFEC_0 :: BCH_TPCTL :: reserved_for_eco1 [23:22] */
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco1_MASK               0x00c00000
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco1_SHIFT              22

/* AFEC_0 :: BCH_TPCTL :: tp_out_dec_phase [21:20] */
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_dec_phase_MASK                0x00300000
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_dec_phase_SHIFT               20

/* AFEC_0 :: BCH_TPCTL :: reserved_for_eco2 [19:18] */
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco2_MASK               0x000c0000
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco2_SHIFT              18

/* AFEC_0 :: BCH_TPCTL :: tp_out_dec_factor [17:16] */
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_dec_factor_MASK               0x00030000
#define BCHP_AFEC_0_BCH_TPCTL_tp_out_dec_factor_SHIFT              16

/* AFEC_0 :: BCH_TPCTL :: reserved_for_eco3 [15:00] */
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco3_MASK               0x0000ffff
#define BCHP_AFEC_0_BCH_TPCTL_reserved_for_eco3_SHIFT              0

/***************************************************************************
 *BCH_TPSIG - BCH Block Signature Analyzer
 ***************************************************************************/
/* AFEC_0 :: BCH_TPSIG :: tp_out_sig [31:00] */
#define BCHP_AFEC_0_BCH_TPSIG_tp_out_sig_MASK                      0xffffffff
#define BCHP_AFEC_0_BCH_TPSIG_tp_out_sig_SHIFT                     0

/***************************************************************************
 *BCH_CTRL - BCH Decoder Control Register
 ***************************************************************************/
/* AFEC_0 :: BCH_CTRL :: reserved_for_eco0 [31:02] */
#define BCHP_AFEC_0_BCH_CTRL_reserved_for_eco0_MASK                0xfffffffc
#define BCHP_AFEC_0_BCH_CTRL_reserved_for_eco0_SHIFT               2

/* AFEC_0 :: BCH_CTRL :: bch_cor_dis [01:01] */
#define BCHP_AFEC_0_BCH_CTRL_bch_cor_dis_MASK                      0x00000002
#define BCHP_AFEC_0_BCH_CTRL_bch_cor_dis_SHIFT                     1

/* AFEC_0 :: BCH_CTRL :: bch_enable [00:00] */
#define BCHP_AFEC_0_BCH_CTRL_bch_enable_MASK                       0x00000001
#define BCHP_AFEC_0_BCH_CTRL_bch_enable_SHIFT                      0

/***************************************************************************
 *BCH_DECNBLK - BCH Number of Block Counter
 ***************************************************************************/
/* AFEC_0 :: BCH_DECNBLK :: bch_nblk [31:00] */
#define BCHP_AFEC_0_BCH_DECNBLK_bch_nblk_MASK                      0xffffffff
#define BCHP_AFEC_0_BCH_DECNBLK_bch_nblk_SHIFT                     0

/***************************************************************************
 *BCH_DECCBLK - BCH Number of Corrected Block Counter
 ***************************************************************************/
/* AFEC_0 :: BCH_DECCBLK :: bch_cblk [31:00] */
#define BCHP_AFEC_0_BCH_DECCBLK_bch_cblk_MASK                      0xffffffff
#define BCHP_AFEC_0_BCH_DECCBLK_bch_cblk_SHIFT                     0

/***************************************************************************
 *BCH_DECBBLK - BCH Number of Bad Block Counter
 ***************************************************************************/
/* AFEC_0 :: BCH_DECBBLK :: bch_bblk [31:00] */
#define BCHP_AFEC_0_BCH_DECBBLK_bch_bblk_MASK                      0xffffffff
#define BCHP_AFEC_0_BCH_DECBBLK_bch_bblk_SHIFT                     0

/***************************************************************************
 *BCH_DECCBIT - BCH Number of Corrected Bit Counter
 ***************************************************************************/
/* AFEC_0 :: BCH_DECCBIT :: bch_cbit [31:00] */
#define BCHP_AFEC_0_BCH_DECCBIT_bch_cbit_MASK                      0xffffffff
#define BCHP_AFEC_0_BCH_DECCBIT_bch_cbit_SHIFT                     0

/***************************************************************************
 *BCH_DECMCOR - BCH Number of Miscorrected Block Counter
 ***************************************************************************/
/* AFEC_0 :: BCH_DECMCOR :: reserved_for_eco0 [31:16] */
#define BCHP_AFEC_0_BCH_DECMCOR_reserved_for_eco0_MASK             0xffff0000
#define BCHP_AFEC_0_BCH_DECMCOR_reserved_for_eco0_SHIFT            16

/* AFEC_0 :: BCH_DECMCOR :: bch_miscor [15:00] */
#define BCHP_AFEC_0_BCH_DECMCOR_bch_miscor_MASK                    0x0000ffff
#define BCHP_AFEC_0_BCH_DECMCOR_bch_miscor_SHIFT                   0

/***************************************************************************
 *BCH_BBHDR0 - BBHEADER Register 0
 ***************************************************************************/
/* AFEC_0 :: BCH_BBHDR0 :: reserved_for_eco0 [31:16] */
#define BCHP_AFEC_0_BCH_BBHDR0_reserved_for_eco0_MASK              0xffff0000
#define BCHP_AFEC_0_BCH_BBHDR0_reserved_for_eco0_SHIFT             16

/* AFEC_0 :: BCH_BBHDR0 :: matype [15:00] */
#define BCHP_AFEC_0_BCH_BBHDR0_matype_MASK                         0x0000ffff
#define BCHP_AFEC_0_BCH_BBHDR0_matype_SHIFT                        0

/***************************************************************************
 *BCH_BBHDR1 - BBHEADER Register 1
 ***************************************************************************/
/* AFEC_0 :: BCH_BBHDR1 :: upl_bbheader [31:16] */
#define BCHP_AFEC_0_BCH_BBHDR1_upl_bbheader_MASK                   0xffff0000
#define BCHP_AFEC_0_BCH_BBHDR1_upl_bbheader_SHIFT                  16

/* AFEC_0 :: BCH_BBHDR1 :: dfl_bbheader [15:00] */
#define BCHP_AFEC_0_BCH_BBHDR1_dfl_bbheader_MASK                   0x0000ffff
#define BCHP_AFEC_0_BCH_BBHDR1_dfl_bbheader_SHIFT                  0

/***************************************************************************
 *BCH_BBHDR2 - BBHEADER Register 2
 ***************************************************************************/
/* AFEC_0 :: BCH_BBHDR2 :: sync_bbheader [31:24] */
#define BCHP_AFEC_0_BCH_BBHDR2_sync_bbheader_MASK                  0xff000000
#define BCHP_AFEC_0_BCH_BBHDR2_sync_bbheader_SHIFT                 24

/* AFEC_0 :: BCH_BBHDR2 :: syncd [23:08] */
#define BCHP_AFEC_0_BCH_BBHDR2_syncd_MASK                          0x00ffff00
#define BCHP_AFEC_0_BCH_BBHDR2_syncd_SHIFT                         8

/* AFEC_0 :: BCH_BBHDR2 :: crc_bbheader [07:00] */
#define BCHP_AFEC_0_BCH_BBHDR2_crc_bbheader_MASK                   0x000000ff
#define BCHP_AFEC_0_BCH_BBHDR2_crc_bbheader_SHIFT                  0

/***************************************************************************
 *BCH_BBHDR3 - BBHEADER Register 3
 ***************************************************************************/
/* AFEC_0 :: BCH_BBHDR3 :: reacquire_syncd [31:31] */
#define BCHP_AFEC_0_BCH_BBHDR3_reacquire_syncd_MASK                0x80000000
#define BCHP_AFEC_0_BCH_BBHDR3_reacquire_syncd_SHIFT               31

/* AFEC_0 :: BCH_BBHDR3 :: reserved_for_eco0 [30:23] */
#define BCHP_AFEC_0_BCH_BBHDR3_reserved_for_eco0_MASK              0x7f800000
#define BCHP_AFEC_0_BCH_BBHDR3_reserved_for_eco0_SHIFT             23

/* AFEC_0 :: BCH_BBHDR3 :: sel_stream [22:22] */
#define BCHP_AFEC_0_BCH_BBHDR3_sel_stream_MASK                     0x00400000
#define BCHP_AFEC_0_BCH_BBHDR3_sel_stream_SHIFT                    22

/* AFEC_0 :: BCH_BBHDR3 :: sel_dfl [21:19] */
#define BCHP_AFEC_0_BCH_BBHDR3_sel_dfl_MASK                        0x00380000
#define BCHP_AFEC_0_BCH_BBHDR3_sel_dfl_SHIFT                       19

/* AFEC_0 :: BCH_BBHDR3 :: sel_matype [18:18] */
#define BCHP_AFEC_0_BCH_BBHDR3_sel_matype_MASK                     0x00040000
#define BCHP_AFEC_0_BCH_BBHDR3_sel_matype_SHIFT                    18

/* AFEC_0 :: BCH_BBHDR3 :: sel_upl [17:17] */
#define BCHP_AFEC_0_BCH_BBHDR3_sel_upl_MASK                        0x00020000
#define BCHP_AFEC_0_BCH_BBHDR3_sel_upl_SHIFT                       17

/* AFEC_0 :: BCH_BBHDR3 :: sel_sync [16:16] */
#define BCHP_AFEC_0_BCH_BBHDR3_sel_sync_MASK                       0x00010000
#define BCHP_AFEC_0_BCH_BBHDR3_sel_sync_SHIFT                      16

/* AFEC_0 :: BCH_BBHDR3 :: reserved_for_eco1 [15:04] */
#define BCHP_AFEC_0_BCH_BBHDR3_reserved_for_eco1_MASK              0x0000fff0
#define BCHP_AFEC_0_BCH_BBHDR3_reserved_for_eco1_SHIFT             4

/* AFEC_0 :: BCH_BBHDR3 :: bch_good_en [03:03] */
#define BCHP_AFEC_0_BCH_BBHDR3_bch_good_en_MASK                    0x00000008
#define BCHP_AFEC_0_BCH_BBHDR3_bch_good_en_SHIFT                   3

/* AFEC_0 :: BCH_BBHDR3 :: crc8_good_en [02:02] */
#define BCHP_AFEC_0_BCH_BBHDR3_crc8_good_en_MASK                   0x00000004
#define BCHP_AFEC_0_BCH_BBHDR3_crc8_good_en_SHIFT                  2

/* AFEC_0 :: BCH_BBHDR3 :: rec_syncd_too_large_en [01:01] */
#define BCHP_AFEC_0_BCH_BBHDR3_rec_syncd_too_large_en_MASK         0x00000002
#define BCHP_AFEC_0_BCH_BBHDR3_rec_syncd_too_large_en_SHIFT        1

/* AFEC_0 :: BCH_BBHDR3 :: rec_syncd_too_small_en [00:00] */
#define BCHP_AFEC_0_BCH_BBHDR3_rec_syncd_too_small_en_MASK         0x00000001
#define BCHP_AFEC_0_BCH_BBHDR3_rec_syncd_too_small_en_SHIFT        0

/***************************************************************************
 *BCH_BBHDR4 - BBHEADER Register 4
 ***************************************************************************/
/* AFEC_0 :: BCH_BBHDR4 :: dfl [31:16] */
#define BCHP_AFEC_0_BCH_BBHDR4_dfl_MASK                            0xffff0000
#define BCHP_AFEC_0_BCH_BBHDR4_dfl_SHIFT                           16

/* AFEC_0 :: BCH_BBHDR4 :: upl [15:00] */
#define BCHP_AFEC_0_BCH_BBHDR4_upl_MASK                            0x0000ffff
#define BCHP_AFEC_0_BCH_BBHDR4_upl_SHIFT                           0

/***************************************************************************
 *BCH_BBHDR5 - BBHEADER Register 5
 ***************************************************************************/
/* AFEC_0 :: BCH_BBHDR5 :: reserved_for_eco0 [31:25] */
#define BCHP_AFEC_0_BCH_BBHDR5_reserved_for_eco0_MASK              0xfe000000
#define BCHP_AFEC_0_BCH_BBHDR5_reserved_for_eco0_SHIFT             25

/* AFEC_0 :: BCH_BBHDR5 :: stream [24:24] */
#define BCHP_AFEC_0_BCH_BBHDR5_stream_MASK                         0x01000000
#define BCHP_AFEC_0_BCH_BBHDR5_stream_SHIFT                        24

/* AFEC_0 :: BCH_BBHDR5 :: sync [23:16] */
#define BCHP_AFEC_0_BCH_BBHDR5_sync_MASK                           0x00ff0000
#define BCHP_AFEC_0_BCH_BBHDR5_sync_SHIFT                          16

/* AFEC_0 :: BCH_BBHDR5 :: matype [15:00] */
#define BCHP_AFEC_0_BCH_BBHDR5_matype_MASK                         0x0000ffff
#define BCHP_AFEC_0_BCH_BBHDR5_matype_SHIFT                        0

/***************************************************************************
 *BCH_MPLCK - MPEG Lock Detector Configuration Register
 ***************************************************************************/
/* AFEC_0 :: BCH_MPLCK :: mp_acb [31:24] */
#define BCHP_AFEC_0_BCH_MPLCK_mp_acb_MASK                          0xff000000
#define BCHP_AFEC_0_BCH_MPLCK_mp_acb_SHIFT                         24

/* AFEC_0 :: BCH_MPLCK :: mp_act [23:16] */
#define BCHP_AFEC_0_BCH_MPLCK_mp_act_MASK                          0x00ff0000
#define BCHP_AFEC_0_BCH_MPLCK_mp_act_SHIFT                         16

/* AFEC_0 :: BCH_MPLCK :: mp_rtb [15:08] */
#define BCHP_AFEC_0_BCH_MPLCK_mp_rtb_MASK                          0x0000ff00
#define BCHP_AFEC_0_BCH_MPLCK_mp_rtb_SHIFT                         8

/* AFEC_0 :: BCH_MPLCK :: mp_rtt [07:00] */
#define BCHP_AFEC_0_BCH_MPLCK_mp_rtt_MASK                          0x000000ff
#define BCHP_AFEC_0_BCH_MPLCK_mp_rtt_SHIFT                         0

/***************************************************************************
 *BCH_MPCFG - MPEG Packetizer Configuration Register
 ***************************************************************************/
/* AFEC_0 :: BCH_MPCFG :: reserved_for_eco0 [31:06] */
#define BCHP_AFEC_0_BCH_MPCFG_reserved_for_eco0_MASK               0xffffffc0
#define BCHP_AFEC_0_BCH_MPCFG_reserved_for_eco0_SHIFT              6

/* AFEC_0 :: BCH_MPCFG :: mpeg_err_mode [05:04] */
#define BCHP_AFEC_0_BCH_MPCFG_mpeg_err_mode_MASK                   0x00000030
#define BCHP_AFEC_0_BCH_MPCFG_mpeg_err_mode_SHIFT                  4

/* AFEC_0 :: BCH_MPCFG :: reserved_for_eco1 [03:00] */
#define BCHP_AFEC_0_BCH_MPCFG_reserved_for_eco1_MASK               0x0000000f
#define BCHP_AFEC_0_BCH_MPCFG_reserved_for_eco1_SHIFT              0

/***************************************************************************
 *BCH_SMCFG - Smoother FIFO Configuration Register
 ***************************************************************************/
/* AFEC_0 :: BCH_SMCFG :: frm_fifo_max_level [31:29] */
#define BCHP_AFEC_0_BCH_SMCFG_frm_fifo_max_level_MASK              0xe0000000
#define BCHP_AFEC_0_BCH_SMCFG_frm_fifo_max_level_SHIFT             29

/* AFEC_0 :: BCH_SMCFG :: reserved_for_eco0 [28:28] */
#define BCHP_AFEC_0_BCH_SMCFG_reserved_for_eco0_MASK               0x10000000
#define BCHP_AFEC_0_BCH_SMCFG_reserved_for_eco0_SHIFT              28

/* AFEC_0 :: BCH_SMCFG :: fifo_min_level [27:16] */
#define BCHP_AFEC_0_BCH_SMCFG_fifo_min_level_MASK                  0x0fff0000
#define BCHP_AFEC_0_BCH_SMCFG_fifo_min_level_SHIFT                 16

/* AFEC_0 :: BCH_SMCFG :: tei_en [15:15] */
#define BCHP_AFEC_0_BCH_SMCFG_tei_en_MASK                          0x00008000
#define BCHP_AFEC_0_BCH_SMCFG_tei_en_SHIFT                         15

/* AFEC_0 :: BCH_SMCFG :: use_out_req_pedge [14:14] */
#define BCHP_AFEC_0_BCH_SMCFG_use_out_req_pedge_MASK               0x00004000
#define BCHP_AFEC_0_BCH_SMCFG_use_out_req_pedge_SHIFT              14

/* AFEC_0 :: BCH_SMCFG :: reserved_for_eco1 [13:12] */
#define BCHP_AFEC_0_BCH_SMCFG_reserved_for_eco1_MASK               0x00003000
#define BCHP_AFEC_0_BCH_SMCFG_reserved_for_eco1_SHIFT              12

/* AFEC_0 :: BCH_SMCFG :: outff_pfill [11:00] */
#define BCHP_AFEC_0_BCH_SMCFG_outff_pfill_MASK                     0x00000fff
#define BCHP_AFEC_0_BCH_SMCFG_outff_pfill_SHIFT                    0

#endif /* #ifndef BCHP_AFEC_0_H__ */

/* End of File */
