// Seed: 1519143169
module module_0 ();
  for (id_1 = 1; id_1; id_1 += -1'd0) begin : LABEL_0
    logic id_2;
    ;
  end
  assign id_1 = id_1 & -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd82,
    parameter id_16 = 32'd88,
    parameter id_30 = 32'd3,
    parameter id_6  = 32'd61
) (
    input tri0 id_0,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3#(
        .id_28 (-1 == 1),
        .id_29 (1),
        ._id_30(1),
        .id_31 (-1'h0),
        .id_32 (-1),
        .id_33 (1),
        .id_34 (1),
        .id_35 (1'd0),
        .id_36 (1)
    ),
    input tri id_4,
    input supply0 id_5,
    output uwire _id_6,
    input wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply1 _id_10,
    input uwire id_11,
    output wand id_12,
    output tri id_13
    , id_37,
    output wand id_14,
    input tri0 id_15,
    input tri1 _id_16,
    output wand id_17,
    input uwire id_18,
    input tri1 id_19,
    output wor id_20,
    input tri0 id_21,
    input tri0 id_22,
    input uwire id_23,
    output logic id_24,
    input uwire id_25,
    input tri id_26
);
  struct packed {
    real  id_38;
    logic id_39;
    struct packed {
      logic id_40[id_16  +  id_6 : id_10];
      logic id_41;
      logic id_42;
      logic id_43;
      logic id_44[id_30 : 1];
    } id_45 = 1'h0;
  } id_46;
  assign id_24 = -1;
  assign id_46.id_40 = id_19;
  final id_24 = -1;
  logic id_47;
  module_0 modCall_1 ();
  logic id_48;
endmodule
