#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 24 03:50:25 2023
# Process ID: 4189
# Current directory: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src
# Command line: vivado
# Log file: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/vivado.log
# Journal file: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/vivado.jou
# Running On: gralerfics-HP-ZHAN-66-Pro-G1-MT, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 16585 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/Vivado_init.tcl'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/ip'.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 04:07:38 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 04:07:38 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B408DBA
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 04:52:36 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 04:52:36 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 06:47:12 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 06:47:12 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 10:48:21 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 10:48:21 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9405.402 ; gain = 341.828 ; free physical = 357 ; free virtual = 24029
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:19]
INFO: [Synth 8-3491] module 'clk_vga_generator' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/clk_vga_generator_stub.vhdl:5' bound to instance 'clk_vga_gen' of component 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:246]
INFO: [Synth 8-638] synthesizing module 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/clk_vga_generator_stub.vhdl:15]
INFO: [Synth 8-3491] module 'display_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:9' bound to instance 'disp_ctrl' of component 'display_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:254]
INFO: [Synth 8-638] synthesizing module 'display_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:20]
INFO: [Synth 8-3491] module 'display_ram' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/display_ram_stub.vhdl:5' bound to instance 'disp_ram' of component 'display_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:266]
INFO: [Synth 8-638] synthesizing module 'display_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/display_ram_stub.vhdl:19]
INFO: [Synth 8-3491] module 'player_state' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:7' bound to instance 'p_state' of component 'player_state' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:284]
INFO: [Synth 8-638] synthesizing module 'player_state' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'player_state' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:19]
INFO: [Synth 8-3491] module 'angle_coord_lookat' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:8' bound to instance 'ac_cvt' of component 'angle_coord_lookat' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:295]
INFO: [Synth 8-638] synthesizing module 'angle_coord_lookat' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:17]
INFO: [Synth 8-3491] module 'angle_coord_convertor' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:8' bound to instance 'ac_cvt_h' of component 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:27]
INFO: [Synth 8-638] synthesizing module 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'angle_coord_convertor' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:17]
INFO: [Synth 8-3491] module 'angle_coord_convertor' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:8' bound to instance 'ac_cvt_v' of component 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'angle_coord_lookat' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:17]
INFO: [Synth 8-3491] module 'viewport_base_vec' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:8' bound to instance 'vp_base_gen' of component 'viewport_base_vec' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:302]
INFO: [Synth 8-638] synthesizing module 'viewport_base_vec' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'viewport_base_vec' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:17]
	Parameter period bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'frequency_divider' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:7' bound to instance 'freq_div' of component 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:312]
INFO: [Synth 8-638] synthesizing module 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter period bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_divider' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter H_LEFT bound to: 0 - type: integer 
	Parameter H_RIGHT bound to: 320 - type: integer 
	Parameter V_TOP bound to: 0 - type: integer 
	Parameter V_BOTTOM bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'viewport_scanner' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:8' bound to instance 'view_scan' of component 'viewport_scanner' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:323]
INFO: [Synth 8-638] synthesizing module 'viewport_scanner' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:23]
	Parameter H_LEFT bound to: 0 - type: integer 
	Parameter H_RIGHT bound to: 320 - type: integer 
	Parameter V_TOP bound to: 0 - type: integer 
	Parameter V_BOTTOM bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 'tracers_idle' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:27]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'viewport_scanner' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:23]
INFO: [Synth 8-3491] module 'viewport_pixel_info_gen' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:9' bound to instance 'vp_info_gen' of component 'viewport_pixel_info_gen' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:362]
INFO: [Synth 8-638] synthesizing module 'viewport_pixel_info_gen' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'viewport_pixel_info_gen' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:19]
INFO: [Synth 8-3491] module 'map_ram' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/map_ram_stub.vhdl:5' bound to instance 'mp_ram' of component 'map_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:375]
INFO: [Synth 8-638] synthesizing module 'map_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/map_ram_stub.vhdl:23]
INFO: [Synth 8-3491] module 'map_ram_read_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:8' bound to instance 'mp_ram_r_ctrl' of component 'map_ram_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:391]
INFO: [Synth 8-638] synthesizing module 'map_ram_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'map_ram_read_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:21]
INFO: [Synth 8-3491] module 'texture_rom' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/texture_rom_stub.vhdl:5' bound to instance 'txt_rom' of component 'texture_rom' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:405]
INFO: [Synth 8-638] synthesizing module 'texture_rom' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/texture_rom_stub.vhdl:15]
INFO: [Synth 8-3491] module 'texture_rom_read_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:8' bound to instance 'txt_rom_r_ctrl' of component 'texture_rom_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:413]
INFO: [Synth 8-638] synthesizing module 'texture_rom_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'texture_rom_read_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:21]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-638] synthesizing module 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:33]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:92]
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_col' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:165]
INFO: [Synth 8-638] synthesizing module 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'plane_collision' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:17]
INFO: [Synth 8-3491] module 'texture_idx_generator' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:9' bound to instance 'txt_idx_gen' of component 'texture_idx_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:183]
INFO: [Synth 8-638] synthesizing module 'texture_idx_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'texture_idx_generator' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:18]
WARNING: [Synth 8-614] signal 'block_info_addr' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_3' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_3' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'color_addr' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_4' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_4' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_5' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_5' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'txt_idx' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'start_block_p' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'out_of_map' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'tracer' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:33]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'display_ram_write_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:8' bound to instance 'disp_ram_w_ctrl' of component 'display_ram_write_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:466]
INFO: [Synth 8-638] synthesizing module 'display_ram_write_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:20]
WARNING: [Synth 8-614] signal 'en_in' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'display_ram_write_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:20]
INFO: [Synth 8-3491] module 'seven_segments_display_driver' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:10' bound to instance 'seven_segs_driver' of component 'seven_segments_display_driver' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:501]
INFO: [Synth 8-638] synthesizing module 'seven_segments_display_driver' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:20]
	Parameter period bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'frequency_divider' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:7' bound to instance 'freq_div' of component 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:50]
INFO: [Synth 8-638] synthesizing module 'frequency_divider__parameterized1' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter period bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_divider__parameterized1' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
INFO: [Synth 8-3491] module 'decoder_3_to_8' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:7' bound to instance 'decoder' of component 'decoder_3_to_8' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'decoder_3_to_8' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_to_8' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:15]
INFO: [Synth 8-3491] module 'seven_segments_display_decoder' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:8' bound to instance 'seven_seg_dec' of component 'seven_segments_display_decoder' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:85]
INFO: [Synth 8-638] synthesizing module 'seven_segments_display_decoder' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segments_display_decoder' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segments_display_driver' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:19]
WARNING: [Synth 8-3848] Net num_in[7] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[6] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[5] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[4] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[3] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[2] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[1] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[0] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9511.340 ; gain = 447.766 ; free physical = 421 ; free virtual = 24100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9526.184 ; gain = 462.609 ; free physical = 423 ; free virtual = 24103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9526.184 ; gain = 462.609 ; free physical = 423 ; free virtual = 24103
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.dcp' for cell 'clk_vga_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/display_ram/display_ram.dcp' for cell 'disp_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/map_ram/map_ram.dcp' for cell 'mp_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/texture_rom/texture_rom.dcp' for cell 'txt_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9546.965 ; gain = 0.000 ; free physical = 405 ; free virtual = 24088
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'clk_vga_gen/inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'clk_vga_gen/inst'
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'clk_vga_gen/inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'clk_vga_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc]
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9696.812 ; gain = 0.000 ; free physical = 287 ; free virtual = 23976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 9785.355 ; gain = 721.781 ; free physical = 168 ; free virtual = 23895
83 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 9785.355 ; gain = 964.188 ; free physical = 168 ; free virtual = 23895
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
synth_design -dataflow -name dfv_1
Command: synth_design -dataflow -name dfv_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9824.875 ; gain = 39.520 ; free physical = 161 ; free virtual = 23763
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:19]
INFO: [Synth 8-3491] module 'clk_vga_generator' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/clk_vga_generator_stub.vhdl:5' bound to instance 'clk_vga_gen' of component 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:246]
INFO: [Synth 8-638] synthesizing module 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/clk_vga_generator_stub.vhdl:15]
INFO: [Synth 8-3491] module 'display_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:9' bound to instance 'disp_ctrl' of component 'display_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:254]
INFO: [Synth 8-638] synthesizing module 'display_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:20]
INFO: [Synth 8-3491] module 'display_ram' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/display_ram_stub.vhdl:5' bound to instance 'disp_ram' of component 'display_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:266]
INFO: [Synth 8-638] synthesizing module 'display_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/display_ram_stub.vhdl:19]
INFO: [Synth 8-3491] module 'player_state' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:7' bound to instance 'p_state' of component 'player_state' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:284]
INFO: [Synth 8-638] synthesizing module 'player_state' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'player_state' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:19]
INFO: [Synth 8-3491] module 'angle_coord_lookat' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:8' bound to instance 'ac_cvt' of component 'angle_coord_lookat' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:295]
INFO: [Synth 8-638] synthesizing module 'angle_coord_lookat' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:17]
INFO: [Synth 8-3491] module 'angle_coord_convertor' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:8' bound to instance 'ac_cvt_h' of component 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:27]
INFO: [Synth 8-638] synthesizing module 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'angle_coord_convertor' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:17]
INFO: [Synth 8-3491] module 'angle_coord_convertor' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:8' bound to instance 'ac_cvt_v' of component 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'angle_coord_lookat' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:17]
INFO: [Synth 8-3491] module 'viewport_base_vec' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:8' bound to instance 'vp_base_gen' of component 'viewport_base_vec' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:302]
INFO: [Synth 8-638] synthesizing module 'viewport_base_vec' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'viewport_base_vec' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:17]
	Parameter period bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'frequency_divider' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:7' bound to instance 'freq_div' of component 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:312]
INFO: [Synth 8-638] synthesizing module 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter period bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_divider' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter H_LEFT bound to: 0 - type: integer 
	Parameter H_RIGHT bound to: 320 - type: integer 
	Parameter V_TOP bound to: 0 - type: integer 
	Parameter V_BOTTOM bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'viewport_scanner' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:8' bound to instance 'view_scan' of component 'viewport_scanner' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:323]
INFO: [Synth 8-638] synthesizing module 'viewport_scanner' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:23]
	Parameter H_LEFT bound to: 0 - type: integer 
	Parameter H_RIGHT bound to: 320 - type: integer 
	Parameter V_TOP bound to: 0 - type: integer 
	Parameter V_BOTTOM bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 'tracers_idle' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:27]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'viewport_scanner' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:23]
INFO: [Synth 8-3491] module 'viewport_pixel_info_gen' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:9' bound to instance 'vp_info_gen' of component 'viewport_pixel_info_gen' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:362]
INFO: [Synth 8-638] synthesizing module 'viewport_pixel_info_gen' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'viewport_pixel_info_gen' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:19]
INFO: [Synth 8-3491] module 'map_ram' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/map_ram_stub.vhdl:5' bound to instance 'mp_ram' of component 'map_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:375]
INFO: [Synth 8-638] synthesizing module 'map_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/map_ram_stub.vhdl:23]
INFO: [Synth 8-3491] module 'map_ram_read_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:8' bound to instance 'mp_ram_r_ctrl' of component 'map_ram_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:391]
INFO: [Synth 8-638] synthesizing module 'map_ram_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'map_ram_read_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:21]
INFO: [Synth 8-3491] module 'texture_rom' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/texture_rom_stub.vhdl:5' bound to instance 'txt_rom' of component 'texture_rom' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:405]
INFO: [Synth 8-638] synthesizing module 'texture_rom' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/texture_rom_stub.vhdl:15]
INFO: [Synth 8-3491] module 'texture_rom_read_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:8' bound to instance 'txt_rom_r_ctrl' of component 'texture_rom_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:413]
INFO: [Synth 8-638] synthesizing module 'texture_rom_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'texture_rom_read_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:21]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-638] synthesizing module 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:33]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:92]
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_col' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:165]
INFO: [Synth 8-638] synthesizing module 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'plane_collision' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:17]
INFO: [Synth 8-3491] module 'texture_idx_generator' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:9' bound to instance 'txt_idx_gen' of component 'texture_idx_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:183]
INFO: [Synth 8-638] synthesizing module 'texture_idx_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'texture_idx_generator' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:18]
WARNING: [Synth 8-614] signal 'block_info_addr' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_3' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_3' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'color_addr' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_4' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_4' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_5' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_5' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'txt_idx' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'start_block_p' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'out_of_map' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'tracer' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:33]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'display_ram_write_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:8' bound to instance 'disp_ram_w_ctrl' of component 'display_ram_write_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:466]
INFO: [Synth 8-638] synthesizing module 'display_ram_write_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:20]
WARNING: [Synth 8-614] signal 'en_in' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'display_ram_write_controller' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:20]
INFO: [Synth 8-3491] module 'seven_segments_display_driver' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:10' bound to instance 'seven_segs_driver' of component 'seven_segments_display_driver' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:501]
INFO: [Synth 8-638] synthesizing module 'seven_segments_display_driver' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:20]
	Parameter period bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'frequency_divider' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:7' bound to instance 'freq_div' of component 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:50]
INFO: [Synth 8-638] synthesizing module 'frequency_divider__parameterized1' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter period bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_divider__parameterized1' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
INFO: [Synth 8-3491] module 'decoder_3_to_8' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:7' bound to instance 'decoder' of component 'decoder_3_to_8' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'decoder_3_to_8' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_to_8' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:15]
INFO: [Synth 8-3491] module 'seven_segments_display_decoder' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:8' bound to instance 'seven_seg_dec' of component 'seven_segments_display_decoder' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:85]
INFO: [Synth 8-638] synthesizing module 'seven_segments_display_decoder' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segments_display_decoder' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segments_display_driver' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:20]

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 
WARNING: [Synth 8-3848] Net addr in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net data_n in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net bcd in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net en_dp in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net segs_n in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net clk_sys in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net rst in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net pulse in module/entity seven_segments_display_driver does not have driver.
WARNING: [Synth 8-3848] Net pixel[x] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net pixel[y] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net pos_in[x] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net pos_in[y] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net pos_in[z] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net angle_in[x] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net angle_in[y] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net clk_sys in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net rst in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net en_in in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net addrs[0] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net addrs[1] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net addrs[2] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net addrs[3] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net addrs[4] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net addrs[5] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[0][r] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[0][g] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[0][b] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[1][r] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[1][g] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[1][b] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[2][r] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[2][g] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[2][b] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[3][r] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[3][g] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[3][b] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[4][r] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[4][g] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[4][b] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[5][r] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[5][g] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net datas[5][b] in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net read_tick in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net read_addr in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net read_data in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net clk_sys in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net rst in module/entity top_module does not have driver.
WARNING: [Synth 8-3848] Net pulse in module/entity top_module does not have driver.
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:19]
WARNING: [Synth 8-7129] Port anodes_n[7] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[6] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[5] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[4] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port anodes_n[0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[4] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[5] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[6] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port segs_n[7] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_sys in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[7][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[7][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[7][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[7][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[6][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[6][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[6][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[6][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[5][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[5][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[5][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[5][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[4][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[4][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[4][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[4][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[3][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[3][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[3][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[3][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[2][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[2][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[2][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[2][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[1][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[1][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[1][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[1][0] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[0][3] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[0][2] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[0][1] in module seven_segments_display_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port nums[0][0] in module seven_segments_display_driver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9927.625 ; gain = 142.270 ; free physical = 348 ; free virtual = 23862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9927.625 ; gain = 142.270 ; free physical = 349 ; free virtual = 23863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9927.625 ; gain = 142.270 ; free physical = 349 ; free virtual = 23863
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/display_ram/display_ram.dcp' for cell 'disp_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/map_ram/map_ram.dcp' for cell 'mp_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/texture_rom/texture_rom.dcp' for cell 'txt_rom'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.dcp' for cell 'clk_vga_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9927.625 ; gain = 0.000 ; free physical = 344 ; free virtual = 23860
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_vga_gen/clk_sys' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'clk_vga_gen/inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'clk_vga_gen/inst'
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'clk_vga_gen/inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'clk_vga_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_sys'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'clk_sys'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'vgaout[hsync_n]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'vgaout[vsync_n]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'vgaout[hsync_n]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vgaout[vsync_n]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'vgaout[hsync_n]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'vgaout[vsync_n]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][b][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][g][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'vgaout[color][r][0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[7]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[6]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[5]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[4]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'segs_n[2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'segs_n[3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'segs_n[4]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'segs_n[5]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'segs_n[6]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'segs_n[7]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[7]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[6]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[5]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[4]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'segs_n[2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'segs_n[3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'segs_n[4]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'segs_n[5]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'segs_n[6]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'segs_n[7]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[7]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[6]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[5]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[4]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[3]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[2]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'anodes_n[0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:100]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc:100]
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10019.449 ; gain = 0.000 ; free physical = 260 ; free virtual = 23778
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10064.473 ; gain = 279.117 ; free physical = 208 ; free virtual = 23745
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10064.473 ; gain = 279.117 ; free physical = 208 ; free virtual = 23745
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 11:26:15 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 11:26:15 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
current_design rtl_1
close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 669 ; free virtual = 22795
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:19]
INFO: [Synth 8-3491] module 'clk_vga_generator' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/clk_vga_generator_stub.vhdl:5' bound to instance 'clk_vga_gen' of component 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:246]
INFO: [Synth 8-638] synthesizing module 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/clk_vga_generator_stub.vhdl:15]
INFO: [Synth 8-3491] module 'display_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:9' bound to instance 'disp_ctrl' of component 'display_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:254]
INFO: [Synth 8-638] synthesizing module 'display_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (1#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/display_controller.vhd:20]
INFO: [Synth 8-3491] module 'display_ram' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/display_ram_stub.vhdl:5' bound to instance 'disp_ram' of component 'display_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:266]
INFO: [Synth 8-638] synthesizing module 'display_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/display_ram_stub.vhdl:19]
INFO: [Synth 8-3491] module 'player_state' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:7' bound to instance 'p_state' of component 'player_state' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:284]
INFO: [Synth 8-638] synthesizing module 'player_state' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'player_state' (2#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/player_state.vhd:19]
INFO: [Synth 8-3491] module 'angle_coord_lookat' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:8' bound to instance 'ac_cvt' of component 'angle_coord_lookat' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:295]
INFO: [Synth 8-638] synthesizing module 'angle_coord_lookat' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:17]
INFO: [Synth 8-3491] module 'angle_coord_convertor' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:8' bound to instance 'ac_cvt_h' of component 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:27]
INFO: [Synth 8-638] synthesizing module 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'angle_coord_convertor' (3#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:17]
INFO: [Synth 8-3491] module 'angle_coord_convertor' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_convertor.vhd:8' bound to instance 'ac_cvt_v' of component 'angle_coord_convertor' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'angle_coord_lookat' (4#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/angle_coord_lookat.vhd:17]
INFO: [Synth 8-3491] module 'viewport_base_vec' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:8' bound to instance 'vp_base_gen' of component 'viewport_base_vec' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:302]
INFO: [Synth 8-638] synthesizing module 'viewport_base_vec' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'viewport_base_vec' (5#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_base_vec.vhd:17]
	Parameter period bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'frequency_divider' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:7' bound to instance 'freq_div' of component 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:312]
INFO: [Synth 8-638] synthesizing module 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter period bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_divider' (6#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter H_LEFT bound to: 0 - type: integer 
	Parameter H_RIGHT bound to: 320 - type: integer 
	Parameter V_TOP bound to: 0 - type: integer 
	Parameter V_BOTTOM bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'viewport_scanner' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:8' bound to instance 'view_scan' of component 'viewport_scanner' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:323]
INFO: [Synth 8-638] synthesizing module 'viewport_scanner' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:23]
	Parameter H_LEFT bound to: 0 - type: integer 
	Parameter H_RIGHT bound to: 320 - type: integer 
	Parameter V_TOP bound to: 0 - type: integer 
	Parameter V_BOTTOM bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 'tracers_idle' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:27]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'viewport_scanner' (7#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/display/viewport_scanner.vhd:23]
INFO: [Synth 8-3491] module 'viewport_pixel_info_gen' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:9' bound to instance 'vp_info_gen' of component 'viewport_pixel_info_gen' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:362]
INFO: [Synth 8-638] synthesizing module 'viewport_pixel_info_gen' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'viewport_pixel_info_gen' (8#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/viewport_pixel_info_gen.vhd:19]
INFO: [Synth 8-3491] module 'map_ram' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/map_ram_stub.vhdl:5' bound to instance 'mp_ram' of component 'map_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:375]
INFO: [Synth 8-638] synthesizing module 'map_ram' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/map_ram_stub.vhdl:23]
INFO: [Synth 8-3491] module 'map_ram_read_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:8' bound to instance 'mp_ram_r_ctrl' of component 'map_ram_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:391]
INFO: [Synth 8-638] synthesizing module 'map_ram_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'map_ram_read_controller' (9#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/map_ram_read_controller.vhd:21]
INFO: [Synth 8-3491] module 'texture_rom' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/texture_rom_stub.vhdl:5' bound to instance 'txt_rom' of component 'texture_rom' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:405]
INFO: [Synth 8-638] synthesizing module 'texture_rom' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/.Xil/Vivado-4189-gralerfics-HP-ZHAN-66-Pro-G1-MT/realtime/texture_rom_stub.vhdl:15]
INFO: [Synth 8-3491] module 'texture_rom_read_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:8' bound to instance 'txt_rom_r_ctrl' of component 'texture_rom_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:413]
INFO: [Synth 8-638] synthesizing module 'texture_rom_read_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'texture_rom_read_controller' (10#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/texture_rom_read_controller.vhd:21]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-638] synthesizing module 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:33]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:92]
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_col' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:165]
INFO: [Synth 8-638] synthesizing module 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'plane_collision' (11#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:17]
INFO: [Synth 8-3491] module 'texture_idx_generator' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:9' bound to instance 'txt_idx_gen' of component 'texture_idx_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:183]
INFO: [Synth 8-638] synthesizing module 'texture_idx_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'texture_idx_generator' (12#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/texture_idx_generator.vhd:18]
WARNING: [Synth 8-614] signal 'block_info_addr' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_3' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_3' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'color_addr' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_4' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_4' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'block_p_5' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'is_valid_5' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'txt_idx' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'start_block_p' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
WARNING: [Synth 8-614] signal 'out_of_map' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'tracer' (13#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:33]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'tracer' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/tracer.vhd:9' bound to instance 'tr' of component 'tracer' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:428]
INFO: [Synth 8-3491] module 'display_ram_write_controller' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:8' bound to instance 'disp_ram_w_ctrl' of component 'display_ram_write_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:466]
INFO: [Synth 8-638] synthesizing module 'display_ram_write_controller' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:20]
WARNING: [Synth 8-614] signal 'en_in' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'display_ram_write_controller' (14#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/display_ram_write_controller.vhd:20]
INFO: [Synth 8-3491] module 'seven_segments_display_driver' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:10' bound to instance 'seven_segs_driver' of component 'seven_segments_display_driver' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:501]
INFO: [Synth 8-638] synthesizing module 'seven_segments_display_driver' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:20]
	Parameter period bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'frequency_divider' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:7' bound to instance 'freq_div' of component 'frequency_divider' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:50]
INFO: [Synth 8-638] synthesizing module 'frequency_divider__parameterized1' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
	Parameter period bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frequency_divider__parameterized1' (14#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/control/frequency_divider.vhd:18]
INFO: [Synth 8-3491] module 'decoder_3_to_8' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:7' bound to instance 'decoder' of component 'decoder_3_to_8' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'decoder_3_to_8' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_to_8' (15#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/decoder_3_to_8.vhd:15]
INFO: [Synth 8-3491] module 'seven_segments_display_decoder' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:8' bound to instance 'seven_seg_dec' of component 'seven_segments_display_decoder' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:85]
INFO: [Synth 8-638] synthesizing module 'seven_segments_display_decoder' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segments_display_decoder' (16#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segments_display_driver' (17#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/utils/seven_segments_display_driver.vhd:20]
WARNING: [Synth 8-3848] Net num_in[7] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[6] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[5] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[4] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[3] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[2] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[1] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
WARNING: [Synth 8-3848] Net num_in[0] in module/entity top_module does not have driver. [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'top_module' (18#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 377 ; free virtual = 22524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 360 ; free virtual = 22508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 360 ; free virtual = 22508
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.dcp' for cell 'clk_vga_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/display_ram/display_ram.dcp' for cell 'disp_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/map_ram/map_ram.dcp' for cell 'mp_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/texture_rom/texture_rom.dcp' for cell 'txt_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 257 ; free virtual = 22407
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'clk_vga_gen/inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'clk_vga_gen/inst'
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'clk_vga_gen/inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'clk_vga_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc]
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/top_module.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 275 ; free virtual = 22428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 164 ; free virtual = 22293
82 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10064.473 ; gain = 0.000 ; free physical = 164 ; free virtual = 22293
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 11:48:19 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 11:48:19 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 12:07:13 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 12:07:13 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 12:14:18 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 12:14:18 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 12:14:45 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 12:14:45 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 12:37:00 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 12:37:00 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B408DBA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B408DBA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 12:52:09 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 12:52:09 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 13:04:55 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 13:04:56 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 13:11:31 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 13:11:31 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test_module.dcp with file /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xci' is already up-to-date
[Mon Apr 24 13:19:42 2023] Launched synth_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/runme.log
[Mon Apr 24 13:19:42 2023] Launched impl_1...
Run output will be captured here: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
