set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports clk_im]
set_property IOSTANDARD LVCMOS18 [get_ports {funct3[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {funct7[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {opcode[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rd[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rs2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[0]}]
set_property PULLTYPE PULLDOWN [get_ports IR_Write]
set_property PULLTYPE PULLDOWN [get_ports PC_Write]
set_property PULLTYPE PULLDOWN [get_ports rst]
set_property PULLTYPE PULLDOWN [get_ports clk_im]
set_property PACKAGE_PIN H4 [get_ports clk]
set_property PACKAGE_PIN T3 [get_ports PC_Write]
set_property PACKAGE_PIN U3 [get_ports IR_Write]
set_property PACKAGE_PIN R4 [get_ports rst]
set_property PACKAGE_PIN AA4 [get_ports clk_im]
set_property PACKAGE_PIN R1 [get_ports {funct3[2]}]
set_property PACKAGE_PIN P2 [get_ports {funct3[1]}]
set_property PACKAGE_PIN P1 [get_ports {funct3[0]}]
set_property PACKAGE_PIN N2 [get_ports {funct7[6]}]
set_property PACKAGE_PIN M1 [get_ports {funct7[5]}]
set_property PACKAGE_PIN M2 [get_ports {funct7[4]}]
set_property PACKAGE_PIN L1 [get_ports {funct7[3]}]
set_property PACKAGE_PIN J2 [get_ports {funct7[2]}]
set_property PACKAGE_PIN G1 [get_ports {funct7[1]}]
set_property PACKAGE_PIN E1 [get_ports {funct7[0]}]
set_property PACKAGE_PIN D2 [get_ports {opcode[6]}]
set_property PACKAGE_PIN A1 [get_ports {opcode[5]}]
set_property PACKAGE_PIN L3 [get_ports {opcode[4]}]
set_property PACKAGE_PIN G3 [get_ports {opcode[3]}]
set_property PACKAGE_PIN K4 [get_ports {opcode[2]}]
set_property PACKAGE_PIN G4 [get_ports {opcode[1]}]
set_property PACKAGE_PIN K1 [get_ports {opcode[0]}]
set_property PACKAGE_PIN J1 [get_ports {rd[4]}]
set_property PACKAGE_PIN H2 [get_ports {rd[3]}]
set_property PACKAGE_PIN G2 [get_ports {rd[2]}]
set_property PACKAGE_PIN F1 [get_ports {rd[1]}]
set_property PACKAGE_PIN E2 [get_ports {rd[0]}]
set_property PACKAGE_PIN D1 [get_ports {rs1[4]}]
set_property PACKAGE_PIN B1 [get_ports {rs1[3]}]
set_property PACKAGE_PIN B2 [get_ports {rs1[2]}]
set_property PACKAGE_PIN N3 [get_ports {rs1[1]}]
set_property PACKAGE_PIN M3 [get_ports {rs1[0]}]
set_property PACKAGE_PIN K3 [get_ports {rs2[4]}]
set_property PACKAGE_PIN H3 [get_ports {rs2[3]}]
set_property PACKAGE_PIN N4 [get_ports {rs2[2]}]
set_property PACKAGE_PIN L4 [get_ports {rs2[1]}]
set_property PACKAGE_PIN J4 [get_ports {rs2[0]}]
set_property PACKAGE_PIN H19 [get_ports {seg[7]}]
set_property PACKAGE_PIN G20 [get_ports {seg[6]}]
set_property PACKAGE_PIN J22 [get_ports {seg[5]}]
set_property PACKAGE_PIN K22 [get_ports {seg[4]}]
set_property PACKAGE_PIN K21 [get_ports {seg[3]}]
set_property PACKAGE_PIN H20 [get_ports {seg[2]}]
set_property PACKAGE_PIN H22 [get_ports {seg[1]}]
set_property PACKAGE_PIN J21 [get_ports {seg[0]}]
set_property PACKAGE_PIN L21 [get_ports {which[3]}]
set_property PACKAGE_PIN M22 [get_ports {which[2]}]
set_property PACKAGE_PIN M21 [get_ports {which[1]}]
set_property PACKAGE_PIN N22 [get_ports {which[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports IR_Write]
set_property IOSTANDARD LVCMOS18 [get_ports PC_Write]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_im_IBUF]