<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
CO_FPGA_Constraint.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.000" period="10.000" constraintValue="10.000" deviceLimit="3.000" freqLimit="333.333" physResource="instance_name/dcm_sp_inst/CLKFX" logResource="instance_name/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="instance_name/clkfx"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="17.010" period="20.000" constraintValue="20.000" deviceLimit="2.990" freqLimit="334.448" physResource="instance_name/dcm_sp_inst/CLK2X" logResource="instance_name/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="instance_name/clk2x"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="instance_name/dcm_sp_inst/CLKIN" logResource="instance_name/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="instance_name/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_instance_name_clkfx = PERIOD TIMEGRP &quot;instance_name_clkfx&quot; TS_clk_in / 4         HIGH 50%;</twConstName><twItemCnt>137568</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>268</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="1352" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.ADDRA10), 1352 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.954</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N206</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y170.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>general_IO/word_addr[31]_GND_43_o_equal_2_o&lt;31&gt;11</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr321</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>PrAddr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.242</twLogDel><twRouteDel>6.712</twRouteDel><twTotDel>8.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.930</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lutdi4</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N206</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y170.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>general_IO/word_addr[31]_GND_43_o_equal_2_o&lt;31&gt;11</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr321</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>PrAddr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>6.712</twRouteDel><twTotDel>8.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.837</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tEXtoMEM/ExcCode_MEMin&lt;3&gt;</twComp><twBEL>datapath/tMEM/AdEL14_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y170.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>datapath/tMEM/AdEL141</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>general_IO/word_addr[31]_GND_43_o_equal_2_o&lt;31&gt;11</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr321</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>PrAddr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>6.619</twRouteDel><twTotDel>8.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1352" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.ADDRA12), 1352 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.938</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tEXtoMEM/ExcCode_MEMin&lt;3&gt;</twComp><twBEL>datapath/tMEM/AdEL14_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y171.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>datapath/tMEM/AdEL141</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y171.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrAddr&lt;11&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr33</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>PrAddr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>6.720</twRouteDel><twTotDel>8.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.914</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lutdi4</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tEXtoMEM/ExcCode_MEMin&lt;3&gt;</twComp><twBEL>datapath/tMEM/AdEL14_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y171.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>datapath/tMEM/AdEL141</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y171.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrAddr&lt;11&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr33</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>PrAddr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>6.720</twRouteDel><twTotDel>8.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.892</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N206</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y171.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y171.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrAddr&lt;11&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr33</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>PrAddr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.242</twLogDel><twRouteDel>6.650</twRouteDel><twTotDel>8.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1352" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.ADDRA8), 1352 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.938</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tEXtoMEM/ExcCode_MEMin&lt;3&gt;</twComp><twBEL>datapath/tMEM/AdEL14_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y173.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>datapath/tMEM/AdEL141</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>6.720</twRouteDel><twTotDel>8.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.914</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lutdi4</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tEXtoMEM/ExcCode_MEMin&lt;3&gt;</twComp><twBEL>datapath/tMEM/AdEL14_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y173.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>datapath/tMEM/AdEL141</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>6.720</twRouteDel><twTotDel>8.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.871</twTotPathDel><twClkSkew dest = "2.934" src = "3.425">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N206</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y78.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y78.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.242</twLogDel><twRouteDel>6.629</twRouteDel><twTotDel>8.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_instance_name_clkfx = PERIOD TIMEGRP &quot;instance_name_clkfx&quot; TS_clk_in / 4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y62.ADDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">datapath/tIF/tIFU/PC_reg_2</twSrc><twDest BELType="RAM">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.904</twTotPathDel><twClkSkew dest = "1.361" src = "1.140">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tIF/tIFU/PC_reg_2</twSrc><twDest BELType='RAM'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X53Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;3&gt;</twComp><twBEL>datapath/tIF/tIFU/PC_reg_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y62.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.772</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y62.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>0.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y62.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="FF">datapath/tIF/tIFU/PC_reg_3</twSrc><twDest BELType="RAM">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.010</twTotPathDel><twClkSkew dest = "1.361" src = "1.140">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tIF/tIFU/PC_reg_3</twSrc><twDest BELType='RAM'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X53Y139.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;3&gt;</twComp><twBEL>datapath/tIF/tIFU/PC_reg_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y62.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.878</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y62.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y62.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="FF">datapath/tIF/tIFU/PC_reg_5</twSrc><twDest BELType="RAM">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.013</twTotPathDel><twClkSkew dest = "1.361" src = "1.144">-0.217</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tIF/tIFU/PC_reg_5</twSrc><twDest BELType='RAM'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X48Y139.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;5&gt;</twComp><twBEL>datapath/tIF/tIFU/PC_reg_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y62.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.845</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y62.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_instance_name_clkfx = PERIOD TIMEGRP &quot;instance_name_clkfx&quot; TS_clk_in / 4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y78.CLKA" clockNet="clk_IMDM"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y80.CLKA" clockNet="clk_IMDM"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y82.CLKA" clockNet="clk_IMDM"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2         HIGH 50%;</twConstName><twItemCnt>214940213</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8917</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.946</twMinPer></twConstHead><twPathRptBanner iPaths="805943" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tMEMtoRB/datatrans_WBin_16 (SLICE_X24Y168.A2), 805943 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_16</twDest><twTotPathDel>8.899</twTotPathDel><twClkSkew dest = "2.898" src = "3.417">0.519</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y172.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>m_data_rdata&lt;16&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>m_data_rdata&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;0&gt;</twComp><twBEL>Bridge/Mmux_PrRD164</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y169.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>PrRD&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout171</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout172</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout171</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;17&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout173</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_16</twBEL></twPathDel><twLogDel>3.206</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>8.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.696</twSlack><twSrc BELType="FF">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_16</twDest><twTotPathDel>8.180</twTotPathDel><twClkSkew dest = "2.898" src = "3.467">0.569</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>SLICE_X41Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.645</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>m_data_rdata&lt;16&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>m_data_rdata&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;0&gt;</twComp><twBEL>Bridge/Mmux_PrRD164</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y169.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>PrRD&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout171</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout172</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout171</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;17&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout173</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_16</twBEL></twPathDel><twLogDel>1.536</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>8.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.062</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_16</twDest><twTotPathDel>7.798</twTotPathDel><twClkSkew dest = "2.898" src = "3.483">0.585</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X1Y78.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.593</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>m_data_rdata&lt;16&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>m_data_rdata&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;0&gt;</twComp><twBEL>Bridge/Mmux_PrRD164</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y169.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>PrRD&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout171</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout172</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout171</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;17&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout173</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_16</twBEL></twPathDel><twLogDel>3.206</twLogDel><twRouteDel>4.592</twRouteDel><twTotDel>7.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5142675" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tMEMtoRB/datatrans_WBin_18 (SLICE_X23Y166.D6), 5142675 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_18</twDest><twTotPathDel>8.756</twTotPathDel><twClkSkew dest = "2.896" src = "3.417">0.521</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y168.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y168.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout342</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>m_data_rdata&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout676</twComp><twBEL>Bridge/Mmux_PrRD324</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y168.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>PrRD&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y168.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y168.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;17&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y166.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y166.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout213</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_18</twBEL></twPathDel><twLogDel>3.480</twLogDel><twRouteDel>5.276</twRouteDel><twTotDel>8.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_18</twDest><twTotPathDel>8.666</twTotPathDel><twClkSkew dest = "2.896" src = "3.410">0.514</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X3Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y162.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m_data_rdata&lt;31&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>m_data_rdata&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Bridge/Mmux_PrRD502</twComp><twBEL>Bridge/Mmux_PrRD504</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>PrRD&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>datapath/tMEM/_n032911</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y168.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y168.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;17&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y166.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y166.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout213</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_18</twBEL></twPathDel><twLogDel>3.476</twLogDel><twRouteDel>5.190</twRouteDel><twTotDel>8.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_18</twDest><twTotPathDel>8.573</twTotPathDel><twClkSkew dest = "2.896" src = "3.417">0.521</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m_data_rdata&lt;31&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>m_data_rdata&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Bridge/Mmux_PrRD502</twComp><twBEL>Bridge/Mmux_PrRD504</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>PrRD&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>datapath/tMEM/_n032911</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y168.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y168.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;17&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y166.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y166.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout213</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_18</twBEL></twPathDel><twLogDel>3.476</twLogDel><twRouteDel>5.097</twRouteDel><twTotDel>8.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="805943" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tMEMtoRB/datatrans_WBin_19 (SLICE_X23Y168.A1), 805943 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_19</twDest><twTotPathDel>8.750</twTotPathDel><twClkSkew dest = "2.894" src = "3.417">0.523</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.547</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>m_data_rdata&lt;19&gt;</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y167.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>m_data_rdata&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD222</twComp><twBEL>Bridge/Mmux_PrRD224</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y167.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PrRD&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD202</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout232</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout231</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;21&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout233</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_19</twBEL></twPathDel><twLogDel>3.226</twLogDel><twRouteDel>5.524</twRouteDel><twTotDel>8.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.645</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_19</twDest><twTotPathDel>19.005</twTotPathDel><twClkSkew dest = "0.838" src = "0.853">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_19</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y172.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_addr231</twComp><twBEL>datapath/tMEM/AdEL14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y174.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>datapath/tMEM/AdEL1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>PrAddr&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>PrAddr&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y176.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Bridge/GND_24_o_PrAddr[31]_LessThan_9_o</twComp><twBEL>Bridge/Mcompar_GND_24_o_PrAddr[31]_LessThan_9_o_lut&lt;4&gt;</twBEL><twBEL>Bridge/Mcompar_GND_24_o_PrAddr[31]_LessThan_9_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y177.B4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">5.457</twDelInfo><twComp>Bridge/GND_24_o_PrAddr[31]_LessThan_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Bridge/Mmux_PrRD623</twComp><twBEL>Bridge/usetube1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>Bridge/usetube</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD22</twComp><twBEL>Bridge/Mmux_PrRD222</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y167.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>Bridge/Mmux_PrRD221</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD222</twComp><twBEL>Bridge/Mmux_PrRD224</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y167.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PrRD&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD202</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout232</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout231</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;21&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout233</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_19</twBEL></twPathDel><twLogDel>3.793</twLogDel><twRouteDel>15.212</twRouteDel><twTotDel>19.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.657</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_19</twDest><twTotPathDel>18.993</twTotPathDel><twClkSkew dest = "0.838" src = "0.853">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_28</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_19</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;31&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y173.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>datapath/tEXtoMEM/MemWrite_MEMin_1_1</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_lut&lt;5&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_28_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/AdES31</twComp><twBEL>datapath/tMEM/AdES31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y172.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>datapath/tMEM/AdES31</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_addr231</twComp><twBEL>datapath/tMEM/AdEL14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y174.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>datapath/tMEM/AdEL1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>PrAddr&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>PrAddr&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y176.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>Bridge/GND_24_o_PrAddr[31]_LessThan_9_o</twComp><twBEL>Bridge/Mcompar_GND_24_o_PrAddr[31]_LessThan_9_o_lutdi3</twBEL><twBEL>Bridge/Mcompar_GND_24_o_PrAddr[31]_LessThan_9_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y177.B4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">5.457</twDelInfo><twComp>Bridge/GND_24_o_PrAddr[31]_LessThan_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Bridge/Mmux_PrRD623</twComp><twBEL>Bridge/usetube1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>Bridge/usetube</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD22</twComp><twBEL>Bridge/Mmux_PrRD222</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y167.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>Bridge/Mmux_PrRD221</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD222</twComp><twBEL>Bridge/Mmux_PrRD224</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y167.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PrRD&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD202</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout232</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout231</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;21&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout233</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_19</twBEL></twPathDel><twLogDel>3.781</twLogDel><twRouteDel>15.212</twRouteDel><twTotDel>18.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tIFtoID/Ins_ID_15 (SLICE_X49Y132.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType="FF">datapath/tIFtoID/Ins_ID_15</twDest><twTotPathDel>0.880</twTotPathDel><twClkSkew dest = "1.368" src = "1.139">-0.229</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType='FF'>datapath/tIFtoID/Ins_ID_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>SLICE_X52Y131.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y132.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.431</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>datapath/tIFtoID/Ins_ID&lt;15&gt;</twComp><twBEL>datapath/tIFtoID/Mmux_Ins_IF[31]_GND_11_o_mux_9_OUT71</twBEL><twBEL>datapath/tIFtoID/Ins_ID_15</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.431</twRouteDel><twTotDel>0.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tIFtoID/Ins_ID_14 (SLICE_X49Y132.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType="FF">datapath/tIFtoID/Ins_ID_14</twDest><twTotPathDel>0.903</twTotPathDel><twClkSkew dest = "1.368" src = "1.139">-0.229</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType='FF'>datapath/tIFtoID/Ins_ID_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>SLICE_X52Y131.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>datapath/tIFtoID/Ins_ID&lt;15&gt;</twComp><twBEL>datapath/tIFtoID/Mmux_Ins_IF[31]_GND_11_o_mux_9_OUT61</twBEL><twBEL>datapath/tIFtoID/Ins_ID_14</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tIFtoID/Ins_ID_25 (SLICE_X52Y124.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType="FF">datapath/tIFtoID/Ins_ID_25</twDest><twTotPathDel>0.920</twTotPathDel><twClkSkew dest = "1.366" src = "1.139">-0.227</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType='FF'>datapath/tIFtoID/Ins_ID_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>SLICE_X52Y131.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.489</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>datapath/tIFtoID/Ins_ID&lt;28&gt;</twComp><twBEL>datapath/tIFtoID/Mmux_Ins_IF[31]_GND_11_o_mux_9_OUT181</twBEL><twBEL>datapath/tIFtoID/Ins_ID_25</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="instance_name/clkf_buf/I0" logResource="instance_name/clkf_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="instance_name/clk2x"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="instance_name/clkout1_buf/I0" logResource="instance_name/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="instance_name/clk2x"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="datapath/tID/GRF/stack_reg_0&lt;836&gt;/CLK" logResource="datapath/tID/GRF/stack_reg_0_833/CK" locationPin="SLICE_X0Y119.CLK" clockNet="clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="16.000" actualRollup="40.000" errors="0" errorRollup="0" items="0" itemsRollup="215077781"/><twConstRollup name="TS_instance_name_clkfx" fullName="TS_instance_name_clkfx = PERIOD TIMEGRP &quot;instance_name_clkfx&quot; TS_clk_in / 4         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.000" actualRollup="N/A" errors="0" errorRollup="0" items="137568" itemsRollup="0"/><twConstRollup name="TS_instance_name_clk2x" fullName="TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.946" actualRollup="N/A" errors="0" errorRollup="0" items="214940213" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>19.638</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>215077781</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23463</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>19.946</twMinPer><twFootnote number="1" /><twMaxFreq>50.135</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec 29 19:36:43 2021 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4772 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
