# Read all design files
read_verilog ../../src/main/verilog/arch/IcoBoard/PLL.v ../../gen/src/verilog/J1Ico.v  ../../src/main/verilog/arch/IcoBoard/Board_IcoBoard.v 

synth_ice40 -top J1Ico -abc2 -blif build/J1Ico.blif

