{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 3.5997,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 3.5998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000298547,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000265268,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000192235,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000265268,
	"finish__design__instance__count__class:endcap_cell": 60,
	"finish__design__instance__area__class:endcap_cell": 263.424,
	"finish__design__instance__count__class:fill_cell": 334,
	"finish__design__instance__area__class:fill_cell": 9836.69,
	"finish__design__instance__count__class:tap_cell": 16,
	"finish__design__instance__area__class:tap_cell": 70.2464,
	"finish__design__instance__count__class:tie_cell": 53,
	"finish__design__instance__area__class:tie_cell": 465.382,
	"finish__design__instance__count__class:timing_repair_buffer": 4,
	"finish__design__instance__area__class:timing_repair_buffer": 316.109,
	"finish__design__instance__count__class:inverter": 42,
	"finish__design__instance__area__class:inverter": 491.725,
	"finish__design__instance__count__class:multi_input_combinational_cell": 55,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2847.17,
	"finish__design__instance__count": 564,
	"finish__design__instance__area": 14290.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__timing__hold__ws": 1e+39,
	"finish__timing__fmax": 9.63827e+07,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.831876,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.828013,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00258694,
	"finish__power__switching__total": 0.00114927,
	"finish__power__leakage__total": 2.0546e-08,
	"finish__power__total": 0.00373623,
	"finish__design__io": 57,
	"finish__design__die__area": 15947.9,
	"finish__design__core__area": 14290.8,
	"finish__design__instance__count": 230,
	"finish__design__instance__area": 4454.06,
	"finish__design__instance__count__stdcell": 230,
	"finish__design__instance__area__stdcell": 4454.06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.311674,
	"finish__design__instance__utilization__stdcell": 0.311674,
	"finish__design__rows": 30,
	"finish__design__rows:GF018hv5v_mcu_sc7": 30,
	"finish__design__sites": 6510,
	"finish__design__sites:GF018hv5v_mcu_sc7": 6510,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}