{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512142497819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512142497821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 09:34:57 2017 " "Processing started: Fri Dec  1 09:34:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512142497821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142497821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract6 -c pract6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract6 -c pract6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142497821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512142498071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512142498071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-ram_arc " "Found design unit 1: data_memory-ram_arc" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/dataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514604 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/div_freq.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514604 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/div_freq.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicCircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicCircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-bdf_type " "Found design unit 1: logic_circuit-bdf_type" {  } { { "LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/LogicCircuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514605 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/LogicCircuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/binary_to_bcd.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514606 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/binary_to_bcd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514606 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-ram_arc " "Found design unit 1: register_file-ram_arc" {  } { { "RF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514607 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "RF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514608 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514608 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-function_table " "Found design unit 1: multiplexer_4_to_1-function_table" {  } { { "mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514609 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/mux_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-function_table " "Found design unit 1: arithmetic_circuit-function_table" {  } { { "UA.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514609 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "UA.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "G.vhd 2 1 " "Found 2 design units, including 1 entities, in source file G.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 G-bdf_type " "Found design unit 1: G-bdf_type" {  } { { "G.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/G.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514610 ""} { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "G.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514610 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract6-bdf_type " "Found design unit 1: pract6-bdf_type" {  } { { "pract6.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514611 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract6 " "Found entity 1: pract6" {  } { { "pract6.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadFuncional-bdf_type " "Found design unit 1: unidadFuncional-bdf_type" {  } { { "UF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514612 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadFuncional " "Found entity 1: unidadFuncional" {  } { { "UF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/decoder_2_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514613 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/decoder_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-function_table " "Found design unit 1: multiplexer_2_to_1-function_table" {  } { { "mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514613 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/mux_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512142514613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142514613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract6 " "Elaborating entity \"pract6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512142514710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:b2v_inst1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:b2v_inst1\"" {  } { { "pract6.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 multiplexer_2_to_1:b2v_inst2 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"multiplexer_2_to_1:b2v_inst2\"" {  } { { "pract6.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadFuncional unidadFuncional:b2v_inst4 " "Elaborating entity \"unidadFuncional\" for hierarchy \"unidadFuncional:b2v_inst4\"" {  } { { "pract6.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit unidadFuncional:b2v_inst4\|arithmetic_circuit:b2v_inst1 " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"unidadFuncional:b2v_inst4\|arithmetic_circuit:b2v_inst1\"" {  } { { "UF.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UF.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit unidadFuncional:b2v_inst4\|logic_circuit:b2v_inst2 " "Elaborating entity \"logic_circuit\" for hierarchy \"unidadFuncional:b2v_inst4\|logic_circuit:b2v_inst2\"" {  } { { "UF.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UF.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter unidadFuncional:b2v_inst4\|shifter:b2v_inst5 " "Elaborating entity \"shifter\" for hierarchy \"unidadFuncional:b2v_inst4\|shifter:b2v_inst5\"" {  } { { "UF.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/UF.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 Practica2:b2v_inst5 " "Elaborating entity \"Practica2\" for hierarchy \"Practica2:b2v_inst5\"" {  } { { "pract6.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 Practica2:b2v_inst5\|multiplexer_4_to_1:b2v_inst " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"Practica2:b2v_inst5\|multiplexer_4_to_1:b2v_inst\"" {  } { { "Practica2.vhd" "b2v_inst" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 Practica2:b2v_inst5\|cont2:b2v_inst3 " "Elaborating entity \"cont2\" for hierarchy \"Practica2:b2v_inst5\|cont2:b2v_inst3\"" {  } { { "Practica2.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 Practica2:b2v_inst5\|decoder_2_to_4:b2v_inst6 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"Practica2:b2v_inst5\|decoder_2_to_4:b2v_inst6\"" {  } { { "Practica2.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G Practica2:b2v_inst5\|G:b2v_inst7 " "Elaborating entity \"G\" for hierarchy \"Practica2:b2v_inst5\|G:b2v_inst7\"" {  } { { "Practica2.vhd" "b2v_inst7" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Practica2:b2v_inst5\|div_freq:b2v_inst8 " "Elaborating entity \"div_freq\" for hierarchy \"Practica2:b2v_inst5\|div_freq:b2v_inst8\"" {  } { { "Practica2.vhd" "b2v_inst8" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/Practica2.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:b2v_inst6 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:b2v_inst6\"" {  } { { "pract6.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/pract6.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142514749 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "InsertAdd dataMemory.vhd(20) " "VHDL Signal Declaration warning at dataMemory.vhd(20): used explicit default value for signal \"InsertAdd\" because signal was never assigned a value" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica06/dataMemory.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1512142514814 "|pract6|data_memory:b2v_inst6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512142524616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512142534789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512142534789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7892 " "Implemented 7892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512142535553 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512142535553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7809 " "Implemented 7809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512142535553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512142535553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512142535573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 09:35:35 2017 " "Processing ended: Fri Dec  1 09:35:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512142535573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512142535573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512142535573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512142535573 ""}
