# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/phirasit/Project/san-adapter/san_adapter_fpga/san_adapter_fpga.srcs/sources_1/bd/Zynq7/ip/Zynq7_axis_data_fifo_0_0/Zynq7_axis_data_fifo_0_0.xci
# IP: The module: 'Zynq7_axis_data_fifo_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/phirasit/Project/san-adapter/san_adapter_fpga/san_adapter_fpga.srcs/sources_1/bd/Zynq7/ip/Zynq7_axis_data_fifo_0_0/Zynq7_axis_data_fifo_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Zynq7_axis_data_fifo_0_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/phirasit/Project/san-adapter/san_adapter_fpga/san_adapter_fpga.srcs/sources_1/bd/Zynq7/ip/Zynq7_axis_data_fifo_0_0/Zynq7_axis_data_fifo_0_0.xci
# IP: The module: 'Zynq7_axis_data_fifo_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/phirasit/Project/san-adapter/san_adapter_fpga/san_adapter_fpga.srcs/sources_1/bd/Zynq7/ip/Zynq7_axis_data_fifo_0_0/Zynq7_axis_data_fifo_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Zynq7_axis_data_fifo_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
