Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct  1 18:02:01 2021
| Host         : Sam-System-3000 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           17 |
| Yes          | No                    | No                     |              54 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | d2/clean_i_1_n_0    |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d3/clean_i_1__0_n_0 |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d1/clean_i_1__1_n_0 |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                     | d2/clean_reg_1         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                     | d2/count[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                     | d3/count[0]_i_1__1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                     | d1/count[0]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                     |                        |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG | f/sel               |                        |               13 |             51 |         3.92 |
+----------------+---------------------+------------------------+------------------+----------------+--------------+


