INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/light_7seg_ego1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_ego1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/tubs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tubs_tb
INFO: [VRFC 10-2458] undeclared symbol scan_seg, assumed default net type wire [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/tubs_tb.v:35]
