Analysis & Synthesis report for DE10_LITE_Golden_Top
Thu Jun 30 19:31:17 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Port Connectivity Checks: "calculator:cal|bin2BCD:disp3"
 11. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u55"
 12. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u54"
 13. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u53"
 14. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u52"
 15. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u51"
 16. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u50"
 17. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u49"
 18. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u48"
 19. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u47"
 20. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u40"
 21. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u39"
 22. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u32"
 23. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u31"
 24. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u24"
 25. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u23"
 26. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u16"
 27. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u15"
 28. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u8"
 29. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u7"
 30. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u6"
 31. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u5"
 32. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u4"
 33. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u3"
 34. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u2"
 35. Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u1"
 36. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde6"
 37. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5"
 38. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4"
 39. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3"
 40. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2"
 41. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1"
 42. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"
 43. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0"
 44. Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi"
 45. Port Connectivity Checks: "calculator:cal|math_sign:sign|bit8_adder:diff"
 46. Port Connectivity Checks: "calculator:cal|math_sign:sign|bit8_adder:add"
 47. Port Connectivity Checks: "calculator:cal|bin2BCD:disp2"
 48. Port Connectivity Checks: "calculator:cal|bin2BCD:disp1|add3_mod:U5"
 49. Port Connectivity Checks: "calculator:cal|bin2BCD:disp1|add3_mod:U0"
 50. Port Connectivity Checks: "calculator:cal|bin2BCD:disp1"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 30 19:31:17 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_Golden_Top                        ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 374                                         ;
;     Total combinational functions  ; 374                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 70                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; 10M50DAF484C7G       ;                      ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; DE10_LITE_Golden_Top ;
; Family name                                                      ; MAX 10 FPGA          ; Cyclone V            ;
; Use smart compilation                                            ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Optimization Technique                                           ; Balanced             ; Balanced             ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; num_decoder.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/num_decoder.v          ;         ;
; add3_mod.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v             ;         ;
; bin2BCD.v                        ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v              ;         ;
; math_sign.v                      ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v            ;         ;
; bit8_adder.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v           ;         ;
; inputNum.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v             ;         ;
; d_latch.v                        ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v              ;         ;
; full_add.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/full_add.v             ;         ;
; half_add.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/half_add.v             ;         ;
; calculator.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v           ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v           ;         ;
; eight_bit_full_adder.v           ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v ;         ;
; Divider.v                        ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v              ;         ;
; UnitCell.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v             ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Mux.v                  ;         ;
; FullSubtractor.v                 ; yes             ; User Verilog HDL File        ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/FullSubtractor.v       ;         ;
; de10_lite_golden_top.v           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 374         ;
;                                             ;             ;
; Total combinational functions               ; 374         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 299         ;
;     -- 3 input functions                    ; 52          ;
;     -- <=2 input functions                  ; 23          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 374         ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 70          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 102         ;
; Total fan-out                               ; 1514        ;
; Average fan-out                             ; 2.95        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                      ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_LITE_Golden_Top                     ; 374 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 70   ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                    ; DE10_LITE_Golden_Top ; work         ;
;    |calculator:cal|                       ; 374 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal                                                                                     ; calculator           ; work         ;
;       |bin2BCD:disp1|                     ; 12 (1)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp1                                                                       ; bin2BCD              ; work         ;
;          |add3_mod:U1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp1|add3_mod:U1                                                           ; add3_mod             ; work         ;
;          |add3_mod:U2|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp1|add3_mod:U2                                                           ; add3_mod             ; work         ;
;          |add3_mod:U3|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp1|add3_mod:U3                                                           ; add3_mod             ; work         ;
;          |add3_mod:U4|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp1|add3_mod:U4                                                           ; add3_mod             ; work         ;
;       |bin2BCD:disp2|                     ; 12 (1)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp2                                                                       ; bin2BCD              ; work         ;
;          |add3_mod:U1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp2|add3_mod:U1                                                           ; add3_mod             ; work         ;
;          |add3_mod:U2|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp2|add3_mod:U2                                                           ; add3_mod             ; work         ;
;          |add3_mod:U3|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp2|add3_mod:U3                                                           ; add3_mod             ; work         ;
;          |add3_mod:U4|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp2|add3_mod:U4                                                           ; add3_mod             ; work         ;
;       |bin2BCD:disp3|                     ; 13 (1)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp3                                                                       ; bin2BCD              ; work         ;
;          |add3_mod:U1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp3|add3_mod:U1                                                           ; add3_mod             ; work         ;
;          |add3_mod:U2|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp3|add3_mod:U2                                                           ; add3_mod             ; work         ;
;          |add3_mod:U3|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp3|add3_mod:U3                                                           ; add3_mod             ; work         ;
;          |add3_mod:U4|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|bin2BCD:disp3|add3_mod:U4                                                           ; add3_mod             ; work         ;
;       |inputNum:numA|                     ; 8 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA                                                                       ; inputNum             ; work         ;
;          |d_latch:D0|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D0                                                            ; d_latch              ; work         ;
;          |d_latch:D1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D1                                                            ; d_latch              ; work         ;
;          |d_latch:D2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D2                                                            ; d_latch              ; work         ;
;          |d_latch:D3|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D3                                                            ; d_latch              ; work         ;
;          |d_latch:D4|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D4                                                            ; d_latch              ; work         ;
;          |d_latch:D5|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D5                                                            ; d_latch              ; work         ;
;          |d_latch:D6|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numA|d_latch:D6                                                            ; d_latch              ; work         ;
;       |inputNum:numB|                     ; 8 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB                                                                       ; inputNum             ; work         ;
;          |d_latch:D0|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D0                                                            ; d_latch              ; work         ;
;          |d_latch:D1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D1                                                            ; d_latch              ; work         ;
;          |d_latch:D2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D2                                                            ; d_latch              ; work         ;
;          |d_latch:D3|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D3                                                            ; d_latch              ; work         ;
;          |d_latch:D4|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D4                                                            ; d_latch              ; work         ;
;          |d_latch:D5|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D5                                                            ; d_latch              ; work         ;
;          |d_latch:D6|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|inputNum:numB|d_latch:D6                                                            ; d_latch              ; work         ;
;       |math_sign:sign|                    ; 255 (54)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign                                                                      ; math_sign            ; work         ;
;          |Divider:div|                    ; 75 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div                                                          ; Divider              ; work         ;
;             |UnitCell:u15|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u15                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u15|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u16|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u16                                             ; UnitCell             ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u16|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u17|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u17                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u17|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u17|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u18|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u18                                             ; UnitCell             ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u18|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u19|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u19                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u19|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u19|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u1|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u1                                              ; UnitCell             ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u1|Mux:m1                                       ; Mux                  ; work         ;
;             |UnitCell:u21|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u21                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u21|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u22|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u22                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u22|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u24|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u24                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u24|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u24|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u25|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u25                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u25|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u25|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u26|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u26                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u26|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u26|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u27|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u27                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u27|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u27|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u28|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u28                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u28|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u28|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u29|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u29                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u29|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u29|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u31|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u31                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u31|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u32|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u32                                             ; UnitCell             ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u32|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u33|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u33                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u33|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u33|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u34|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u34                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u34|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u34|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u35|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u35                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u35|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u35|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u36|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u36                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u36|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u36|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u37|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u37                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u37|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u37|Mux:m1                                      ; Mux                  ; work         ;
;             |UnitCell:u39|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u39                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u39|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u40|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u40                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u40|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u41|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u41                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u41|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u42|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u42                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u42|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u43|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u43                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u43|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u44|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u44                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u44|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u45|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u45                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u45|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u46|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u46                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u46|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u47|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u47                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u47|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u49|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u49                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u49|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u50|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u50                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u50|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u51|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u51                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u51|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u52|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u52                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u52|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u53|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u53                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u53|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u55|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u55                                             ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u55|FullSubtractor:FS1                          ; FullSubtractor       ; work         ;
;             |UnitCell:u7|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u7                                              ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u7|FullSubtractor:FS1                           ; FullSubtractor       ; work         ;
;             |UnitCell:u8|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u8                                              ; UnitCell             ; work         ;
;                |FullSubtractor:FS1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u8|FullSubtractor:FS1                           ; FullSubtractor       ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u8|Mux:m1                                       ; Mux                  ; work         ;
;             |UnitCell:u9|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u9                                              ; UnitCell             ; work         ;
;                |Mux:m1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|Divider:div|UnitCell:u9|Mux:m1                                       ; Mux                  ; work         ;
;          |bit8_adder:add|                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add                                                       ; bit8_adder           ; work         ;
;             |full_add:add2|               ; 3 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add2                                         ; full_add             ; work         ;
;                |half_add:h1|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add2|half_add:h1                             ; half_add             ; work         ;
;             |full_add:add3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add3                                         ; full_add             ; work         ;
;             |full_add:add4|               ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add4                                         ; full_add             ; work         ;
;                |half_add:h1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add4|half_add:h1                             ; half_add             ; work         ;
;             |full_add:add5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add5                                         ; full_add             ; work         ;
;             |full_add:add6|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add6                                         ; full_add             ; work         ;
;                |half_add:h1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add6|half_add:h1                             ; half_add             ; work         ;
;             |full_add:add7|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add|full_add:add7                                         ; full_add             ; work         ;
;          |bit8_adder:diff|                ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff                                                      ; bit8_adder           ; work         ;
;             |full_add:add2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff|full_add:add2                                        ; full_add             ; work         ;
;             |full_add:add3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff|full_add:add3                                        ; full_add             ; work         ;
;             |full_add:add4|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff|full_add:add4                                        ; full_add             ; work         ;
;             |full_add:add5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff|full_add:add5                                        ; full_add             ; work         ;
;             |full_add:add6|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff|full_add:add6                                        ; full_add             ; work         ;
;             |full_add:add7|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:diff|full_add:add7                                        ; full_add             ; work         ;
;          |multiplier:multi|               ; 110 (39)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi                                                     ; multiplier           ; work         ;
;             |eight_bit_full_adder:adde2|  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2                          ; eight_bit_full_adder ; work         ;
;                |full_add:f2|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f2              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f2|half_add:h2  ; half_add             ; work         ;
;                |full_add:f3|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f3              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f3|half_add:h2  ; half_add             ; work         ;
;                |full_add:f4|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f4              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f4|half_add:h1  ; half_add             ; work         ;
;                |full_add:f5|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f5              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f5|half_add:h1  ; half_add             ; work         ;
;                |full_add:f6|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f6              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f6|half_add:h1  ; half_add             ; work         ;
;                |full_add:f7|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f7              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2|full_add:f7|half_add:h1  ; half_add             ; work         ;
;             |eight_bit_full_adder:adde3|  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3                          ; eight_bit_full_adder ; work         ;
;                |full_add:f2|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f2              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f2|half_add:h2  ; half_add             ; work         ;
;                |full_add:f3|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f3              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f3|half_add:h2  ; half_add             ; work         ;
;                |full_add:f4|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f4              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f4|half_add:h1  ; half_add             ; work         ;
;                |full_add:f5|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f5              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f5|half_add:h1  ; half_add             ; work         ;
;                |full_add:f6|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f6              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f6|half_add:h1  ; half_add             ; work         ;
;                |full_add:f7|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f7              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3|full_add:f7|half_add:h1  ; half_add             ; work         ;
;             |eight_bit_full_adder:adde4|  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4                          ; eight_bit_full_adder ; work         ;
;                |full_add:f2|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f2              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f2|half_add:h2  ; half_add             ; work         ;
;                |full_add:f3|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f3              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f3|half_add:h2  ; half_add             ; work         ;
;                |full_add:f4|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f4              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f4|half_add:h1  ; half_add             ; work         ;
;                |full_add:f5|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f5              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f5|half_add:h1  ; half_add             ; work         ;
;                |full_add:f6|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f6              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f6|half_add:h1  ; half_add             ; work         ;
;                |full_add:f7|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f7              ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4|full_add:f7|half_add:h1  ; half_add             ; work         ;
;             |eight_bit_full_adder:adde5|  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5                          ; eight_bit_full_adder ; work         ;
;                |full_add:f2|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f2              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f2|half_add:h2  ; half_add             ; work         ;
;                |full_add:f3|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f3              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f3|half_add:h2  ; half_add             ; work         ;
;                |full_add:f4|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f4              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f4|half_add:h2  ; half_add             ; work         ;
;                |full_add:f5|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f5              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f5|half_add:h2  ; half_add             ; work         ;
;                |full_add:f6|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f6              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f6|half_add:h2  ; half_add             ; work         ;
;                |full_add:f7|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f7              ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5|full_add:f7|half_add:h2  ; half_add             ; work         ;
;             |eight_bit_full_adder:adder0| ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0                         ; eight_bit_full_adder ; work         ;
;                |full_add:f1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1|half_add:h1 ; half_add             ; work         ;
;                |full_add:f2|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f2             ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f2|half_add:h2 ; half_add             ; work         ;
;                |full_add:f3|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f3             ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f3|half_add:h2 ; half_add             ; work         ;
;                |full_add:f4|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f4             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f4|half_add:h1 ; half_add             ; work         ;
;                |full_add:f5|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f5             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f5|half_add:h1 ; half_add             ; work         ;
;                |full_add:f6|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f6             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f6|half_add:h1 ; half_add             ; work         ;
;             |eight_bit_full_adder:adder1| ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1                         ; eight_bit_full_adder ; work         ;
;                |full_add:f2|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f2             ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f2|half_add:h2 ; half_add             ; work         ;
;                |full_add:f3|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f3             ; full_add             ; work         ;
;                   |half_add:h2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f3|half_add:h2 ; half_add             ; work         ;
;                |full_add:f4|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f4             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f4|half_add:h1 ; half_add             ; work         ;
;                |full_add:f5|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f5             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f5|half_add:h1 ; half_add             ; work         ;
;                |full_add:f6|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f6             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f6|half_add:h1 ; half_add             ; work         ;
;                |full_add:f7|              ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f7             ; full_add             ; work         ;
;                   |half_add:h1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1|full_add:f7|half_add:h1 ; half_add             ; work         ;
;       |num_decoder:deco1|                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|num_decoder:deco1                                                                   ; num_decoder          ; work         ;
;       |num_decoder:deco2|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|num_decoder:deco2                                                                   ; num_decoder          ; work         ;
;       |num_decoder:deco3|                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|num_decoder:deco3                                                                   ; num_decoder          ; work         ;
;       |num_decoder:deco4|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|num_decoder:deco4                                                                   ; num_decoder          ; work         ;
;       |num_decoder:deco5|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|num_decoder:deco5                                                                   ; num_decoder          ; work         ;
;       |num_decoder:deco6|                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|calculator:cal|num_decoder:deco6                                                                   ; num_decoder          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; calculator:cal|inputNum:numA|d_latch:D0|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D0|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; calculator:cal|inputNum:numA|d_latch:D1|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D1|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; calculator:cal|inputNum:numA|d_latch:D6|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D6|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; calculator:cal|inputNum:numA|d_latch:D5|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D5|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; calculator:cal|inputNum:numA|d_latch:D3|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D3|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D2|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; calculator:cal|inputNum:numA|d_latch:D2|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numA|d_latch:D4|q           ; calculator:cal|inputNum:numA|a ; yes                    ;
; calculator:cal|inputNum:numB|d_latch:D4|q           ; calculator:cal|inputNum:numB|a ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|bin2BCD:disp3"                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; I7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u55"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u54"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u53"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u52"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u51"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u50"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u49"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u48"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u47"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u40"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u39"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u32"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u31"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u24"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u23"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u16"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u15"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u8"                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u7" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; x    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u6" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; x    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u5" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; x    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u4" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; x    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u3" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; x    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u2" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; x    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|Divider:div|UnitCell:u1"                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; bin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde6"                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde5"                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde4"                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde3"                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adde2"                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder1"                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0"                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i       ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i[7..7]" will be connected to GND. ;
; carryin ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|multiplier:multi"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; B7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|bit8_adder:diff"                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sub     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sub[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A7      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; B7      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B7[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; S7      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|math_sign:sign|bit8_adder:add"                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sub     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sub[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; B7      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B7[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; S7      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|bin2BCD:disp2"                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; I7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|bin2BCD:disp1|add3_mod:U5" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; addInput_1 ; Input ; Info     ; Stuck at GND                         ;
+------------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|bin2BCD:disp1|add3_mod:U0" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; addInput_1 ; Input ; Info     ; Stuck at GND                         ;
+------------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator:cal|bin2BCD:disp1"                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; I7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_lcell_comb ; 385                         ;
;     normal            ; 385                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 299                         ;
;                       ;                             ;
; Max LUT depth         ; 37.00                       ;
; Average LUT depth     ; 21.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 30 19:31:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file num_decoder.v
    Info (12023): Found entity 1: num_decoder File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/num_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_decoder.v
    Info (12023): Found entity 1: sign_decoder File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/sign_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file non_decoder.v
    Info (12023): Found entity 1: non_decoder File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/non_decoder.v Line: 1
Warning (12019): Can't analyze file -- file binToBCD.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file add3_mod.v
    Info (12023): Found entity 1: add3_mod File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2BCD File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file math_sign.v
    Info (12023): Found entity 1: math_sign File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bit8_adder.v
    Info (12023): Found entity 1: bit8_adder File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inputnum.v
    Info (12023): Found entity 1: inputNum File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_latch.v
    Info (12023): Found entity 1: d_latch File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_add.v
    Info (12023): Found entity 1: full_add File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/full_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_add.v
    Info (12023): Found entity 1: half_add File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/half_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculator.v
    Info (12023): Found entity 1: calculator File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eight_bit_full_adder.v
    Info (12023): Found entity 1: eight_bit_full_adder File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: Divider File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unitcell.v
    Info (12023): Found entity 1: UnitCell File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v Line: 1
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus Prime megafunction library File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fullsubtractor.v
    Info (12023): Found entity 1: FullSubtractor File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/FullSubtractor.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(6): created implicit net for "A3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(7): created implicit net for "A2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(8): created implicit net for "A1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(9): created implicit net for "A0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(18): created implicit net for "nA3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(19): created implicit net for "nA2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(20): created implicit net for "nA1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(21): created implicit net for "nA0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(29): created implicit net for "S3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(37): created implicit net for "S2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(47): created implicit net for "S1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at add3_mod.v(59): created implicit net for "S0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for "add3_5_S3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for "add3_5_S2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for "add3_5_S1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for "add3_5_S0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(10): created implicit net for "add3_6_S3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for "add3_7_S3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for "add3_7_S2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for "add3_7_S1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for "add3_7_S0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at bin2BCD.v(14): created implicit net for "over" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(5): created implicit net for "SW0_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(6): created implicit net for "SW1_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(7): created implicit net for "SW2_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(8): created implicit net for "SW3_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(15): created implicit net for "A6_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(16): created implicit net for "A5_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(17): created implicit net for "A4_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(18): created implicit net for "A3_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(19): created implicit net for "A2_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(20): created implicit net for "A1_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(21): created implicit net for "A0_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(23): created implicit net for "B6_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(24): created implicit net for "B5_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(25): created implicit net for "B4_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(26): created implicit net for "B3_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(27): created implicit net for "B2_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(28): created implicit net for "B1_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(29): created implicit net for "B0_new" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_7" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for "addOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(34): created implicit net for "addAns_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(35): created implicit net for "addAns_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(36): created implicit net for "addAns_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(37): created implicit net for "addAns_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(38): created implicit net for "addAns_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(39): created implicit net for "addAns_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(40): created implicit net for "addAns_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_7" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for "subOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(45): created implicit net for "subAns_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(46): created implicit net for "subAns_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(47): created implicit net for "subAns_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(48): created implicit net for "subAns_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(49): created implicit net for "subAns_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(50): created implicit net for "subAns_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(51): created implicit net for "subAns_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for "multiOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(56): created implicit net for "multiAns_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(57): created implicit net for "multiAns_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(58): created implicit net for "multiAns_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(59): created implicit net for "multiAns_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(60): created implicit net for "multiAns_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(61): created implicit net for "multiAns_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(62): created implicit net for "multiAns_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for "dividOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(67): created implicit net for "dividAns_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(68): created implicit net for "dividAns_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(69): created implicit net for "dividAns_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(70): created implicit net for "dividAns_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(71): created implicit net for "dividAns_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(72): created implicit net for "dividAns_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at math_sign.v(73): created implicit net for "dividAns_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(3): created implicit net for "w1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(5): created implicit net for "w2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(6): created implicit net for "w3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(7): created implicit net for "w4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(8): created implicit net for "w5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(9): created implicit net for "w6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(10): created implicit net for "w7" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(11): created implicit net for "w8" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(14): created implicit net for "S_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(14): created implicit net for "C0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(15): created implicit net for "S_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(15): created implicit net for "C1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(16): created implicit net for "S_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(16): created implicit net for "C2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(17): created implicit net for "S_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(17): created implicit net for "C3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(18): created implicit net for "S_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(18): created implicit net for "C4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(19): created implicit net for "S_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(19): created implicit net for "C5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(20): created implicit net for "S_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(20): created implicit net for "C6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at bit8_adder.v(23): created implicit net for "cOut" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at inputNum.v(3): created implicit net for "en" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for "A0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_7" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for "AOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for "B0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_7" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for "BOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for "out0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_7" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for "ansOut_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(42): created implicit net for "c_out_0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(48): created implicit net for "c_out_1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(62): created implicit net for "c_out_2" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(75): created implicit net for "c_out_3" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(89): created implicit net for "c_out_4" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(103): created implicit net for "c_out_5" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(117): created implicit net for "c_out_6" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 117
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(141): created implicit net for "overFlow" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for "u2_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for "u1_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for "u1_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for "u1_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for "u3_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for "u2_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for "u2_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for "u4_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for "u3_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for "u3_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for "u5_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for "u4_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for "u4_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for "u6_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for "u5_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for "u5_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for "u7_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for "u6_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for "u6_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(9): created implicit net for "u7_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(9): created implicit net for "u7_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for "u9_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for "u8_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for "u8_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for "u8_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for "u10_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for "u9_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for "u9_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for "u11_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for "u10_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for "u10_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for "u12_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for "u11_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for "u11_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for "u13_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for "u12_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for "u12_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for "u14_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for "u13_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for "u13_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for "u15_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for "u14_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for "u14_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(20): created implicit net for "u15_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(20): created implicit net for "u15_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for "u17_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for "u16_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for "u16_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for "u16_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for "u18_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for "u17_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for "u17_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for "u19_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for "u18_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for "u18_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for "u20_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for "u19_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for "u19_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for "u21_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for "u20_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for "u20_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for "u22_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for "u21_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for "u21_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for "u23_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for "u22_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for "u22_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(31): created implicit net for "u23_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(31): created implicit net for "u23_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for "u25_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for "u24_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for "u24_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for "u24_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for "u26_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for "u25_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for "u25_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for "u27_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for "u26_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for "u26_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for "u28_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for "u27_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for "u27_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for "u29_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for "u28_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for "u28_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for "u30_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for "u29_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for "u29_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for "u31_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for "u30_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for "u30_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(42): created implicit net for "u31_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(42): created implicit net for "u31_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for "u33_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for "u32_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for "u32_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for "u32_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for "u34_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for "u33_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for "u33_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for "u35_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for "u34_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for "u34_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for "u36_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for "u35_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for "u35_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for "u37_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for "u36_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for "u36_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for "u38_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for "u37_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for "u37_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for "u39_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for "u38_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for "u38_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(53): created implicit net for "u39_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(53): created implicit net for "u39_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for "u41_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for "u40_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for "u40_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for "u40_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for "u42_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for "u41_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for "u41_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for "u43_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for "u42_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for "u42_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for "u44_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for "u43_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for "u43_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for "u45_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for "u44_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for "u44_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for "u46_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for "u45_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for "u45_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for "u47_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for "u46_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for "u46_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(64): created implicit net for "u47_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(64): created implicit net for "u47_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for "u49_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for "u48_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for "u48_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for "u48_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for "u50_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for "u49_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for "u49_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for "u51_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for "u50_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for "u50_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for "u52_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for "u51_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for "u51_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for "u53_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for "u52_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for "u52_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for "u54_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for "u53_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for "u53_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for "u55_sout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for "u54_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for "u54_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(75): created implicit net for "u55_bout" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at Divider.v(75): created implicit net for "u55_out" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 75
Warning (12125): Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 2
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "LEDR[9..4]" at de10_lite_golden_top.v(16) has no driver File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
Info (12128): Elaborating entity "calculator" for hierarchy "calculator:cal" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 22
Info (12128): Elaborating entity "inputNum" for hierarchy "calculator:cal|inputNum:numA" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 4
Info (12128): Elaborating entity "d_latch" for hierarchy "calculator:cal|inputNum:numA|d_latch:D0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at d_latch.v(2): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v Line: 2
Info (10041): Inferred latch for "q" at d_latch.v(2) File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v Line: 2
Info (12128): Elaborating entity "bin2BCD" for hierarchy "calculator:cal|bin2BCD:disp1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 5
Info (12128): Elaborating entity "add3_mod" for hierarchy "calculator:cal|bin2BCD:disp1|add3_mod:U0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v Line: 5
Info (12128): Elaborating entity "num_decoder" for hierarchy "calculator:cal|num_decoder:deco1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 6
Info (12128): Elaborating entity "math_sign" for hierarchy "calculator:cal|math_sign:sign" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v Line: 16
Info (12128): Elaborating entity "bit8_adder" for hierarchy "calculator:cal|math_sign:sign|bit8_adder:add" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 32
Warning (10034): Output port "S7" at bit8_adder.v(1) has no driver File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 1
Info (12128): Elaborating entity "full_add" for hierarchy "calculator:cal|math_sign:sign|bit8_adder:add|full_add:add1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v Line: 14
Info (12128): Elaborating entity "half_add" for hierarchy "calculator:cal|math_sign:sign|bit8_adder:add|full_add:add1|half_add:h1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/full_add.v Line: 5
Info (12128): Elaborating entity "multiplier" for hierarchy "calculator:cal|math_sign:sign|multiplier:multi" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 54
Info (12128): Elaborating entity "eight_bit_full_adder" for hierarchy "calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v Line: 45
Info (12128): Elaborating entity "Divider" for hierarchy "calculator:cal|math_sign:sign|Divider:div" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v Line: 65
Info (12128): Elaborating entity "UnitCell" for hierarchy "calculator:cal|math_sign:sign|Divider:div|UnitCell:u1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v Line: 3
Info (12128): Elaborating entity "FullSubtractor" for hierarchy "calculator:cal|math_sign:sign|Divider:div|UnitCell:u1|FullSubtractor:FS1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v Line: 3
Info (12128): Elaborating entity "Mux" for hierarchy "calculator:cal|math_sign:sign|Divider:div|UnitCell:u1|Mux:m1" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v Line: 4
Warning (12020): Port "ordered port 2" on the entity instantiation of "f1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 7
Warning (12020): Port "ordered port 2" on the entity instantiation of "f1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 7
Warning (12020): Port "ordered port 2" on the entity instantiation of "f1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 7
Warning (12020): Port "ordered port 2" on the entity instantiation of "f1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 7
Warning (12020): Port "ordered port 2" on the entity instantiation of "f1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 7
Warning (12020): Port "ordered port 2" on the entity instantiation of "f1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v Line: 7
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 5
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 6
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 7
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 8
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 9
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/DE10_LITE_Golden_Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v Line: 13
Info (21057): Implemented 444 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 374 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 369 warnings
    Info: Peak virtual memory: 4769 megabytes
    Info: Processing ended: Thu Jun 30 19:31:17 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/DE10_LITE_Golden_Top.map.smsg.


