CE_PARTITION_BASE,VAR_0
DRM_ERROR,FUNC_0
GC,VAR_1
PACKET3,FUNC_1
PACKET3_BASE_INDEX,FUNC_2
PACKET3_CLEAR_STATE,VAR_2
PACKET3_CONTEXT_CONTROL,VAR_3
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE,VAR_4
PACKET3_PREAMBLE_CNTL,VAR_5
PACKET3_PREAMBLE_END_CLEAR_STATE,VAR_6
PACKET3_SET_BASE,VAR_7
PACKET3_SET_CONTEXT_REG,VAR_8
PACKET3_SET_CONTEXT_REG_START,VAR_9
PACKET3_SET_UCONFIG_REG,VAR_10
PACKET3_SET_UCONFIG_REG_INDEX_TYPE,VAR_11
PACKET3_SET_UCONFIG_REG_START,VAR_12
SECT_CONTEXT,VAR_13
SOC15_REG_OFFSET,FUNC_3
WREG32_SOC15,FUNC_4
amdgpu_ring_alloc,FUNC_5
amdgpu_ring_commit,FUNC_6
amdgpu_ring_write,FUNC_7
gfx9_cs_data,VAR_14
gfx_v9_0_cp_gfx_enable,FUNC_8
gfx_v9_0_get_csb_size,FUNC_9
mmCP_DEVICE_ID,VAR_15
mmCP_MAX_CONTEXT,VAR_16
mmVGT_INDEX_TYPE,VAR_17
gfx_v9_0_cp_gfx_start,FUNC_10
adev,VAR_18
ring,VAR_19
sect,VAR_20
ext,VAR_21
r,VAR_22
i,VAR_23
tmp,VAR_24
