static int F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned int V_3 = V_1 + ( V_2 * V_4 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nif ( V_1 >= V_4 ||\r\nV_2 >= V_6 )\r\nreturn - V_7 ;\r\nF_3 () ;\r\nF_4 ( & V_8 ) ;\r\nV_9 [ V_1 ] [ V_2 ] ++ ;\r\nif ( V_9 [ V_1 ] [ V_2 ] == 1 ) {\r\nbool V_10 =\r\n( F_5 ( V_2 ) == 1 ) ;\r\nif ( V_10 )\r\nF_6 ( V_2 ) ;\r\nF_7 ( V_3 ) ;\r\n} else if ( V_9 [ V_1 ] [ V_2 ] != 2 ) {\r\nF_8 () ;\r\n}\r\nF_9 ( & V_8 ) ;\r\nF_10 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nbool V_12 = false , V_13 = false ;\r\nunsigned int V_3 ;\r\nV_11 = F_12 () ;\r\nV_1 = F_13 ( V_11 , 0 ) ;\r\nV_2 = F_13 ( V_11 , 1 ) ;\r\nV_3 = V_1 + ( V_2 * V_4 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nF_14 ( V_1 >= V_4 ||\r\nV_2 >= V_6 ) ;\r\nF_15 ( V_1 , V_2 ) ;\r\nF_4 ( & V_8 ) ;\r\nF_14 ( F_16 ( V_2 ) != V_14 ) ;\r\nV_9 [ V_1 ] [ V_2 ] -- ;\r\nif ( V_9 [ V_1 ] [ V_2 ] == 0 ) {\r\nF_17 ( V_3 ) ;\r\nif ( F_18 ( V_2 ) ) {\r\nF_19 ( V_2 ) ;\r\nV_12 = true ;\r\n}\r\n} else if ( V_9 [ V_1 ] [ V_2 ] == 1 ) {\r\nV_13 = true ;\r\n} else {\r\nF_8 () ;\r\n}\r\nif ( V_12 && F_20 ( V_1 , V_2 ) ) {\r\nF_9 ( & V_8 ) ;\r\nif ( F_21 () == V_15 ) {\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3\n\t"\r\n"isb\n\t"\r\n"dsb"\r\n: : "r" (0x400));\r\n}\r\nF_22 ( V_16 ) ;\r\nF_23 ( V_11 ) ;\r\nF_24 ( V_2 , V_17 ) ;\r\n} else {\r\nF_9 ( & V_8 ) ;\r\nF_22 ( V_18 ) ;\r\n}\r\nF_25 ( V_1 , V_2 ) ;\r\nif ( ! V_13 )\r\nF_26 () ;\r\n}\r\nstatic int F_27 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned int V_19 = 100 ;\r\nunsigned int V_3 = V_1 + ( V_2 * V_4 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nF_14 ( V_1 >= V_4 ||\r\nV_2 >= V_6 ) ;\r\nwhile ( V_19 -- ) {\r\nif ( F_28 ( V_9 [ V_1 ] [ V_2 ] ) == 0 ) {\r\nif ( ( F_29 ( V_3 ) == 0 ) )\r\nreturn 0 ;\r\n}\r\nF_30 ( 1 ) ;\r\n}\r\nreturn - V_20 ;\r\n}\r\nstatic void F_31 ( void )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nV_11 = F_12 () ;\r\nV_1 = F_13 ( V_11 , 0 ) ;\r\nV_2 = F_13 ( V_11 , 1 ) ;\r\nF_4 ( & V_8 ) ;\r\nif ( V_9 [ V_1 ] [ V_2 ] == 0 )\r\nV_9 [ V_1 ] [ V_2 ] = 1 ;\r\nF_9 ( & V_8 ) ;\r\n}\r\nstatic void F_32 ( T_1 V_21 )\r\n{\r\nunsigned int V_11 , V_3 ;\r\nF_11 () ;\r\nV_11 = F_12 () ;\r\nV_3 = F_33 ( V_11 ) ;\r\nF_7 ( V_3 ) ;\r\n}\r\nstatic void T_2 F_34 ( void )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nV_11 = F_12 () ;\r\nV_1 = F_13 ( V_11 , 0 ) ;\r\nV_2 = F_13 ( V_11 , 1 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nF_14 ( V_1 >= V_4 ||\r\nV_2 >= V_6 ) ;\r\nV_9 [ V_1 ] [ V_2 ] = 1 ;\r\n}\r\nstatic void T_3 F_35 ( unsigned int V_22 )\r\n{\r\nasm volatile ("\n"\r\n"cmp r0, #1\n"\r\n"bxne lr\n"\r\n"b cci_enable_port_for_self");\r\n}\r\nstatic void T_2 F_36 ( void )\r\n{\r\nif ( F_21 () == V_15 ) {\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3\n\t"\r\n"isb\n\t"\r\n"dsb"\r\n: : "r" (0x400));\r\n}\r\nF_22 ( V_16 ) ;\r\n}\r\nstatic void F_37 ( void )\r\n{\r\nF_38 ( 0xe59f0000 , V_23 ) ;\r\nF_38 ( 0xe12fff10 , V_23 + 4 ) ;\r\nF_38 ( F_39 ( V_24 ) , V_23 + 8 ) ;\r\n}\r\nstatic int T_2 F_40 ( void )\r\n{\r\nstruct V_25 * V_26 ;\r\nunsigned int V_27 , V_28 ;\r\nint V_29 ;\r\nV_26 = F_41 ( NULL , V_30 ) ;\r\nif ( ! V_26 )\r\nreturn - V_31 ;\r\nF_42 ( V_26 ) ;\r\nif ( ! F_43 () )\r\nreturn - V_31 ;\r\nV_26 = F_44 ( NULL , NULL ,\r\nL_2 ) ;\r\nif ( ! V_26 )\r\nreturn - V_31 ;\r\nV_23 = F_45 ( V_26 , 0 ) ;\r\nF_42 ( V_26 ) ;\r\nif ( ! V_23 ) {\r\nF_46 ( L_3 ) ;\r\nreturn - V_32 ;\r\n}\r\nF_47 ( V_33 , V_34 ) ;\r\nF_34 () ;\r\nV_29 = F_48 ( & V_35 ) ;\r\nif ( ! V_29 )\r\nV_29 = F_49 ( F_35 ) ;\r\nif ( ! V_29 )\r\nV_29 = F_50 ( F_36 ) ;\r\nif ( V_29 ) {\r\nF_51 ( V_23 ) ;\r\nreturn V_29 ;\r\n}\r\nF_52 () ;\r\nF_53 ( L_4 ) ;\r\nfor ( V_28 = 0 ; V_28 < V_6 ; V_28 ++ ) {\r\nV_27 = F_54 ( F_55 ( V_28 ) ) ;\r\nV_27 |= V_36 |\r\nV_37 |\r\nV_38 ;\r\nF_47 ( V_27 , F_55 ( V_28 ) ) ;\r\n}\r\nF_37 () ;\r\nF_56 ( & V_39 ) ;\r\nreturn V_29 ;\r\n}
