// Seed: 766429445
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2
);
  always @(posedge !1 or posedge id_1) begin
    if (id_2)
      if (1) begin
        if (id_2) begin
          id_4 = 1;
          if (id_0 != 1) assume (id_1);
        end else id_5 = !(1);
      end else if (id_2) id_6 <= 1;
    id_6 <= 1'b0 & 1;
  end
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  wand id_3
);
  wire id_5;
  module_0(
      id_3, id_3, id_3
  );
endmodule
