

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s'
================================================================
* Date:           Thu Aug 17 12:47:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.275 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  11.200 ns|  11.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 6 [1/1] (1.22ns)   --->   "%p_read_696 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read49" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_696' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.22ns)   --->   "%p_read_697 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read48" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_697' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.22ns)   --->   "%p_read_698 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read47" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_698' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.22ns)   --->   "%p_read4696 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read46" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read4696' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.22ns)   --->   "%p_read4595 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read45" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read4595' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.22ns)   --->   "%p_read4494 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read44" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read4494' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.22ns)   --->   "%p_read4393 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read43" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read4393' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.22ns)   --->   "%p_read4292 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read42" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read4292' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.22ns)   --->   "%p_read4191 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read41" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read4191' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.22ns)   --->   "%p_read4090 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read40" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read4090' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%p_read_699 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read39" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_699' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.22ns)   --->   "%p_read_700 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read38" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_700' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.22ns)   --->   "%p_read_701 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read37" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_701' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.22ns)   --->   "%p_read3686 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read36" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read3686' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.22ns)   --->   "%p_read3585 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read35" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read3585' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%p_read3484 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read34" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read3484' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.22ns)   --->   "%p_read3383 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read33" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read3383' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.22ns)   --->   "%p_read3282 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read32" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read3282' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.22ns)   --->   "%p_read3181 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read31" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read3181' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.22ns)   --->   "%p_read3080 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read30" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read3080' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.22ns)   --->   "%p_read_702 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_702' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.22ns)   --->   "%p_read_703 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read28" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_703' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.22ns)   --->   "%p_read_704 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read27" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_704' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.22ns)   --->   "%p_read2676 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read26" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read2676' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.22ns)   --->   "%p_read2575 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read25" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read2575' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.22ns)   --->   "%p_read2474 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read2474' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.22ns)   --->   "%p_read2373 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read2373' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.22ns)   --->   "%p_read2272 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read2272' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.22ns)   --->   "%p_read2171 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read2171' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (1.22ns)   --->   "%p_read2070 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'read' 'p_read2070' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (1.22ns)   --->   "%p_read_705 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'read' 'p_read_705' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (1.22ns)   --->   "%p_read_706 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'read' 'p_read_706' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (1.22ns)   --->   "%p_read_707 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 38 'read' 'p_read_707' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (1.22ns)   --->   "%p_read1666 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 39 'read' 'p_read1666' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (1.22ns)   --->   "%p_read1565 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'read' 'p_read1565' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (1.22ns)   --->   "%p_read1464 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 41 'read' 'p_read1464' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (1.22ns)   --->   "%p_read1363 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 42 'read' 'p_read1363' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (1.22ns)   --->   "%p_read1262 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 43 'read' 'p_read1262' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (1.22ns)   --->   "%p_read1161 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 44 'read' 'p_read1161' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (1.22ns)   --->   "%p_read1060 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 45 'read' 'p_read1060' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (1.22ns)   --->   "%p_read959 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'read' 'p_read959' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (1.22ns)   --->   "%p_read858 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 47 'read' 'p_read858' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (1.22ns)   --->   "%p_read757 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 48 'read' 'p_read757' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (1.22ns)   --->   "%p_read656 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'read' 'p_read656' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (1.22ns)   --->   "%p_read555 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'read' 'p_read555' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (1.22ns)   --->   "%p_read454 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'read' 'p_read454' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (1.22ns)   --->   "%p_read353 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'read' 'p_read353' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (1.22ns)   --->   "%p_read252 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'read' 'p_read252' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (1.22ns)   --->   "%p_read151 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'read' 'p_read151' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (1.22ns)   --->   "%p_read_708 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'read' 'p_read_708' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read1262, i32 1, i32 8"   --->   Operation 56 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read1565, i32 1, i32 8"   --->   Operation 57 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln818_241 = zext i8 %mult_V_7"   --->   Operation 58 'zext' 'zext_ln818_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read1666, i32 1, i32 8"   --->   Operation 59 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln818_244 = zext i8 %mult_V_8"   --->   Operation 60 'zext' 'zext_ln818_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_704, i32 1, i32 8"   --->   Operation 61 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln818_287 = zext i8 %mult_V_10"   --->   Operation 62 'zext' 'zext_ln818_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_703, i32 1, i32 8"   --->   Operation 63 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read3080, i32 1, i32 8"   --->   Operation 64 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read3383, i32 1, i32 8"   --->   Operation 65 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln818_309 = zext i8 %mult_V_18"   --->   Operation 66 'zext' 'zext_ln818_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read3484, i32 1, i32 8"   --->   Operation 67 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln813_454 = add i9 %zext_ln818_287, i9 %zext_ln818_309"   --->   Operation 68 'add' 'add_ln813_454' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln813_619 = add i9 %zext_ln818_241, i9 %zext_ln818_244"   --->   Operation 69 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i9 %p_read_708"   --->   Operation 70 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_708, i4 0"   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln818_170 = zext i13 %shl_ln"   --->   Operation 72 'zext' 'zext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln818_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_708, i2 0"   --->   Operation 73 'bitconcatenate' 'shl_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln818_171 = zext i11 %shl_ln818_s"   --->   Operation 74 'zext' 'zext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.75ns)   --->   "%add_ln818 = add i14 %zext_ln818_170, i14 %zext_ln818_171"   --->   Operation 75 'add' 'add_ln818' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 77 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.46ns)   --->   "%mul_ln818 = mul i14 %zext_ln818, i14 23"   --->   Operation 78 'mul' 'mul_ln818' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 79 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.46ns)   --->   "%mul_ln818_100 = mul i14 %zext_ln818, i14 29"   --->   Operation 80 'mul' 'mul_ln818_100' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_100, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 81 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i9 %trunc_ln17_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 82 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.46ns)   --->   "%mul_ln818_101 = mul i14 %zext_ln818, i14 22"   --->   Operation 83 'mul' 'mul_ln818_101' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_101, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 84 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i9 %trunc_ln17_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 85 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i9 %p_read_708"   --->   Operation 86 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.46ns)   --->   "%r_V = mul i16 %zext_ln1273, i16 65487"   --->   Operation 87 'mul' 'r_V' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15"   --->   Operation 88 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_708, i5 0"   --->   Operation 89 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1273_240 = zext i14 %shl_ln2"   --->   Operation 90 'zext' 'zext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.76ns)   --->   "%sub_ln1273 = sub i15 0, i15 %zext_ln1273_240"   --->   Operation 91 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i15 %sub_ln1273"   --->   Operation 92 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_708, i3 0"   --->   Operation 93 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1273_241 = zext i12 %shl_ln1273_s"   --->   Operation 94 'zext' 'zext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.77ns)   --->   "%r_V_200 = sub i16 %sext_ln1273, i16 %zext_ln1273_241"   --->   Operation 95 'sub' 'r_V_200' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_200, i32 5, i32 15"   --->   Operation 96 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.46ns)   --->   "%r_V_201 = mul i16 %zext_ln1273, i16 65495"   --->   Operation 97 'mul' 'r_V_201' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln818_219 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_201, i32 5, i32 15"   --->   Operation 98 'partselect' 'trunc_ln818_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i11 %trunc_ln818_219"   --->   Operation 99 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln818_109 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_708, i1 0"   --->   Operation 100 'bitconcatenate' 'shl_ln818_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln818_172 = zext i10 %shl_ln818_109"   --->   Operation 101 'zext' 'zext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.75ns)   --->   "%sub_ln818 = sub i14 %zext_ln818_170, i14 %zext_ln818_172"   --->   Operation 102 'sub' 'sub_ln818' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln818_220 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818, i32 5, i32 13"   --->   Operation 103 'partselect' 'trunc_ln818_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln818_173 = zext i9 %p_read151"   --->   Operation 104 'zext' 'zext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln818_174 = zext i9 %p_read151"   --->   Operation 105 'zext' 'zext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln818_110 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read151, i4 0"   --->   Operation 106 'bitconcatenate' 'shl_ln818_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln818_175 = zext i13 %shl_ln818_110"   --->   Operation 107 'zext' 'zext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.75ns)   --->   "%add_ln818_60 = add i14 %zext_ln818_175, i14 %zext_ln818_174"   --->   Operation 108 'add' 'add_ln818_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_60, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 109 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.46ns)   --->   "%mul_ln818_102 = mul i14 %zext_ln818_174, i14 27"   --->   Operation 110 'mul' 'mul_ln818_102' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_102, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 111 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln818_111 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read151, i6 0"   --->   Operation 112 'bitconcatenate' 'shl_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln818_176 = zext i15 %shl_ln818_111"   --->   Operation 113 'zext' 'zext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln818_112 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read151, i2 0"   --->   Operation 114 'bitconcatenate' 'shl_ln818_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln818_177 = zext i11 %shl_ln818_112"   --->   Operation 115 'zext' 'zext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln818_178 = zext i11 %shl_ln818_112"   --->   Operation 116 'zext' 'zext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln818_61 = add i16 %zext_ln818_176, i16 %zext_ln818_177"   --->   Operation 117 'add' 'add_ln818_61' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln818_61, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 118 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read151, i1 0"   --->   Operation 119 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1273_242 = zext i10 %shl_ln1273_129"   --->   Operation 120 'zext' 'zext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.46ns)   --->   "%mul_ln818_103 = mul i15 %zext_ln818_173, i15 35"   --->   Operation 121 'mul' 'mul_ln818_103' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_103, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 122 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.77ns)   --->   "%sub_ln1273_101 = sub i16 0, i16 %zext_ln818_176"   --->   Operation 123 'sub' 'sub_ln1273_101' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i16 %sub_ln1273_101"   --->   Operation 124 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.78ns)   --->   "%r_V_202 = sub i17 %sext_ln1273_40, i17 %zext_ln1273_242"   --->   Operation 125 'sub' 'r_V_202' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln818_221 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_202, i32 5, i32 16"   --->   Operation 126 'partselect' 'trunc_ln818_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.75ns)   --->   "%sub_ln818_20 = sub i14 %zext_ln818_175, i14 %zext_ln818_178"   --->   Operation 127 'sub' 'sub_ln818_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln818_222 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_20, i32 5, i32 13"   --->   Operation 128 'partselect' 'trunc_ln818_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i9 %trunc_ln818_222" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 129 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i11 %sext_ln17_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 130 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.46ns)   --->   "%mul_ln818_104 = mul i14 %zext_ln818_174, i14 23"   --->   Operation 131 'mul' 'mul_ln818_104' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_104, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 132 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i9 %trunc_ln17_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 133 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273_243 = zext i9 %p_read252"   --->   Operation 134 'zext' 'zext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1273_244 = zext i9 %p_read252"   --->   Operation 135 'zext' 'zext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read252, i4 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1273_245 = zext i13 %shl_ln1273_130"   --->   Operation 137 'zext' 'zext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.75ns)   --->   "%r_V_203 = sub i14 %zext_ln1273_243, i14 %zext_ln1273_245"   --->   Operation 138 'sub' 'r_V_203' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln818_223 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_203, i32 5, i32 13"   --->   Operation 139 'partselect' 'trunc_ln818_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i9 %trunc_ln818_223"   --->   Operation 140 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.46ns)   --->   "%mul_ln818_105 = mul i14 %zext_ln1273_243, i14 23"   --->   Operation 141 'mul' 'mul_ln818_105' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_105, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln818_113 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read252, i5 0"   --->   Operation 143 'bitconcatenate' 'shl_ln818_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln818_179 = zext i14 %shl_ln818_113"   --->   Operation 144 'zext' 'zext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln818_114 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read252, i2 0"   --->   Operation 145 'bitconcatenate' 'shl_ln818_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln818_180 = zext i11 %shl_ln818_114"   --->   Operation 146 'zext' 'zext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.76ns)   --->   "%add_ln818_62 = add i15 %zext_ln818_179, i15 %zext_ln818_180"   --->   Operation 147 'add' 'add_ln818_62' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_62, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 148 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.46ns)   --->   "%mul_ln818_106 = mul i14 %zext_ln1273_243, i14 29"   --->   Operation 149 'mul' 'mul_ln818_106' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_106, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 150 'partselect' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.46ns)   --->   "%mul_ln818_107 = mul i13 %zext_ln1273_244, i13 11"   --->   Operation 151 'mul' 'mul_ln818_107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln17_11 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_107, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 152 'partselect' 'trunc_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.75ns)   --->   "%sub_ln1273_104 = sub i14 0, i14 %zext_ln1273_245"   --->   Operation 153 'sub' 'sub_ln1273_104' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i14 %sub_ln1273_104"   --->   Operation 154 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.76ns)   --->   "%r_V_204 = sub i15 %sext_ln1273_41, i15 %zext_ln818_180"   --->   Operation 155 'sub' 'r_V_204' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln818_224 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_204, i32 5, i32 14"   --->   Operation 156 'partselect' 'trunc_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln818_181 = zext i9 %p_read353"   --->   Operation 157 'zext' 'zext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.46ns)   --->   "%mul_ln818_108 = mul i15 %zext_ln818_181, i15 45"   --->   Operation 158 'mul' 'mul_ln818_108' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln17_12 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_108, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 159 'partselect' 'trunc_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i10 %trunc_ln17_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read353, i1 0"   --->   Operation 161 'bitconcatenate' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i10 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 162 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.46ns)   --->   "%mul_ln818_109 = mul i15 %zext_ln818_181, i15 51"   --->   Operation 163 'mul' 'mul_ln818_109' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln17_13 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_109, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 164 'partselect' 'trunc_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.46ns)   --->   "%mul_ln818_110 = mul i15 %zext_ln818_181, i15 37"   --->   Operation 165 'mul' 'mul_ln818_110' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln17_14 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_110, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 166 'partselect' 'trunc_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1273_246 = zext i9 %p_read353"   --->   Operation 167 'zext' 'zext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.46ns)   --->   "%r_V_205 = mul i16 %zext_ln1273_246, i16 65481"   --->   Operation 168 'mul' 'r_V_205' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_225 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_205, i32 5, i32 15"   --->   Operation 169 'partselect' 'trunc_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.46ns)   --->   "%r_V_206 = mul i16 %zext_ln1273_246, i16 65498"   --->   Operation 170 'mul' 'r_V_206' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln818_226 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_206, i32 5, i32 15"   --->   Operation 171 'partselect' 'trunc_ln818_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln70_99 = sext i11 %trunc_ln818_226" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 172 'sext' 'sext_ln70_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln818_182 = zext i9 %p_read454"   --->   Operation 173 'zext' 'zext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln818_183 = zext i9 %p_read454"   --->   Operation 174 'zext' 'zext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.46ns)   --->   "%mul_ln818_111 = mul i15 %zext_ln818_183, i15 45"   --->   Operation 175 'mul' 'mul_ln818_111' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln17_15 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_111, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 176 'partselect' 'trunc_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i10 %trunc_ln17_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 177 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln818_115 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read454, i4 0"   --->   Operation 178 'bitconcatenate' 'shl_ln818_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln818_184 = zext i13 %shl_ln818_115"   --->   Operation 179 'zext' 'zext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln818_116 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read454, i2 0"   --->   Operation 180 'bitconcatenate' 'shl_ln818_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln818_185 = zext i11 %shl_ln818_116"   --->   Operation 181 'zext' 'zext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.75ns)   --->   "%add_ln818_63 = add i14 %zext_ln818_184, i14 %zext_ln818_185"   --->   Operation 182 'add' 'add_ln818_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln17_16 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_63, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 183 'partselect' 'trunc_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.46ns)   --->   "%r_V_207 = mul i15 %zext_ln818_183, i15 32742"   --->   Operation 184 'mul' 'r_V_207' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln818_227 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_207, i32 5, i32 14"   --->   Operation 185 'partselect' 'trunc_ln818_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.46ns)   --->   "%r_V_208 = mul i14 %zext_ln818_182, i14 16373"   --->   Operation 186 'mul' 'r_V_208' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln818_228 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_208, i32 5, i32 13"   --->   Operation 187 'partselect' 'trunc_ln818_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i9 %trunc_ln818_228"   --->   Operation 188 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln818_117 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read454, i5 0"   --->   Operation 189 'bitconcatenate' 'shl_ln818_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln818_186 = zext i14 %shl_ln818_117"   --->   Operation 190 'zext' 'zext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.76ns)   --->   "%sub_ln818_21 = sub i15 %zext_ln818_186, i15 %zext_ln818_183"   --->   Operation 191 'sub' 'sub_ln818_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln818_229 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_21, i32 5, i32 14"   --->   Operation 192 'partselect' 'trunc_ln818_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.46ns)   --->   "%r_V_209 = mul i15 %zext_ln818_183, i15 32749"   --->   Operation 193 'mul' 'r_V_209' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln818_230 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_209, i32 5, i32 14"   --->   Operation 194 'partselect' 'trunc_ln818_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i10 %trunc_ln818_230"   --->   Operation 195 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln818_118 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read454, i1 0"   --->   Operation 196 'bitconcatenate' 'shl_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln818_187 = zext i10 %shl_ln818_118"   --->   Operation 197 'zext' 'zext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.76ns)   --->   "%add_ln818_64 = add i15 %zext_ln818_186, i15 %zext_ln818_187"   --->   Operation 198 'add' 'add_ln818_64' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln17_17 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_64, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 199 'partselect' 'trunc_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln818_188 = zext i9 %p_read555"   --->   Operation 200 'zext' 'zext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln818_189 = zext i9 %p_read555"   --->   Operation 201 'zext' 'zext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln818_190 = zext i9 %p_read555"   --->   Operation 202 'zext' 'zext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (1.46ns)   --->   "%mul_ln818_112 = mul i15 %zext_ln818_190, i15 58"   --->   Operation 203 'mul' 'mul_ln818_112' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln17_18 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_112, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 204 'partselect' 'trunc_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.46ns)   --->   "%mul_ln818_113 = mul i15 %zext_ln818_190, i15 45"   --->   Operation 205 'mul' 'mul_ln818_113' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln17_19 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_113, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 206 'partselect' 'trunc_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i10 %trunc_ln17_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 207 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln818_121 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read555, i4 0"   --->   Operation 208 'bitconcatenate' 'shl_ln818_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln818_193 = zext i13 %shl_ln818_121"   --->   Operation 209 'zext' 'zext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.75ns)   --->   "%sub_ln818_22 = sub i14 %zext_ln818_193, i14 %zext_ln818_189"   --->   Operation 210 'sub' 'sub_ln818_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln818_231 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_22, i32 5, i32 13"   --->   Operation 211 'partselect' 'trunc_ln818_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.75ns)   --->   "%sub_ln1273_106 = sub i14 0, i14 %zext_ln818_193"   --->   Operation 212 'sub' 'sub_ln1273_106' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i14 %sub_ln1273_106"   --->   Operation 213 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read555, i1 0"   --->   Operation 214 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1273_247 = zext i10 %shl_ln1273_131"   --->   Operation 215 'zext' 'zext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.76ns)   --->   "%r_V_210 = sub i15 %sext_ln1273_42, i15 %zext_ln1273_247"   --->   Operation 216 'sub' 'r_V_210' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln818_232 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_210, i32 5, i32 14"   --->   Operation 217 'partselect' 'trunc_ln818_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i10 %trunc_ln818_232"   --->   Operation 218 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (1.46ns)   --->   "%mul_ln818_114 = mul i13 %zext_ln818_188, i13 11"   --->   Operation 219 'mul' 'mul_ln818_114' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_114, i32 5, i32 12"   --->   Operation 220 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln17_23 = zext i8 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'zext' 'zext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.46ns)   --->   "%r_V_212 = mul i15 %zext_ln818_190, i15 32741"   --->   Operation 222 'mul' 'r_V_212' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln818_234 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_212, i32 5, i32 14"   --->   Operation 223 'partselect' 'trunc_ln818_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln70_100 = sext i10 %trunc_ln818_234" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 224 'sext' 'sext_ln70_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln818_195 = zext i9 %p_read656"   --->   Operation 225 'zext' 'zext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.46ns)   --->   "%mul_ln818_115 = mul i14 %zext_ln818_195, i14 23"   --->   Operation 226 'mul' 'mul_ln818_115' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln17_21 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_115, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 227 'partselect' 'trunc_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln17_24 = zext i9 %trunc_ln17_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 228 'zext' 'zext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln818_122 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read656, i4 0"   --->   Operation 229 'bitconcatenate' 'shl_ln818_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln818_196 = zext i13 %shl_ln818_122"   --->   Operation 230 'zext' 'zext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln818_123 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read656, i1 0"   --->   Operation 231 'bitconcatenate' 'shl_ln818_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln818_197 = zext i10 %shl_ln818_123"   --->   Operation 232 'zext' 'zext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.75ns)   --->   "%sub_ln818_23 = sub i14 %zext_ln818_196, i14 %zext_ln818_197"   --->   Operation 233 'sub' 'sub_ln818_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln818_235 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_23, i32 5, i32 13"   --->   Operation 234 'partselect' 'trunc_ln818_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (1.46ns)   --->   "%mul_ln818_116 = mul i14 %zext_ln818_195, i14 21"   --->   Operation 235 'mul' 'mul_ln818_116' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln17_22 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_116, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 236 'partselect' 'trunc_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.75ns)   --->   "%add_ln818_66 = add i14 %zext_ln818_196, i14 %zext_ln818_195"   --->   Operation 237 'add' 'add_ln818_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln17_23 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_66, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'partselect' 'trunc_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln17_27 = zext i9 %trunc_ln17_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 239 'zext' 'zext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.75ns)   --->   "%sub_ln818_24 = sub i14 %zext_ln818_196, i14 %zext_ln818_195"   --->   Operation 240 'sub' 'sub_ln818_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln818_237 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_24, i32 5, i32 13"   --->   Operation 241 'partselect' 'trunc_ln818_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln818_201 = zext i9 %p_read858"   --->   Operation 242 'zext' 'zext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln818_202 = zext i9 %p_read858"   --->   Operation 243 'zext' 'zext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln818_203 = zext i9 %p_read858"   --->   Operation 244 'zext' 'zext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln818_126 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read858, i4 0"   --->   Operation 245 'bitconcatenate' 'shl_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln818_204 = zext i13 %shl_ln818_126"   --->   Operation 246 'zext' 'zext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln818_127 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read858, i1 0"   --->   Operation 247 'bitconcatenate' 'shl_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln818_205 = zext i10 %shl_ln818_127"   --->   Operation 248 'zext' 'zext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.75ns)   --->   "%sub_ln818_25 = sub i14 %zext_ln818_204, i14 %zext_ln818_205"   --->   Operation 249 'sub' 'sub_ln818_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln818_241 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_25, i32 5, i32 13"   --->   Operation 250 'partselect' 'trunc_ln818_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.46ns)   --->   "%mul_ln818_118 = mul i14 %zext_ln818_202, i14 27"   --->   Operation 251 'mul' 'mul_ln818_118' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln17_25 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_118, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 252 'partselect' 'trunc_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln17_30 = zext i9 %trunc_ln17_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 253 'zext' 'zext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1273_255 = zext i9 %p_read858"   --->   Operation 254 'zext' 'zext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (1.46ns)   --->   "%r_V_217 = mul i16 %zext_ln1273_255, i16 65491"   --->   Operation 255 'mul' 'r_V_217' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln818_242 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_217, i32 5, i32 15"   --->   Operation 256 'partselect' 'trunc_ln818_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i11 %trunc_ln818_242"   --->   Operation 257 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.75ns)   --->   "%r_V_218 = sub i14 %zext_ln818_202, i14 %zext_ln818_204"   --->   Operation 258 'sub' 'r_V_218' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln818_243 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_218, i32 5, i32 13"   --->   Operation 259 'partselect' 'trunc_ln818_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.46ns)   --->   "%mul_ln818_119 = mul i15 %zext_ln818_201, i15 41"   --->   Operation 260 'mul' 'mul_ln818_119' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln17_26 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_119, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 261 'partselect' 'trunc_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (1.46ns)   --->   "%mul_ln818_120 = mul i15 %zext_ln818_201, i15 42"   --->   Operation 262 'mul' 'mul_ln818_120' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln17_27 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_120, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 263 'partselect' 'trunc_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln17_32 = zext i10 %trunc_ln17_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 264 'zext' 'zext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.46ns)   --->   "%mul_ln818_121 = mul i15 %zext_ln818_201, i15 45"   --->   Operation 265 'mul' 'mul_ln818_121' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln17_28 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_121, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 266 'partselect' 'trunc_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln17_33 = zext i10 %trunc_ln17_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 267 'zext' 'zext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (1.46ns)   --->   "%mul_ln818_122 = mul i13 %zext_ln818_203, i13 13"   --->   Operation 268 'mul' 'mul_ln818_122' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln17_29 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_122, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 269 'partselect' 'trunc_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln17_34 = zext i8 %trunc_ln17_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 270 'zext' 'zext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln818_206 = zext i9 %p_read959"   --->   Operation 271 'zext' 'zext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (1.46ns)   --->   "%mul_ln818_123 = mul i14 %zext_ln818_206, i14 22"   --->   Operation 272 'mul' 'mul_ln818_123' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln17_31 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_123, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 273 'partselect' 'trunc_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (1.46ns)   --->   "%mul_ln818_124 = mul i14 %zext_ln818_206, i14 21"   --->   Operation 274 'mul' 'mul_ln818_124' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln17_32 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_124, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 275 'partselect' 'trunc_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln17_36 = zext i9 %trunc_ln17_32" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 276 'zext' 'zext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln818_209 = zext i9 %p_read1060"   --->   Operation 277 'zext' 'zext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln818_132 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read1060, i3 0"   --->   Operation 278 'bitconcatenate' 'shl_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln818_215 = zext i12 %shl_ln818_132"   --->   Operation 279 'zext' 'zext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln818_133 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1060, i1 0"   --->   Operation 280 'bitconcatenate' 'shl_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln818_216 = zext i10 %shl_ln818_133"   --->   Operation 281 'zext' 'zext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.74ns)   --->   "%add_ln818_70 = add i13 %zext_ln818_215, i13 %zext_ln818_216"   --->   Operation 282 'add' 'add_ln818_70' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln17_34 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln818_70, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 283 'partselect' 'trunc_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln17_38 = zext i8 %trunc_ln17_34" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 284 'zext' 'zext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (1.46ns)   --->   "%mul_ln818_126 = mul i14 %zext_ln818_209, i14 22"   --->   Operation 285 'mul' 'mul_ln818_126' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln17_36 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_126, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 286 'partselect' 'trunc_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln17_40 = zext i9 %trunc_ln17_36" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 287 'zext' 'zext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.46ns)   --->   "%mul_ln818_127 = mul i14 %zext_ln818_209, i14 27"   --->   Operation 288 'mul' 'mul_ln818_127' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln17_37 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_127, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 289 'partselect' 'trunc_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln818_217 = zext i9 %p_read1161"   --->   Operation 290 'zext' 'zext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (1.46ns)   --->   "%mul_ln818_128 = mul i14 %zext_ln818_217, i14 21"   --->   Operation 291 'mul' 'mul_ln818_128' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln17_40 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_128, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 292 'partselect' 'trunc_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln17_44 = zext i9 %trunc_ln17_40" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 293 'zext' 'zext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (1.46ns)   --->   "%mul_ln818_130 = mul i14 %zext_ln818_217, i14 25"   --->   Operation 294 'mul' 'mul_ln818_130' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln17_42 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_130, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 295 'partselect' 'trunc_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln17_49 = zext i8 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 296 'zext' 'zext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln818_224 = zext i9 %p_read1363"   --->   Operation 297 'zext' 'zext_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln818_225 = zext i9 %p_read1363"   --->   Operation 298 'zext' 'zext_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (1.46ns)   --->   "%mul_ln818_132 = mul i14 %zext_ln818_224, i14 26"   --->   Operation 299 'mul' 'mul_ln818_132' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln17_45 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_132, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'partselect' 'trunc_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln17_51 = zext i9 %trunc_ln17_45" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 301 'zext' 'zext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (1.46ns)   --->   "%mul_ln818_133 = mul i15 %zext_ln818_225, i15 39"   --->   Operation 302 'mul' 'mul_ln818_133' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln17_46 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_133, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 303 'partselect' 'trunc_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln17_52 = zext i10 %trunc_ln17_46" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 304 'zext' 'zext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (1.46ns)   --->   "%mul_ln818_134 = mul i14 %zext_ln818_224, i14 19"   --->   Operation 305 'mul' 'mul_ln818_134' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln17_47 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_134, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 306 'partselect' 'trunc_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln818_138 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read1363, i5 0"   --->   Operation 307 'bitconcatenate' 'shl_ln818_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln818_226 = zext i14 %shl_ln818_138"   --->   Operation 308 'zext' 'zext_ln818_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.76ns)   --->   "%add_ln818_74 = add i15 %zext_ln818_226, i15 %zext_ln818_225"   --->   Operation 309 'add' 'add_ln818_74' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln17_48 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_74, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 310 'partselect' 'trunc_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln17_54 = zext i10 %trunc_ln17_48" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 311 'zext' 'zext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln818_228 = zext i9 %p_read1464"   --->   Operation 312 'zext' 'zext_ln818_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (1.46ns)   --->   "%mul_ln818_135 = mul i14 %zext_ln818_228, i14 25"   --->   Operation 313 'mul' 'mul_ln818_135' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln17_50 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_135, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 314 'partselect' 'trunc_ln17_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.46ns)   --->   "%mul_ln818_136 = mul i14 %zext_ln818_228, i14 21"   --->   Operation 315 'mul' 'mul_ln818_136' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln17_51 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_136, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 316 'partselect' 'trunc_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln17_57 = zext i9 %trunc_ln17_51" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 317 'zext' 'zext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln818_242 = zext i9 %p_read1666"   --->   Operation 318 'zext' 'zext_ln818_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (1.46ns)   --->   "%mul_ln818_142 = mul i13 %zext_ln818_242, i13 13"   --->   Operation 319 'mul' 'mul_ln818_142' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln17_57 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_142, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 320 'partselect' 'trunc_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln17_66 = zext i8 %trunc_ln17_57" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 321 'zext' 'zext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1273_268 = zext i9 %p_read_707"   --->   Operation 322 'zext' 'zext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (1.46ns)   --->   "%r_V_238 = mul i15 %zext_ln1273_268, i15 32743"   --->   Operation 323 'mul' 'r_V_238' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln818_268 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_238, i32 5, i32 14"   --->   Operation 324 'partselect' 'trunc_ln818_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln818_249 = zext i9 %p_read_706"   --->   Operation 325 'zext' 'zext_ln818_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (1.46ns)   --->   "%mul_ln818_146 = mul i14 %zext_ln818_249, i14 27"   --->   Operation 326 'mul' 'mul_ln818_146' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln17_64 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_146, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 327 'partselect' 'trunc_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln17_73 = zext i9 %trunc_ln17_64" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'zext' 'zext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1273_274 = zext i9 %p_read2070"   --->   Operation 329 'zext' 'zext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.46ns)   --->   "%r_V_240 = mul i16 %zext_ln1273_274, i16 65483"   --->   Operation 330 'mul' 'r_V_240' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln818_272 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_240, i32 5, i32 15"   --->   Operation 331 'partselect' 'trunc_ln818_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln70_161 = zext i9 %p_read2171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 332 'zext' 'zext_ln70_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.46ns)   --->   "%mul_ln818_153 = mul i13 %zext_ln70_161, i13 13"   --->   Operation 333 'mul' 'mul_ln818_153' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln17_73 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_153, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'partselect' 'trunc_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln818_266 = zext i9 %p_read2373"   --->   Operation 335 'zext' 'zext_ln818_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.46ns)   --->   "%mul_ln818_154 = mul i14 %zext_ln818_266, i14 21"   --->   Operation 336 'mul' 'mul_ln818_154' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln17_75 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_154, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 337 'partselect' 'trunc_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln818_274 = zext i9 %p_read2474"   --->   Operation 338 'zext' 'zext_ln818_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (1.46ns)   --->   "%mul_ln818_155 = mul i13 %zext_ln818_274, i13 11"   --->   Operation 339 'mul' 'mul_ln818_155' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln17_77 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_155, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 340 'partselect' 'trunc_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln1273_295 = zext i9 %p_read3282"   --->   Operation 341 'zext' 'zext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.46ns)   --->   "%mul_ln818_164 = mul i13 %zext_ln1273_295, i13 13"   --->   Operation 342 'mul' 'mul_ln818_164' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln17_94 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_164, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'partselect' 'trunc_ln17_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln818_312 = zext i9 %p_read3484"   --->   Operation 344 'zext' 'zext_ln818_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read3484, i3 0"   --->   Operation 345 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1273_302 = zext i12 %shl_ln1273_156"   --->   Operation 346 'zext' 'zext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.74ns)   --->   "%sub_ln1273_146 = sub i13 0, i13 %zext_ln1273_302"   --->   Operation 347 'sub' 'sub_ln1273_146' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i13 %sub_ln1273_146"   --->   Operation 348 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read3484, i1 0"   --->   Operation 349 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1273_303 = zext i10 %shl_ln1273_157"   --->   Operation 350 'zext' 'zext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.75ns)   --->   "%r_V_265 = sub i14 %sext_ln1273_58, i14 %zext_ln1273_303"   --->   Operation 351 'sub' 'r_V_265' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln818_305 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_265, i32 5, i32 13"   --->   Operation 352 'partselect' 'trunc_ln818_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (1.46ns)   --->   "%mul_ln818_167 = mul i13 %zext_ln818_312, i13 11"   --->   Operation 353 'mul' 'mul_ln818_167' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_167, i32 5, i32 12"   --->   Operation 354 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln818_331 = zext i9 %p_read4090"   --->   Operation 355 'zext' 'zext_ln818_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (1.46ns)   --->   "%mul_ln818_176 = mul i13 %zext_ln818_331, i13 11"   --->   Operation 356 'mul' 'mul_ln818_176' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln17_109 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_176, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 357 'partselect' 'trunc_ln17_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln17_135 = zext i8 %trunc_ln17_109" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 358 'zext' 'zext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln818_338 = zext i9 %p_read4393"   --->   Operation 359 'zext' 'zext_ln818_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (1.46ns)   --->   "%mul_ln818_181 = mul i15 %zext_ln818_338, i15 38"   --->   Operation 360 'mul' 'mul_ln818_181' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln17_112 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_181, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 361 'partselect' 'trunc_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.71ns)   --->   "%add_ln813_357 = add i10 %zext_ln17_3, i10 944"   --->   Operation 362 'add' 'add_ln813_357' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.71ns)   --->   "%add_ln813_360 = add i10 %zext_ln17_30, i10 %zext_ln17_40"   --->   Operation 363 'add' 'add_ln813_360' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.71ns)   --->   "%add_ln813_390 = add i9 %trunc_ln17_31, i9 %zext_ln17_38"   --->   Operation 364 'add' 'add_ln813_390' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.72ns)   --->   "%add_ln813_410 = add i11 %zext_ln17_33, i11 %zext_ln17_54"   --->   Operation 365 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.72ns)   --->   "%add_ln813_428 = add i11 %sext_ln818_54, i11 %sext_ln818_52"   --->   Operation 366 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.71ns)   --->   "%add_ln813_443 = add i9 %trunc_ln17_9, i9 144"   --->   Operation 367 'add' 'add_ln813_443' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_445 = add i10 %zext_ln17_57, i10 %zext_ln17_66"   --->   Operation 368 'add' 'add_ln813_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 369 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_446 = add i10 %add_ln813_445, i10 %zext_ln17_44"   --->   Operation 369 'add' 'add_ln813_446' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 370 [1/1] (0.72ns)   --->   "%add_ln813_463 = add i11 %sext_ln70_100, i11 %zext_ln17_49"   --->   Operation 370 'add' 'add_ln813_463' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.71ns)   --->   "%add_ln813_481 = add i10 %zext_ln17_51, i10 %zext_ln17_73"   --->   Operation 371 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.72ns)   --->   "%add_ln813_493 = add i11 %zext_ln17_20, i11 %zext_ln17_2"   --->   Operation 372 'add' 'add_ln813_493' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.71ns)   --->   "%add_ln813_506 = add i10 %zext_ln17_27, i10 %zext_ln17_36"   --->   Operation 373 'add' 'add_ln813_506' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.71ns)   --->   "%add_ln813_527 = add i9 %trunc_ln17_4, i9 416"   --->   Operation 374 'add' 'add_ln813_527' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i9 %add_ln813_527"   --->   Operation 375 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.72ns)   --->   "%add_ln813_528 = add i11 %zext_ln17_11, i11 %sext_ln813_120"   --->   Operation 376 'add' 'add_ln813_528' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.71ns)   --->   "%add_ln813_549 = add i10 %zext_ln17, i10 976"   --->   Operation 377 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i10 %add_ln813_549"   --->   Operation 378 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_550 = add i12 %sext_ln813_126, i12 %zext_ln17_12"   --->   Operation 379 'add' 'add_ln813_550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_551 = add i12 %zext_ln17_24, i12 %add_ln813_550"   --->   Operation 380 'add' 'add_ln813_551' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 381 [1/1] (0.72ns)   --->   "%add_ln813_552 = add i11 %zext_ln17_15, i11 %sext_ln818_51"   --->   Operation 381 'add' 'add_ln813_552' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.73ns)   --->   "%add_ln813_571 = add i11 %trunc_ln17_6, i11 96"   --->   Operation 382 'add' 'add_ln813_571' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.73ns)   --->   "%add_ln813_596 = add i12 %zext_ln17_135, i12 %sext_ln1273_70"   --->   Operation 383 'add' 'add_ln813_596' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.72ns)   --->   "%add_ln813_608 = add i10 %trunc_ln17_7, i10 976"   --->   Operation 384 'add' 'add_ln813_608' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.72ns)   --->   "%add_ln813_613 = add i11 %zext_ln17_32, i11 %zext_ln17_52"   --->   Operation 385 'add' 'add_ln813_613' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.73ns)   --->   "%add_ln813_626 = add i12 %zext_ln17_6, i12 240"   --->   Operation 386 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln813_128 = zext i12 %add_ln813_626"   --->   Operation 387 'zext' 'zext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.74ns)   --->   "%add_ln813_627 = add i13 %zext_ln813_128, i13 %sext_ln818"   --->   Operation 388 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.73ns)   --->   "%add_ln813_628 = add i12 %sext_ln70_99, i12 %sext_ln818_53"   --->   Operation 389 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.71ns)   --->   "%add_ln813_641 = add i10 %zext_ln17_7, i10 992"   --->   Operation 390 'add' 'add_ln813_641' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.70ns)   --->   "%add_ln813_644 = add i9 %zext_ln17_23, i9 %zext_ln17_34"   --->   Operation 391 'add' 'add_ln813_644' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i9 %trunc_ln17_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 392 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i11 %trunc_ln3"   --->   Operation 393 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i11 %trunc_ln818_s"   --->   Operation 394 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i9 %trunc_ln818_220" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 395 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i11 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 396 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i9 %trunc_ln17_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 397 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i12 %trunc_ln818_221"   --->   Operation 398 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i10 %trunc_ln17_s" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 399 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i9 %trunc_ln17_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 400 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i8 %trunc_ln17_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 401 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i10 %trunc_ln818_224" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 402 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i10 %trunc_ln17_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 403 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i10 %trunc_ln17_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 404 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i11 %trunc_ln818_225"   --->   Operation 405 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i9 %trunc_ln17_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 406 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i10 %trunc_ln818_227"   --->   Operation 407 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i10 %trunc_ln818_229" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 408 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i11 %sext_ln17_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 409 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i10 %trunc_ln17_17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 410 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i10 %trunc_ln17_18" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 411 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln818_119 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read555, i5 0"   --->   Operation 412 'bitconcatenate' 'shl_ln818_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln818_191 = zext i14 %shl_ln818_119"   --->   Operation 413 'zext' 'zext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln818_120 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read555, i3 0"   --->   Operation 414 'bitconcatenate' 'shl_ln818_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln818_192 = zext i12 %shl_ln818_120"   --->   Operation 415 'zext' 'zext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.76ns)   --->   "%add_ln818_65 = add i15 %zext_ln818_191, i15 %zext_ln818_192"   --->   Operation 416 'add' 'add_ln818_65' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln17_20 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_65, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 417 'partselect' 'trunc_ln17_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i10 %trunc_ln17_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 418 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i9 %trunc_ln818_231" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 419 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i11 %sext_ln17_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 420 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln818_194 = zext i8 %mult_V_1"   --->   Operation 421 'zext' 'zext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.76ns)   --->   "%r_V_211 = sub i15 0, i15 %zext_ln818_191"   --->   Operation 422 'sub' 'r_V_211' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln818_233 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_211, i32 5, i32 14"   --->   Operation 423 'partselect' 'trunc_ln818_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i10 %trunc_ln818_233"   --->   Operation 424 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i9 %trunc_ln818_235" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 425 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln17_25 = zext i11 %sext_ln17_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 426 'zext' 'zext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln17_26 = zext i9 %trunc_ln17_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 427 'zext' 'zext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln1273_248 = zext i9 %p_read656"   --->   Operation 428 'zext' 'zext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read656, i5 0"   --->   Operation 429 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1273_249 = zext i14 %shl_ln1273_132"   --->   Operation 430 'zext' 'zext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read656, i3 0"   --->   Operation 431 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1273_250 = zext i12 %shl_ln1273_133"   --->   Operation 432 'zext' 'zext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.76ns)   --->   "%r_V_213 = sub i15 %zext_ln1273_250, i15 %zext_ln1273_249"   --->   Operation 433 'sub' 'r_V_213' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln818_236 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_213, i32 5, i32 14"   --->   Operation 434 'partselect' 'trunc_ln818_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i10 %trunc_ln818_236"   --->   Operation 435 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i9 %trunc_ln818_237"   --->   Operation 436 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1273_251 = zext i11 %sext_ln1273_69"   --->   Operation 437 'zext' 'zext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (1.46ns)   --->   "%r_V_214 = mul i16 %zext_ln1273_248, i16 65497"   --->   Operation 438 'mul' 'r_V_214' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln818_238 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_214, i32 5, i32 15"   --->   Operation 439 'partselect' 'trunc_ln818_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1273_252 = zext i9 %p_read757"   --->   Operation 440 'zext' 'zext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1273_253 = zext i9 %p_read757"   --->   Operation 441 'zext' 'zext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln1273_254 = zext i9 %p_read757"   --->   Operation 442 'zext' 'zext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (1.46ns)   --->   "%r_V_215 = mul i14 %zext_ln1273_254, i14 16373"   --->   Operation 443 'mul' 'r_V_215' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln818_239 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_215, i32 5, i32 13"   --->   Operation 444 'partselect' 'trunc_ln818_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i9 %trunc_ln818_239"   --->   Operation 445 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln818_124 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read757, i4 0"   --->   Operation 446 'bitconcatenate' 'shl_ln818_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln818_198 = zext i13 %shl_ln818_124"   --->   Operation 447 'zext' 'zext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln818_125 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read757, i1 0"   --->   Operation 448 'bitconcatenate' 'shl_ln818_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln818_199 = zext i10 %shl_ln818_125"   --->   Operation 449 'zext' 'zext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.75ns)   --->   "%add_ln818_67 = add i14 %zext_ln818_198, i14 %zext_ln818_199"   --->   Operation 450 'add' 'add_ln818_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln17_24 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_67, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 451 'partselect' 'trunc_ln17_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln17_28 = zext i9 %trunc_ln17_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 452 'zext' 'zext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.75ns)   --->   "%sub_ln1273_110 = sub i14 0, i14 %zext_ln818_198"   --->   Operation 453 'sub' 'sub_ln1273_110' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i14 %sub_ln1273_110"   --->   Operation 454 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.76ns)   --->   "%r_V_216 = sub i15 %sext_ln1273_43, i15 %zext_ln1273_252"   --->   Operation 455 'sub' 'r_V_216' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_216, i32 5, i32 14"   --->   Operation 456 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i10 %trunc_ln818_240"   --->   Operation 457 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (1.46ns)   --->   "%mul_ln818_117 = mul i13 %zext_ln1273_253, i13 11"   --->   Operation 458 'mul' 'mul_ln818_117' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_117, i32 5, i32 12"   --->   Operation 459 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln818_200 = zext i8 %mult_V_2"   --->   Operation 460 'zext' 'zext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i9 %trunc_ln818_241" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 461 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln17_29 = zext i11 %sext_ln17_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 462 'zext' 'zext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i9 %trunc_ln818_243"   --->   Operation 463 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln17_31 = zext i10 %trunc_ln17_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 464 'zext' 'zext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln818_128 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read959, i5 0"   --->   Operation 465 'bitconcatenate' 'shl_ln818_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln818_207 = zext i14 %shl_ln818_128"   --->   Operation 466 'zext' 'zext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln818_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read959, i1 0"   --->   Operation 467 'bitconcatenate' 'shl_ln818_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln818_208 = zext i10 %shl_ln818_129"   --->   Operation 468 'zext' 'zext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.76ns)   --->   "%add_ln818_68 = add i15 %zext_ln818_207, i15 %zext_ln818_208"   --->   Operation 469 'add' 'add_ln818_68' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln17_30 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_68, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 470 'partselect' 'trunc_ln17_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln17_35 = zext i10 %trunc_ln17_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 471 'zext' 'zext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1273_256 = zext i9 %p_read959"   --->   Operation 472 'zext' 'zext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read959, i6 0"   --->   Operation 473 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln1273_257 = zext i15 %shl_ln1273_134"   --->   Operation 474 'zext' 'zext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read959, i4 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1273_258 = zext i13 %shl_ln1273_135"   --->   Operation 476 'zext' 'zext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1273_259 = zext i13 %shl_ln1273_135"   --->   Operation 477 'zext' 'zext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.77ns)   --->   "%r_V_219 = sub i16 %zext_ln1273_259, i16 %zext_ln1273_257"   --->   Operation 478 'sub' 'r_V_219' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln818_244 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_219, i32 5, i32 15"   --->   Operation 479 'partselect' 'trunc_ln818_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i11 %trunc_ln818_244"   --->   Operation 480 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (1.46ns)   --->   "%r_V_220 = mul i15 %zext_ln1273_256, i15 32742"   --->   Operation 481 'mul' 'r_V_220' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln818_245 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_220, i32 5, i32 14"   --->   Operation 482 'partselect' 'trunc_ln818_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i10 %trunc_ln818_245"   --->   Operation 483 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.75ns)   --->   "%add_ln818_69 = add i14 %zext_ln1273_258, i14 %zext_ln818_206"   --->   Operation 484 'add' 'add_ln818_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln17_33 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_69, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 485 'partselect' 'trunc_ln17_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln17_37 = zext i9 %trunc_ln17_33" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 486 'zext' 'zext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.75ns)   --->   "%sub_ln1273_114 = sub i14 0, i14 %zext_ln1273_258"   --->   Operation 487 'sub' 'sub_ln1273_114' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i14 %sub_ln1273_114"   --->   Operation 488 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.76ns)   --->   "%r_V_221 = sub i15 %sext_ln1273_44, i15 %zext_ln1273_256"   --->   Operation 489 'sub' 'r_V_221' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln818_246 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_221, i32 5, i32 14"   --->   Operation 490 'partselect' 'trunc_ln818_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln70_102 = sext i10 %trunc_ln818_246" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 491 'sext' 'sext_ln70_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln818_210 = zext i9 %p_read1060"   --->   Operation 492 'zext' 'zext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln818_211 = zext i9 %p_read1060"   --->   Operation 493 'zext' 'zext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln818_130 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read1060, i4 0"   --->   Operation 494 'bitconcatenate' 'shl_ln818_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln818_212 = zext i13 %shl_ln818_130"   --->   Operation 495 'zext' 'zext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln818_131 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read1060, i2 0"   --->   Operation 496 'bitconcatenate' 'shl_ln818_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln818_213 = zext i11 %shl_ln818_131"   --->   Operation 497 'zext' 'zext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.75ns)   --->   "%sub_ln818_26 = sub i14 %zext_ln818_212, i14 %zext_ln818_213"   --->   Operation 498 'sub' 'sub_ln818_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_26, i32 5, i32 13"   --->   Operation 499 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i9 %trunc_ln818_247"   --->   Operation 500 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln818_214 = zext i11 %sext_ln818_60"   --->   Operation 501 'zext' 'zext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (1.46ns)   --->   "%mul_ln818_125 = mul i15 %zext_ln818_210, i15 52"   --->   Operation 502 'mul' 'mul_ln818_125' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln17_35 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_125, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 503 'partselect' 'trunc_ln17_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln17_39 = zext i10 %trunc_ln17_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 504 'zext' 'zext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1273_260 = zext i9 %p_read1060"   --->   Operation 505 'zext' 'zext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.75ns)   --->   "%sub_ln1273_116 = sub i14 0, i14 %zext_ln818_212"   --->   Operation 506 'sub' 'sub_ln1273_116' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i14 %sub_ln1273_116"   --->   Operation 507 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.76ns)   --->   "%r_V_222 = sub i15 %sext_ln1273_45, i15 %zext_ln818_210"   --->   Operation 508 'sub' 'r_V_222' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln818_248 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_222, i32 5, i32 14"   --->   Operation 509 'partselect' 'trunc_ln818_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i10 %trunc_ln818_248"   --->   Operation 510 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln17_41 = zext i9 %trunc_ln17_37" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 511 'zext' 'zext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (1.46ns)   --->   "%r_V_223 = mul i16 %zext_ln1273_260, i16 65492"   --->   Operation 512 'mul' 'r_V_223' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_223, i32 5, i32 15"   --->   Operation 513 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i11 %trunc_ln818_249"   --->   Operation 514 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.75ns)   --->   "%add_ln818_71 = add i14 %zext_ln818_212, i14 %zext_ln818_213"   --->   Operation 515 'add' 'add_ln818_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln17_38 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_71, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 516 'partselect' 'trunc_ln17_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln17_42 = zext i9 %trunc_ln17_38" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 517 'zext' 'zext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read1161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 518 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln818_218 = zext i9 %p_read1161"   --->   Operation 519 'zext' 'zext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln818_134 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read1161, i4 0"   --->   Operation 520 'bitconcatenate' 'shl_ln818_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln818_219 = zext i13 %shl_ln818_134"   --->   Operation 521 'zext' 'zext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.75ns)   --->   "%add_ln818_72 = add i14 %zext_ln818_219, i14 %zext_ln818_217"   --->   Operation 522 'add' 'add_ln818_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln17_39 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_72, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 523 'partselect' 'trunc_ln17_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln17_43 = zext i9 %trunc_ln17_39" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 524 'zext' 'zext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (1.46ns)   --->   "%mul_ln818_129 = mul i13 %zext_ln818_218, i13 13"   --->   Operation 525 'mul' 'mul_ln818_129' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_129, i32 5, i32 12"   --->   Operation 526 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln818_220 = zext i8 %mult_V_3"   --->   Operation 527 'zext' 'zext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.75ns)   --->   "%sub_ln818_27 = sub i14 %zext_ln818_219, i14 %zext_ln818_217"   --->   Operation 528 'sub' 'sub_ln818_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln818_250 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_27, i32 5, i32 13"   --->   Operation 529 'partselect' 'trunc_ln818_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i9 %trunc_ln818_250" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 530 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln17_45 = zext i11 %sext_ln17_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 531 'zext' 'zext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln818_135 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1161, i1 0"   --->   Operation 532 'bitconcatenate' 'shl_ln818_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln818_221 = zext i10 %shl_ln818_135"   --->   Operation 533 'zext' 'zext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.75ns)   --->   "%add_ln818_73 = add i14 %zext_ln818_219, i14 %zext_ln818_221"   --->   Operation 534 'add' 'add_ln818_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln17_41 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_73, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 535 'partselect' 'trunc_ln17_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln17_46 = zext i9 %trunc_ln17_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 536 'zext' 'zext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln17_47 = zext i9 %trunc_ln17_42" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 537 'zext' 'zext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (1.46ns)   --->   "%r_V_224 = mul i16 %zext_ln70, i16 65501"   --->   Operation 538 'mul' 'r_V_224' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln818_251 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_224, i32 5, i32 15"   --->   Operation 539 'partselect' 'trunc_ln818_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln70_103 = sext i11 %trunc_ln818_251" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 540 'sext' 'sext_ln70_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1273_261 = zext i9 %p_read1262"   --->   Operation 541 'zext' 'zext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read1262, i5 0"   --->   Operation 542 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1273_262 = zext i14 %shl_ln1273_136"   --->   Operation 543 'zext' 'zext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.76ns)   --->   "%sub_ln1273_118 = sub i15 0, i15 %zext_ln1273_262"   --->   Operation 544 'sub' 'sub_ln1273_118' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i15 %sub_ln1273_118"   --->   Operation 545 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read1262, i2 0"   --->   Operation 546 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1273_263 = zext i11 %shl_ln1273_137"   --->   Operation 547 'zext' 'zext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.77ns)   --->   "%r_V_225 = sub i16 %sext_ln1273_46, i16 %zext_ln1273_263"   --->   Operation 548 'sub' 'r_V_225' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln818_252 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_225, i32 5, i32 15"   --->   Operation 549 'partselect' 'trunc_ln818_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i11 %trunc_ln818_252"   --->   Operation 550 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.76ns)   --->   "%r_V_226 = sub i15 %zext_ln1273_261, i15 %zext_ln1273_262"   --->   Operation 551 'sub' 'r_V_226' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln818_253 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_226, i32 5, i32 14"   --->   Operation 552 'partselect' 'trunc_ln818_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i10 %trunc_ln818_253"   --->   Operation 553 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read1262, i4 0"   --->   Operation 554 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1273_264 = zext i13 %shl_ln1273_138"   --->   Operation 555 'zext' 'zext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.75ns)   --->   "%sub_ln1273_120 = sub i14 0, i14 %zext_ln1273_264"   --->   Operation 556 'sub' 'sub_ln1273_120' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i14 %sub_ln1273_120"   --->   Operation 557 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.76ns)   --->   "%r_V_227 = sub i15 %sext_ln1273_47, i15 %zext_ln1273_261"   --->   Operation 558 'sub' 'r_V_227' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln818_254 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_227, i32 5, i32 14"   --->   Operation 559 'partselect' 'trunc_ln818_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i10 %trunc_ln818_254" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 560 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i10 %trunc_ln818_254" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 561 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln818_136 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read1262, i6 0"   --->   Operation 562 'bitconcatenate' 'shl_ln818_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln818_222 = zext i15 %shl_ln818_136"   --->   Operation 563 'zext' 'zext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln818_137 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read1262, i3 0"   --->   Operation 564 'bitconcatenate' 'shl_ln818_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln818_223 = zext i12 %shl_ln818_137"   --->   Operation 565 'zext' 'zext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.77ns)   --->   "%sub_ln818_28 = sub i16 %zext_ln818_222, i16 %zext_ln818_223"   --->   Operation 566 'sub' 'sub_ln818_28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln17_43 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln818_28, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 567 'partselect' 'trunc_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln17_48 = zext i11 %trunc_ln17_43" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 568 'zext' 'zext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (1.46ns)   --->   "%r_V_228 = mul i15 %zext_ln1273_261, i15 32747"   --->   Operation 569 'mul' 'r_V_228' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln818_255 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_228, i32 5, i32 14"   --->   Operation 570 'partselect' 'trunc_ln818_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i10 %trunc_ln818_255"   --->   Operation 571 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (1.46ns)   --->   "%mul_ln818_131 = mul i15 %zext_ln818_225, i15 49"   --->   Operation 572 'mul' 'mul_ln818_131' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln17_44 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_131, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 573 'partselect' 'trunc_ln17_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln17_50 = zext i10 %trunc_ln17_44" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 574 'zext' 'zext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (1.46ns)   --->   "%r_V_229 = mul i15 %zext_ln818_225, i15 32742"   --->   Operation 575 'mul' 'r_V_229' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln818_256 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_229, i32 5, i32 14"   --->   Operation 576 'partselect' 'trunc_ln818_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i10 %trunc_ln818_256" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 577 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i10 %trunc_ln818_256"   --->   Operation 578 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln17_53 = zext i9 %trunc_ln17_47" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 579 'zext' 'zext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln818_227 = zext i9 %p_read1464"   --->   Operation 580 'zext' 'zext_ln818_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln818_139 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read1464, i4 0"   --->   Operation 581 'bitconcatenate' 'shl_ln818_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln818_229 = zext i13 %shl_ln818_139"   --->   Operation 582 'zext' 'zext_ln818_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln818_140 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1464, i1 0"   --->   Operation 583 'bitconcatenate' 'shl_ln818_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln818_230 = zext i10 %shl_ln818_140"   --->   Operation 584 'zext' 'zext_ln818_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.75ns)   --->   "%add_ln818_75 = add i14 %zext_ln818_229, i14 %zext_ln818_230"   --->   Operation 585 'add' 'add_ln818_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln17_49 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_75, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 586 'partselect' 'trunc_ln17_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln17_55 = zext i9 %trunc_ln17_49" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 587 'zext' 'zext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln17_56 = zext i9 %trunc_ln17_50" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 588 'zext' 'zext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln818_141 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read1464, i2 0"   --->   Operation 589 'bitconcatenate' 'shl_ln818_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln818_231 = zext i11 %shl_ln818_141"   --->   Operation 590 'zext' 'zext_ln818_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln818_232 = zext i11 %shl_ln818_141"   --->   Operation 591 'zext' 'zext_ln818_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.75ns)   --->   "%sub_ln818_29 = sub i14 %zext_ln818_229, i14 %zext_ln818_232"   --->   Operation 592 'sub' 'sub_ln818_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln818_257 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_29, i32 5, i32 13"   --->   Operation 593 'partselect' 'trunc_ln818_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i9 %trunc_ln818_257"   --->   Operation 594 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln1273_265 = zext i11 %sext_ln1273_74"   --->   Operation 595 'zext' 'zext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (1.46ns)   --->   "%r_V_230 = mul i15 %zext_ln818_227, i15 32741"   --->   Operation 596 'mul' 'r_V_230' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln818_258 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_230, i32 5, i32 14"   --->   Operation 597 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i10 %trunc_ln818_258"   --->   Operation 598 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.75ns)   --->   "%sub_ln1273_122 = sub i14 0, i14 %zext_ln818_229"   --->   Operation 599 'sub' 'sub_ln1273_122' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i14 %sub_ln1273_122"   --->   Operation 600 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln1273_266 = zext i10 %shl_ln818_140"   --->   Operation 601 'zext' 'zext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.76ns)   --->   "%r_V_231 = sub i15 %sext_ln1273_48, i15 %zext_ln1273_266"   --->   Operation 602 'sub' 'r_V_231' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln818_259 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_231, i32 5, i32 14"   --->   Operation 603 'partselect' 'trunc_ln818_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i10 %trunc_ln818_259"   --->   Operation 604 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (1.46ns)   --->   "%mul_ln818_137 = mul i15 %zext_ln818_227, i15 35"   --->   Operation 605 'mul' 'mul_ln818_137' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_137, i32 5, i32 14"   --->   Operation 606 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln818_142 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read1464, i5 0"   --->   Operation 607 'bitconcatenate' 'shl_ln818_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln818_234 = zext i14 %shl_ln818_142"   --->   Operation 608 'zext' 'zext_ln818_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.76ns)   --->   "%sub_ln818_30 = sub i15 %zext_ln818_234, i15 %zext_ln818_231"   --->   Operation 609 'sub' 'sub_ln818_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln818_260 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_30, i32 5, i32 14"   --->   Operation 610 'partselect' 'trunc_ln818_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i10 %trunc_ln818_260" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 611 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln17_58 = zext i11 %sext_ln17_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 612 'zext' 'zext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (1.46ns)   --->   "%r_V_232 = mul i15 %zext_ln818_227, i15 32745"   --->   Operation 613 'mul' 'r_V_232' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln818_261 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_232, i32 5, i32 14"   --->   Operation 614 'partselect' 'trunc_ln818_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln70_104 = sext i10 %trunc_ln818_261" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 615 'sext' 'sext_ln70_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln818_235 = zext i9 %p_read1565"   --->   Operation 616 'zext' 'zext_ln818_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln818_236 = zext i9 %p_read1565"   --->   Operation 617 'zext' 'zext_ln818_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln818_143 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read1565, i4 0"   --->   Operation 618 'bitconcatenate' 'shl_ln818_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln818_237 = zext i13 %shl_ln818_143"   --->   Operation 619 'zext' 'zext_ln818_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.75ns)   --->   "%sub_ln818_31 = sub i14 %zext_ln818_237, i14 %zext_ln818_236"   --->   Operation 620 'sub' 'sub_ln818_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln818_262 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_31, i32 5, i32 13"   --->   Operation 621 'partselect' 'trunc_ln818_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i9 %trunc_ln818_262"   --->   Operation 622 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln818_238 = zext i11 %sext_ln818_66"   --->   Operation 623 'zext' 'zext_ln818_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (1.46ns)   --->   "%mul_ln818_138 = mul i15 %zext_ln818_235, i15 45"   --->   Operation 624 'mul' 'mul_ln818_138' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln17_52 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_138, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 625 'partselect' 'trunc_ln17_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln17_59 = zext i10 %trunc_ln17_52" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'zext' 'zext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (1.46ns)   --->   "%mul_ln818_139 = mul i15 %zext_ln818_235, i15 46"   --->   Operation 627 'mul' 'mul_ln818_139' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln17_53 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_139, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 628 'partselect' 'trunc_ln17_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln17_60 = zext i10 %trunc_ln17_53" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 629 'zext' 'zext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln818_144 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read1565, i2 0"   --->   Operation 630 'bitconcatenate' 'shl_ln818_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln818_239 = zext i11 %shl_ln818_144"   --->   Operation 631 'zext' 'zext_ln818_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.75ns)   --->   "%add_ln818_76 = add i14 %zext_ln818_237, i14 %zext_ln818_239"   --->   Operation 632 'add' 'add_ln818_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln17_54 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_76, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 633 'partselect' 'trunc_ln17_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln17_61 = zext i9 %trunc_ln17_54" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 634 'zext' 'zext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln818_145 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1565, i1 0"   --->   Operation 635 'bitconcatenate' 'shl_ln818_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln818_240 = zext i10 %shl_ln818_145"   --->   Operation 636 'zext' 'zext_ln818_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.75ns)   --->   "%sub_ln818_32 = sub i14 %zext_ln818_237, i14 %zext_ln818_240"   --->   Operation 637 'sub' 'sub_ln818_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_32, i32 5, i32 13"   --->   Operation 638 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i9 %mult_V_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 639 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln17_63 = zext i11 %sext_ln17_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 640 'zext' 'zext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (1.46ns)   --->   "%mul_ln818_140 = mul i14 %zext_ln818_236, i14 22"   --->   Operation 641 'mul' 'mul_ln818_140' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln17_55 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_140, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 642 'partselect' 'trunc_ln17_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln17_64 = zext i9 %trunc_ln17_55" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 643 'zext' 'zext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln818_243 = zext i9 %p_read1666"   --->   Operation 644 'zext' 'zext_ln818_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (1.46ns)   --->   "%mul_ln818_141 = mul i14 %zext_ln818_243, i14 19"   --->   Operation 645 'mul' 'mul_ln818_141' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln17_56 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_141, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 646 'partselect' 'trunc_ln17_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln1273_267 = zext i9 %p_read1666"   --->   Operation 647 'zext' 'zext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (1.46ns)   --->   "%r_V_233 = mul i15 %zext_ln1273_267, i15 32749"   --->   Operation 648 'mul' 'r_V_233' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln818_263 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_233, i32 5, i32 14"   --->   Operation 649 'partselect' 'trunc_ln818_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i10 %trunc_ln818_263"   --->   Operation 650 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (1.46ns)   --->   "%r_V_234 = mul i14 %zext_ln818_243, i14 16371"   --->   Operation 651 'mul' 'r_V_234' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln818_264 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_234, i32 5, i32 13"   --->   Operation 652 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i9 %trunc_ln818_264"   --->   Operation 653 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%shl_ln818_146 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read1666, i4 0"   --->   Operation 654 'bitconcatenate' 'shl_ln818_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln818_245 = zext i13 %shl_ln818_146"   --->   Operation 655 'zext' 'zext_ln818_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln818_147 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read1666, i1 0"   --->   Operation 656 'bitconcatenate' 'shl_ln818_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln818_246 = zext i10 %shl_ln818_147"   --->   Operation 657 'zext' 'zext_ln818_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.75ns)   --->   "%add_ln818_77 = add i14 %zext_ln818_245, i14 %zext_ln818_246"   --->   Operation 658 'add' 'add_ln818_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln17_58 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_77, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 659 'partselect' 'trunc_ln17_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln17_67 = zext i9 %trunc_ln17_58" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 660 'zext' 'zext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (1.46ns)   --->   "%mul_ln818_143 = mul i14 %zext_ln818_243, i14 22"   --->   Operation 661 'mul' 'mul_ln818_143' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln17_59 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_143, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 662 'partselect' 'trunc_ln17_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln17_68 = zext i9 %trunc_ln17_59" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 663 'zext' 'zext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln1273_269 = zext i9 %p_read_707"   --->   Operation 664 'zext' 'zext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_707, i4 0"   --->   Operation 665 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln1273_270 = zext i13 %shl_ln1273_139"   --->   Operation 666 'zext' 'zext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.75ns)   --->   "%r_V_237 = sub i14 0, i14 %zext_ln1273_270"   --->   Operation 667 'sub' 'r_V_237' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i14 %r_V_237"   --->   Operation 668 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_707, i2 0"   --->   Operation 669 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln1273_271 = zext i11 %shl_ln1273_140"   --->   Operation 670 'zext' 'zext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.76ns)   --->   "%r_V_235 = sub i15 %sext_ln1273_50, i15 %zext_ln1273_271"   --->   Operation 671 'sub' 'r_V_235' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln818_265 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_235, i32 5, i32 14"   --->   Operation 672 'partselect' 'trunc_ln818_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.75ns)   --->   "%r_V_236 = sub i14 %zext_ln1273_269, i14 %zext_ln1273_270"   --->   Operation 673 'sub' 'r_V_236' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln818_266 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_236, i32 5, i32 13"   --->   Operation 674 'partselect' 'trunc_ln818_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i9 %trunc_ln818_266" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 675 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln818_267 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_237, i32 5, i32 13"   --->   Operation 676 'partselect' 'trunc_ln818_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i10 %trunc_ln818_268"   --->   Operation 677 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln818_148 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_707, i6 0"   --->   Operation 678 'bitconcatenate' 'shl_ln818_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln818_247 = zext i15 %shl_ln818_148"   --->   Operation 679 'zext' 'zext_ln818_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln818_149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_707, i1 0"   --->   Operation 680 'bitconcatenate' 'shl_ln818_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln818_248 = zext i10 %shl_ln818_149"   --->   Operation 681 'zext' 'zext_ln818_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.77ns)   --->   "%add_ln818_78 = add i16 %zext_ln818_247, i16 %zext_ln818_248"   --->   Operation 682 'add' 'add_ln818_78' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln17_60 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln818_78, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 683 'partselect' 'trunc_ln17_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln17_69 = zext i11 %trunc_ln17_60" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 684 'zext' 'zext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (1.46ns)   --->   "%mul_ln818_144 = mul i14 %zext_ln1273_269, i14 21"   --->   Operation 685 'mul' 'mul_ln818_144' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln17_61 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_144, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 686 'partselect' 'trunc_ln17_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln17_70 = zext i9 %trunc_ln17_61" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 687 'zext' 'zext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.75ns)   --->   "%add_ln818_79 = add i14 %zext_ln1273_270, i14 %zext_ln1273_269"   --->   Operation 688 'add' 'add_ln818_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln17_62 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_79, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 689 'partselect' 'trunc_ln17_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln17_71 = zext i9 %trunc_ln17_62" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 690 'zext' 'zext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln818_250 = zext i9 %p_read_706"   --->   Operation 691 'zext' 'zext_ln818_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (1.46ns)   --->   "%mul_ln818_145 = mul i15 %zext_ln818_250, i15 46"   --->   Operation 692 'mul' 'mul_ln818_145' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln17_63 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_145, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 693 'partselect' 'trunc_ln17_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln17_72 = zext i10 %trunc_ln17_63" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 694 'zext' 'zext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%shl_ln818_150 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_706, i5 0"   --->   Operation 695 'bitconcatenate' 'shl_ln818_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln818_251 = zext i14 %shl_ln818_150"   --->   Operation 696 'zext' 'zext_ln818_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%shl_ln818_151 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_706, i2 0"   --->   Operation 697 'bitconcatenate' 'shl_ln818_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln818_252 = zext i11 %shl_ln818_151"   --->   Operation 698 'zext' 'zext_ln818_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.76ns)   --->   "%sub_ln818_33 = sub i15 %zext_ln818_251, i15 %zext_ln818_252"   --->   Operation 699 'sub' 'sub_ln818_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln818_269 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_33, i32 5, i32 14"   --->   Operation 700 'partselect' 'trunc_ln818_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i10 %trunc_ln818_269"   --->   Operation 701 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln818_253 = zext i11 %sext_ln818_70"   --->   Operation 702 'zext' 'zext_ln818_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (1.46ns)   --->   "%mul_ln818_147 = mul i15 %zext_ln818_250, i15 39"   --->   Operation 703 'mul' 'mul_ln818_147' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln17_65 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_147, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 704 'partselect' 'trunc_ln17_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln17_74 = zext i10 %trunc_ln17_65" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 705 'zext' 'zext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln818_152 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_706, i6 0"   --->   Operation 706 'bitconcatenate' 'shl_ln818_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln818_254 = zext i15 %shl_ln818_152"   --->   Operation 707 'zext' 'zext_ln818_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln818_153 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_706, i4 0"   --->   Operation 708 'bitconcatenate' 'shl_ln818_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln818_255 = zext i13 %shl_ln818_153"   --->   Operation 709 'zext' 'zext_ln818_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.77ns)   --->   "%sub_ln818_34 = sub i16 %zext_ln818_254, i16 %zext_ln818_255"   --->   Operation 710 'sub' 'sub_ln818_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln17_66 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln818_34, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 711 'partselect' 'trunc_ln17_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln818_256 = zext i9 %p_read_705"   --->   Operation 712 'zext' 'zext_ln818_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln818_257 = zext i9 %p_read_705"   --->   Operation 713 'zext' 'zext_ln818_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (1.46ns)   --->   "%mul_ln818_148 = mul i14 %zext_ln818_257, i14 27"   --->   Operation 714 'mul' 'mul_ln818_148' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln17_67 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_148, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 715 'partselect' 'trunc_ln17_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln17_76 = zext i9 %trunc_ln17_67" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 716 'zext' 'zext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (1.46ns)   --->   "%mul_ln818_149 = mul i14 %zext_ln818_257, i14 26"   --->   Operation 717 'mul' 'mul_ln818_149' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln17_68 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_149, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 718 'partselect' 'trunc_ln17_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln17_77 = zext i9 %trunc_ln17_68" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 719 'zext' 'zext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_705, i5 0"   --->   Operation 720 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1273_272 = zext i14 %shl_ln1273_141"   --->   Operation 721 'zext' 'zext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_705, i1 0"   --->   Operation 722 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1273_273 = zext i10 %shl_ln1273_142"   --->   Operation 723 'zext' 'zext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.76ns)   --->   "%r_V_239 = sub i15 %zext_ln1273_273, i15 %zext_ln1273_272"   --->   Operation 724 'sub' 'r_V_239' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln818_270 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_239, i32 5, i32 14"   --->   Operation 725 'partselect' 'trunc_ln818_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.76ns)   --->   "%add_ln818_80 = add i15 %zext_ln1273_272, i15 %zext_ln1273_273"   --->   Operation 726 'add' 'add_ln818_80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln17_69 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_80, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 727 'partselect' 'trunc_ln17_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln17_78 = zext i10 %trunc_ln17_69" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 728 'zext' 'zext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.76ns)   --->   "%sub_ln818_35 = sub i15 %zext_ln1273_272, i15 %zext_ln818_256"   --->   Operation 729 'sub' 'sub_ln818_35' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln818_271 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_35, i32 5, i32 14"   --->   Operation 730 'partselect' 'trunc_ln818_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln70_105 = sext i10 %trunc_ln818_271" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 731 'sext' 'sext_ln70_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln70_160 = zext i11 %sext_ln70_105" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 732 'zext' 'zext_ln70_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln818_258 = zext i9 %p_read2070"   --->   Operation 733 'zext' 'zext_ln818_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (1.46ns)   --->   "%mul_ln818_150 = mul i14 %zext_ln818_258, i14 29"   --->   Operation 734 'mul' 'mul_ln818_150' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln17_70 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_150, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 735 'partselect' 'trunc_ln17_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln17_79 = zext i9 %trunc_ln17_70" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 736 'zext' 'zext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i11 %trunc_ln818_272"   --->   Operation 737 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (1.46ns)   --->   "%r_V_241 = mul i14 %zext_ln818_258, i14 16373"   --->   Operation 738 'mul' 'r_V_241' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln818_273 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_241, i32 5, i32 13"   --->   Operation 739 'partselect' 'trunc_ln818_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i9 %trunc_ln818_273"   --->   Operation 740 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (1.46ns)   --->   "%mul_ln818_151 = mul i14 %zext_ln818_258, i14 19"   --->   Operation 741 'mul' 'mul_ln818_151' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln17_71 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_151, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 742 'partselect' 'trunc_ln17_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln17_80 = zext i9 %trunc_ln17_71" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 743 'zext' 'zext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2070, i4 0"   --->   Operation 744 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1273_275 = zext i13 %shl_ln1273_143"   --->   Operation 745 'zext' 'zext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.75ns)   --->   "%r_V_242 = sub i14 %zext_ln818_258, i14 %zext_ln1273_275"   --->   Operation 746 'sub' 'r_V_242' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln818_274 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_242, i32 5, i32 13"   --->   Operation 747 'partselect' 'trunc_ln818_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i9 %trunc_ln818_274"   --->   Operation 748 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (1.46ns)   --->   "%mul_ln818_152 = mul i14 %zext_ln818_258, i14 21"   --->   Operation 749 'mul' 'mul_ln818_152' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln17_72 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_152, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 750 'partselect' 'trunc_ln17_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln17_81 = zext i9 %trunc_ln17_72" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 751 'zext' 'zext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln818_259 = zext i9 %p_read2171"   --->   Operation 752 'zext' 'zext_ln818_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln818_154 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2171, i4 0"   --->   Operation 753 'bitconcatenate' 'shl_ln818_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln818_260 = zext i13 %shl_ln818_154"   --->   Operation 754 'zext' 'zext_ln818_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.75ns)   --->   "%sub_ln818_36 = sub i14 %zext_ln818_260, i14 %zext_ln818_259"   --->   Operation 755 'sub' 'sub_ln818_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln818_275 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_36, i32 5, i32 13"   --->   Operation 756 'partselect' 'trunc_ln818_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i9 %trunc_ln818_275"   --->   Operation 757 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln818_261 = zext i11 %sext_ln818_74"   --->   Operation 758 'zext' 'zext_ln818_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln818_155 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read2171, i5 0"   --->   Operation 759 'bitconcatenate' 'shl_ln818_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln818_262 = zext i14 %shl_ln818_155"   --->   Operation 760 'zext' 'zext_ln818_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln818_156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read2171, i1 0"   --->   Operation 761 'bitconcatenate' 'shl_ln818_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln818_263 = zext i10 %shl_ln818_156"   --->   Operation 762 'zext' 'zext_ln818_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.76ns)   --->   "%sub_ln818_37 = sub i15 %zext_ln818_262, i15 %zext_ln818_263"   --->   Operation 763 'sub' 'sub_ln818_37' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln818_276 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_37, i32 5, i32 14"   --->   Operation 764 'partselect' 'trunc_ln818_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i10 %trunc_ln818_276"   --->   Operation 765 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln818_264 = zext i11 %sext_ln818_75"   --->   Operation 766 'zext' 'zext_ln818_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln17_82 = zext i8 %trunc_ln17_73" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 767 'zext' 'zext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1273_276 = zext i9 %p_read2272"   --->   Operation 768 'zext' 'zext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2272, i4 0"   --->   Operation 769 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln1273_277 = zext i13 %shl_ln1273_144"   --->   Operation 770 'zext' 'zext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.75ns)   --->   "%sub_ln1273_130 = sub i14 0, i14 %zext_ln1273_277"   --->   Operation 771 'sub' 'sub_ln1273_130' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i14 %sub_ln1273_130"   --->   Operation 772 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read2272, i2 0"   --->   Operation 773 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln1273_278 = zext i11 %shl_ln1273_145"   --->   Operation 774 'zext' 'zext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.76ns)   --->   "%r_V_243 = sub i15 %sext_ln1273_52, i15 %zext_ln1273_278"   --->   Operation 775 'sub' 'r_V_243' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln818_277 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_243, i32 5, i32 14"   --->   Operation 776 'partselect' 'trunc_ln818_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i10 %trunc_ln818_277"   --->   Operation 777 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read2272, i1 0"   --->   Operation 778 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln1273_279 = zext i10 %shl_ln1273_146"   --->   Operation 779 'zext' 'zext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.76ns)   --->   "%r_V_244 = sub i15 %sext_ln1273_52, i15 %zext_ln1273_279"   --->   Operation 780 'sub' 'r_V_244' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln818_278 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_244, i32 5, i32 14"   --->   Operation 781 'partselect' 'trunc_ln818_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i10 %trunc_ln818_278" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 782 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i10 %trunc_ln818_278"   --->   Operation 783 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.75ns)   --->   "%r_V_245 = sub i14 %zext_ln1273_276, i14 %zext_ln1273_277"   --->   Operation 784 'sub' 'r_V_245' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln818_279 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_245, i32 5, i32 13"   --->   Operation 785 'partselect' 'trunc_ln818_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i9 %trunc_ln818_279"   --->   Operation 786 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln818_265 = zext i10 %shl_ln1273_146"   --->   Operation 787 'zext' 'zext_ln818_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.75ns)   --->   "%sub_ln818_38 = sub i14 %zext_ln1273_277, i14 %zext_ln818_265"   --->   Operation 788 'sub' 'sub_ln818_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_38, i32 5, i32 13"   --->   Operation 789 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i9 %mult_V_9" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 790 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln17_83 = zext i11 %sext_ln17_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 791 'zext' 'zext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln818_157 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read2373, i5 0"   --->   Operation 792 'bitconcatenate' 'shl_ln818_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln818_267 = zext i14 %shl_ln818_157"   --->   Operation 793 'zext' 'zext_ln818_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln818_158 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read2373, i2 0"   --->   Operation 794 'bitconcatenate' 'shl_ln818_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln818_268 = zext i11 %shl_ln818_158"   --->   Operation 795 'zext' 'zext_ln818_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln818_269 = zext i11 %shl_ln818_158"   --->   Operation 796 'zext' 'zext_ln818_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.76ns)   --->   "%sub_ln818_39 = sub i15 %zext_ln818_267, i15 %zext_ln818_269"   --->   Operation 797 'sub' 'sub_ln818_39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln818_280 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_39, i32 5, i32 14"   --->   Operation 798 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i10 %trunc_ln818_280"   --->   Operation 799 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln818_270 = zext i11 %sext_ln818_77"   --->   Operation 800 'zext' 'zext_ln818_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%shl_ln818_159 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2373, i4 0"   --->   Operation 801 'bitconcatenate' 'shl_ln818_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln818_271 = zext i13 %shl_ln818_159"   --->   Operation 802 'zext' 'zext_ln818_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.75ns)   --->   "%add_ln818_81 = add i14 %zext_ln818_271, i14 %zext_ln818_268"   --->   Operation 803 'add' 'add_ln818_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln17_74 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_81, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 804 'partselect' 'trunc_ln17_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln17_84 = zext i9 %trunc_ln17_74" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 805 'zext' 'zext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln17_85 = zext i9 %trunc_ln17_75" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 806 'zext' 'zext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln818_160 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read2373, i3 0"   --->   Operation 807 'bitconcatenate' 'shl_ln818_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln818_272 = zext i12 %shl_ln818_160"   --->   Operation 808 'zext' 'zext_ln818_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.76ns)   --->   "%sub_ln818_40 = sub i15 %zext_ln818_267, i15 %zext_ln818_272"   --->   Operation 809 'sub' 'sub_ln818_40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln818_281 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_40, i32 5, i32 14"   --->   Operation 810 'partselect' 'trunc_ln818_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i10 %trunc_ln818_281"   --->   Operation 811 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1273_280 = zext i11 %sext_ln1273_81"   --->   Operation 812 'zext' 'zext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln1273_281 = zext i9 %p_read2373"   --->   Operation 813 'zext' 'zext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (1.46ns)   --->   "%r_V_246 = mul i15 %zext_ln1273_281, i15 32739"   --->   Operation 814 'mul' 'r_V_246' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln818_282 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_246, i32 5, i32 14"   --->   Operation 815 'partselect' 'trunc_ln818_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i10 %trunc_ln818_282"   --->   Operation 816 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.75ns)   --->   "%sub_ln1273_133 = sub i14 0, i14 %zext_ln818_271"   --->   Operation 817 'sub' 'sub_ln1273_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i14 %sub_ln1273_133"   --->   Operation 818 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.76ns)   --->   "%r_V_247 = sub i15 %sext_ln1273_53, i15 %zext_ln818_269"   --->   Operation 819 'sub' 'r_V_247' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln818_283 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_247, i32 5, i32 14"   --->   Operation 820 'partselect' 'trunc_ln818_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i10 %trunc_ln818_283"   --->   Operation 821 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln1273_282 = zext i12 %shl_ln818_160"   --->   Operation 822 'zext' 'zext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.74ns)   --->   "%sub_ln1273_135 = sub i13 0, i13 %zext_ln1273_282"   --->   Operation 823 'sub' 'sub_ln1273_135' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i13 %sub_ln1273_135"   --->   Operation 824 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read2373, i1 0"   --->   Operation 825 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln1273_283 = zext i10 %shl_ln1273_147"   --->   Operation 826 'zext' 'zext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.75ns)   --->   "%r_V_248 = sub i14 %sext_ln1273_54, i14 %zext_ln1273_283"   --->   Operation 827 'sub' 'r_V_248' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln818_284 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_248, i32 5, i32 13"   --->   Operation 828 'partselect' 'trunc_ln818_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln70_106 = sext i9 %trunc_ln818_284" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 829 'sext' 'sext_ln70_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln818_273 = zext i9 %p_read2474"   --->   Operation 830 'zext' 'zext_ln818_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln818_161 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2474, i4 0"   --->   Operation 831 'bitconcatenate' 'shl_ln818_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln818_275 = zext i13 %shl_ln818_161"   --->   Operation 832 'zext' 'zext_ln818_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln818_276 = zext i13 %shl_ln818_161"   --->   Operation 833 'zext' 'zext_ln818_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln818_162 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read2474, i2 0"   --->   Operation 834 'bitconcatenate' 'shl_ln818_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln818_277 = zext i11 %shl_ln818_162"   --->   Operation 835 'zext' 'zext_ln818_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.75ns)   --->   "%add_ln818_82 = add i14 %zext_ln818_276, i14 %zext_ln818_277"   --->   Operation 836 'add' 'add_ln818_82' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln17_76 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_82, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 837 'partselect' 'trunc_ln17_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln17_86 = zext i9 %trunc_ln17_76" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 838 'zext' 'zext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln17_87 = zext i8 %trunc_ln17_77" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 839 'zext' 'zext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln1273_284 = zext i9 %p_read2474"   --->   Operation 840 'zext' 'zext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 841 [1/1] (0.75ns)   --->   "%r_V_251 = sub i14 0, i14 %zext_ln818_276"   --->   Operation 841 'sub' 'r_V_251' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i14 %r_V_251"   --->   Operation 842 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.76ns)   --->   "%r_V_249 = sub i15 %sext_ln1273_56, i15 %zext_ln818_273"   --->   Operation 843 'sub' 'r_V_249' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln818_285 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_249, i32 5, i32 14"   --->   Operation 844 'partselect' 'trunc_ln818_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i10 %trunc_ln818_285"   --->   Operation 845 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (1.46ns)   --->   "%r_V_250 = mul i16 %zext_ln1273_284, i16 65499"   --->   Operation 846 'mul' 'r_V_250' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln818_286 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_250, i32 5, i32 15"   --->   Operation 847 'partselect' 'trunc_ln818_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i11 %trunc_ln818_286"   --->   Operation 848 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln818_163 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read2474, i6 0"   --->   Operation 849 'bitconcatenate' 'shl_ln818_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln818_278 = zext i15 %shl_ln818_163"   --->   Operation 850 'zext' 'zext_ln818_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.77ns)   --->   "%sub_ln818_41 = sub i16 %zext_ln818_278, i16 %zext_ln818_275"   --->   Operation 851 'sub' 'sub_ln818_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln17_78 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln818_41, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 852 'partselect' 'trunc_ln17_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln17_88 = zext i11 %trunc_ln17_78" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 853 'zext' 'zext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln818_287 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_251, i32 5, i32 13"   --->   Operation 854 'partselect' 'trunc_ln818_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln70_107 = sext i9 %trunc_ln818_287" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 855 'sext' 'sext_ln70_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln818_279 = zext i9 %p_read2575"   --->   Operation 856 'zext' 'zext_ln818_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln818_164 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2575, i4 0"   --->   Operation 857 'bitconcatenate' 'shl_ln818_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln818_280 = zext i13 %shl_ln818_164"   --->   Operation 858 'zext' 'zext_ln818_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.75ns)   --->   "%sub_ln818_42 = sub i14 %zext_ln818_280, i14 %zext_ln818_279"   --->   Operation 859 'sub' 'sub_ln818_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln818_288 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_42, i32 5, i32 13"   --->   Operation 860 'partselect' 'trunc_ln818_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i9 %trunc_ln818_288"   --->   Operation 861 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln818_281 = zext i11 %sext_ln818_79"   --->   Operation 862 'zext' 'zext_ln818_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (1.46ns)   --->   "%mul_ln818_156 = mul i14 %zext_ln818_279, i14 25"   --->   Operation 863 'mul' 'mul_ln818_156' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln17_79 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_156, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 864 'partselect' 'trunc_ln17_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln17_89 = zext i9 %trunc_ln17_79" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 865 'zext' 'zext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln818_165 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read2575, i2 0"   --->   Operation 866 'bitconcatenate' 'shl_ln818_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln818_282 = zext i11 %shl_ln818_165"   --->   Operation 867 'zext' 'zext_ln818_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (0.75ns)   --->   "%add_ln818_83 = add i14 %zext_ln818_280, i14 %zext_ln818_282"   --->   Operation 868 'add' 'add_ln818_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln17_80 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_83, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 869 'partselect' 'trunc_ln17_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln17_90 = zext i9 %trunc_ln17_80" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 870 'zext' 'zext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.75ns)   --->   "%r_V_252 = sub i14 0, i14 %zext_ln818_280"   --->   Operation 871 'sub' 'r_V_252' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln818_289 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_252, i32 5, i32 13"   --->   Operation 872 'partselect' 'trunc_ln818_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln70_108 = sext i9 %trunc_ln818_289" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 873 'sext' 'sext_ln70_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln70_162 = zext i9 %p_read2676" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 874 'zext' 'zext_ln70_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln70_163 = zext i9 %p_read2676" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 875 'zext' 'zext_ln70_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (1.46ns)   --->   "%mul_ln818_157 = mul i13 %zext_ln70_163, i13 11"   --->   Operation 876 'mul' 'mul_ln818_157' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_157, i32 5, i32 12"   --->   Operation 877 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln818_166 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read2676, i4 0"   --->   Operation 878 'bitconcatenate' 'shl_ln818_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln818_283 = zext i13 %shl_ln818_166"   --->   Operation 879 'zext' 'zext_ln818_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln818_167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read2676, i1 0"   --->   Operation 880 'bitconcatenate' 'shl_ln818_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln818_284 = zext i10 %shl_ln818_167"   --->   Operation 881 'zext' 'zext_ln818_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln818_285 = zext i10 %shl_ln818_167"   --->   Operation 882 'zext' 'zext_ln818_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.75ns)   --->   "%add_ln818_84 = add i14 %zext_ln818_283, i14 %zext_ln818_285"   --->   Operation 883 'add' 'add_ln818_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln17_81 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_84, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 884 'partselect' 'trunc_ln17_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [1/1] (1.46ns)   --->   "%mul_ln818_158 = mul i13 %zext_ln70_163, i13 13"   --->   Operation 885 'mul' 'mul_ln818_158' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln17_82 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_158, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 886 'partselect' 'trunc_ln17_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln17_92 = zext i8 %trunc_ln17_82" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 887 'zext' 'zext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln818_168 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read2676, i3 0"   --->   Operation 888 'bitconcatenate' 'shl_ln818_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln818_286 = zext i12 %shl_ln818_168"   --->   Operation 889 'zext' 'zext_ln818_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 890 [1/1] (0.74ns)   --->   "%add_ln818_85 = add i13 %zext_ln818_286, i13 %zext_ln818_284"   --->   Operation 890 'add' 'add_ln818_85' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln17_83 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln818_85, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 891 'partselect' 'trunc_ln17_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln17_93 = zext i8 %trunc_ln17_83" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 892 'zext' 'zext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 893 [1/1] (0.75ns)   --->   "%add_ln818_86 = add i14 %zext_ln818_283, i14 %zext_ln70_162"   --->   Operation 893 'add' 'add_ln818_86' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln17_84 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_86, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 894 'partselect' 'trunc_ln17_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln17_94 = zext i9 %trunc_ln17_84" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 895 'zext' 'zext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln1273_285 = zext i9 %p_read_704"   --->   Operation 896 'zext' 'zext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1273_286 = zext i9 %p_read_704"   --->   Operation 897 'zext' 'zext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_704, i4 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln1273_287 = zext i13 %shl_ln1273_148"   --->   Operation 899 'zext' 'zext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_704, i1 0"   --->   Operation 900 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln1273_288 = zext i10 %shl_ln1273_149"   --->   Operation 901 'zext' 'zext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.75ns)   --->   "%r_V_253 = sub i14 %zext_ln1273_288, i14 %zext_ln1273_287"   --->   Operation 902 'sub' 'r_V_253' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln818_290 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_253, i32 5, i32 13"   --->   Operation 903 'partselect' 'trunc_ln818_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i9 %trunc_ln818_290"   --->   Operation 904 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 905 [1/1] (1.46ns)   --->   "%r_V_254 = mul i15 %zext_ln1273_286, i15 32747"   --->   Operation 905 'mul' 'r_V_254' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln818_291 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_254, i32 5, i32 14"   --->   Operation 906 'partselect' 'trunc_ln818_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i10 %trunc_ln818_291"   --->   Operation 907 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns)   --->   "%shl_ln818_169 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_704, i5 0"   --->   Operation 908 'bitconcatenate' 'shl_ln818_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln818_288 = zext i14 %shl_ln818_169"   --->   Operation 909 'zext' 'zext_ln818_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln818_289 = zext i10 %shl_ln1273_149"   --->   Operation 910 'zext' 'zext_ln818_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.76ns)   --->   "%sub_ln818_43 = sub i15 %zext_ln818_288, i15 %zext_ln818_289"   --->   Operation 911 'sub' 'sub_ln818_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln818_292 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_43, i32 5, i32 14"   --->   Operation 912 'partselect' 'trunc_ln818_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i10 %trunc_ln818_292"   --->   Operation 913 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln818_290 = zext i11 %sext_ln818_81"   --->   Operation 914 'zext' 'zext_ln818_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.75ns)   --->   "%sub_ln818_44 = sub i14 %zext_ln1273_287, i14 %zext_ln1273_285"   --->   Operation 915 'sub' 'sub_ln818_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_44, i32 5, i32 13"   --->   Operation 916 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i9 %mult_V_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 917 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln17_95 = zext i11 %sext_ln17_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 918 'zext' 'zext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln818_291 = zext i9 %p_read_703"   --->   Operation 919 'zext' 'zext_ln818_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln818_292 = zext i9 %p_read_703"   --->   Operation 920 'zext' 'zext_ln818_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln818_170 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_703, i4 0"   --->   Operation 921 'bitconcatenate' 'shl_ln818_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln818_293 = zext i13 %shl_ln818_170"   --->   Operation 922 'zext' 'zext_ln818_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.75ns)   --->   "%sub_ln818_45 = sub i14 %zext_ln818_293, i14 %zext_ln818_292"   --->   Operation 923 'sub' 'sub_ln818_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln818_293 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_45, i32 5, i32 13"   --->   Operation 924 'partselect' 'trunc_ln818_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i9 %trunc_ln818_293"   --->   Operation 925 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln1273_289 = zext i11 %sext_ln1273_86"   --->   Operation 926 'zext' 'zext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_703, i2 0"   --->   Operation 927 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln1273_290 = zext i11 %shl_ln1273_150"   --->   Operation 928 'zext' 'zext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.75ns)   --->   "%r_V_255 = sub i14 %zext_ln1273_290, i14 %zext_ln818_293"   --->   Operation 929 'sub' 'r_V_255' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln818_294 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_255, i32 5, i32 13"   --->   Operation 930 'partselect' 'trunc_ln818_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i9 %trunc_ln818_294"   --->   Operation 931 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_703, i5 0"   --->   Operation 932 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln1273_291 = zext i14 %shl_ln1273_151"   --->   Operation 933 'zext' 'zext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 934 [1/1] (0.76ns)   --->   "%r_V_256 = sub i15 0, i15 %zext_ln1273_291"   --->   Operation 934 'sub' 'r_V_256' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln818_295 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_256, i32 5, i32 14"   --->   Operation 935 'partselect' 'trunc_ln818_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i10 %trunc_ln818_295"   --->   Operation 936 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (1.46ns)   --->   "%r_V_257 = mul i15 %zext_ln818_291, i15 32742"   --->   Operation 937 'mul' 'r_V_257' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln818_296 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_257, i32 5, i32 14"   --->   Operation 938 'partselect' 'trunc_ln818_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i10 %trunc_ln818_296"   --->   Operation 939 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln818_294 = zext i8 %mult_V_12"   --->   Operation 940 'zext' 'zext_ln818_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (1.46ns)   --->   "%mul_ln818_159 = mul i15 %zext_ln818_291, i15 45"   --->   Operation 941 'mul' 'mul_ln818_159' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln17_85 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_159, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 942 'partselect' 'trunc_ln17_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln17_96 = zext i10 %trunc_ln17_85" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 943 'zext' 'zext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%shl_ln818_171 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_703, i1 0"   --->   Operation 944 'bitconcatenate' 'shl_ln818_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln818_295 = zext i10 %shl_ln818_171"   --->   Operation 945 'zext' 'zext_ln818_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (0.75ns)   --->   "%add_ln818_87 = add i14 %zext_ln818_293, i14 %zext_ln818_295"   --->   Operation 946 'add' 'add_ln818_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln17_86 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_87, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 947 'partselect' 'trunc_ln17_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln17_97 = zext i9 %trunc_ln17_86" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 948 'zext' 'zext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.75ns)   --->   "%add_ln818_88 = add i14 %zext_ln818_293, i14 %zext_ln818_292"   --->   Operation 949 'add' 'add_ln818_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln17_87 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_88, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 950 'partselect' 'trunc_ln17_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln17_98 = zext i9 %trunc_ln17_87" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 951 'zext' 'zext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln818_296 = zext i9 %p_read_702"   --->   Operation 952 'zext' 'zext_ln818_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (0.00ns)   --->   "%shl_ln818_172 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_702, i5 0"   --->   Operation 953 'bitconcatenate' 'shl_ln818_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln818_297 = zext i14 %shl_ln818_172"   --->   Operation 954 'zext' 'zext_ln818_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln818_173 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_702, i3 0"   --->   Operation 955 'bitconcatenate' 'shl_ln818_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln818_298 = zext i12 %shl_ln818_173"   --->   Operation 956 'zext' 'zext_ln818_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.76ns)   --->   "%sub_ln818_46 = sub i15 %zext_ln818_297, i15 %zext_ln818_298"   --->   Operation 957 'sub' 'sub_ln818_46' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_46, i32 5, i32 14"   --->   Operation 958 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i10 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 959 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln17_99 = zext i11 %sext_ln17_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 960 'zext' 'zext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln818_174 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_702, i4 0"   --->   Operation 961 'bitconcatenate' 'shl_ln818_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln818_299 = zext i13 %shl_ln818_174"   --->   Operation 962 'zext' 'zext_ln818_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.75ns)   --->   "%add_ln818_89 = add i14 %zext_ln818_299, i14 %zext_ln818_296"   --->   Operation 963 'add' 'add_ln818_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln17_88 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_89, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 964 'partselect' 'trunc_ln17_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln17_100 = zext i9 %trunc_ln17_88" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 965 'zext' 'zext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (1.46ns)   --->   "%mul_ln818_160 = mul i14 %zext_ln818_296, i14 22"   --->   Operation 966 'mul' 'mul_ln818_160' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln17_89 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_160, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 967 'partselect' 'trunc_ln17_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln17_101 = zext i9 %trunc_ln17_89" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 968 'zext' 'zext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln1273_292 = zext i9 %p_read_702"   --->   Operation 969 'zext' 'zext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (1.46ns)   --->   "%r_V_258 = mul i16 %zext_ln1273_292, i16 65497"   --->   Operation 970 'mul' 'r_V_258' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln818_297 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_258, i32 5, i32 15"   --->   Operation 971 'partselect' 'trunc_ln818_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i11 %trunc_ln818_297"   --->   Operation 972 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln818_175 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_702, i1 0"   --->   Operation 973 'bitconcatenate' 'shl_ln818_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln818_300 = zext i10 %shl_ln818_175"   --->   Operation 974 'zext' 'zext_ln818_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.75ns)   --->   "%sub_ln818_47 = sub i14 %zext_ln818_299, i14 %zext_ln818_300"   --->   Operation 975 'sub' 'sub_ln818_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_47, i32 5, i32 13"   --->   Operation 976 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln818_301 = zext i9 %p_read3080"   --->   Operation 977 'zext' 'zext_ln818_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (1.46ns)   --->   "%mul_ln818_161 = mul i13 %zext_ln818_301, i13 13"   --->   Operation 978 'mul' 'mul_ln818_161' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln17_90 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_161, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 979 'partselect' 'trunc_ln17_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln17_103 = zext i8 %trunc_ln17_90" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 980 'zext' 'zext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln818_302 = zext i8 %mult_V_15"   --->   Operation 981 'zext' 'zext_ln818_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln17_104 = zext i8 %mult_V_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 982 'zext' 'zext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln1273_293 = zext i9 %p_read3080"   --->   Operation 983 'zext' 'zext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (1.46ns)   --->   "%r_V_259 = mul i15 %zext_ln1273_293, i15 32746"   --->   Operation 984 'mul' 'r_V_259' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln818_298 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_259, i32 5, i32 14"   --->   Operation 985 'partselect' 'trunc_ln818_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i10 %trunc_ln818_298"   --->   Operation 986 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%shl_ln818_176 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read3080, i4 0"   --->   Operation 987 'bitconcatenate' 'shl_ln818_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln818_303 = zext i13 %shl_ln818_176"   --->   Operation 988 'zext' 'zext_ln818_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln818_177 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read3080, i1 0"   --->   Operation 989 'bitconcatenate' 'shl_ln818_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln818_304 = zext i10 %shl_ln818_177"   --->   Operation 990 'zext' 'zext_ln818_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.75ns)   --->   "%add_ln818_90 = add i14 %zext_ln818_303, i14 %zext_ln818_304"   --->   Operation 991 'add' 'add_ln818_90' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln17_91 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_90, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 992 'partselect' 'trunc_ln17_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln17_105 = zext i9 %trunc_ln17_91" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 993 'zext' 'zext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln818_305 = zext i9 %p_read3181"   --->   Operation 994 'zext' 'zext_ln818_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln818_178 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read3181, i4 0"   --->   Operation 995 'bitconcatenate' 'shl_ln818_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln818_306 = zext i13 %shl_ln818_178"   --->   Operation 996 'zext' 'zext_ln818_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%shl_ln818_179 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read3181, i1 0"   --->   Operation 997 'bitconcatenate' 'shl_ln818_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln818_307 = zext i10 %shl_ln818_179"   --->   Operation 998 'zext' 'zext_ln818_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (0.75ns)   --->   "%sub_ln818_48 = sub i14 %zext_ln818_306, i14 %zext_ln818_307"   --->   Operation 999 'sub' 'sub_ln818_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_48, i32 5, i32 13"   --->   Operation 1000 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i9 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1001 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln17_106 = zext i11 %sext_ln17_18" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1002 'zext' 'zext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (1.46ns)   --->   "%r_V_260 = mul i14 %zext_ln818_305, i14 16373"   --->   Operation 1003 'mul' 'r_V_260' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln818_299 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_260, i32 5, i32 13"   --->   Operation 1004 'partselect' 'trunc_ln818_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.75ns)   --->   "%sub_ln818_49 = sub i14 %zext_ln818_306, i14 %zext_ln818_305"   --->   Operation 1005 'sub' 'sub_ln818_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln818_300 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_49, i32 5, i32 13"   --->   Operation 1006 'partselect' 'trunc_ln818_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln70_109 = sext i9 %trunc_ln818_300" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1007 'sext' 'sext_ln70_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln70_164 = zext i11 %sext_ln70_109" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1008 'zext' 'zext_ln70_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln1273_294 = zext i9 %p_read3282"   --->   Operation 1009 'zext' 'zext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1273_296 = zext i9 %p_read3282"   --->   Operation 1010 'zext' 'zext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read3282, i5 0"   --->   Operation 1011 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln1273_297 = zext i14 %shl_ln1273_152"   --->   Operation 1012 'zext' 'zext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read3282, i3 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln1273_298 = zext i12 %shl_ln1273_153"   --->   Operation 1014 'zext' 'zext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.76ns)   --->   "%r_V_261 = sub i15 %zext_ln1273_298, i15 %zext_ln1273_297"   --->   Operation 1015 'sub' 'r_V_261' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln818_301 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_261, i32 5, i32 14"   --->   Operation 1016 'partselect' 'trunc_ln818_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i10 %trunc_ln818_301"   --->   Operation 1017 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (1.46ns)   --->   "%mul_ln818_162 = mul i14 %zext_ln1273_296, i14 19"   --->   Operation 1018 'mul' 'mul_ln818_162' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln17_92 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_162, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1019 'partselect' 'trunc_ln17_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln17_107 = zext i9 %trunc_ln17_92" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1020 'zext' 'zext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (1.46ns)   --->   "%mul_ln818_163 = mul i14 %zext_ln1273_296, i14 26"   --->   Operation 1021 'mul' 'mul_ln818_163' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln17_93 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_163, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1022 'partselect' 'trunc_ln17_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln17_108 = zext i9 %trunc_ln17_93" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1023 'zext' 'zext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln17_109 = zext i8 %trunc_ln17_94" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1024 'zext' 'zext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (1.46ns)   --->   "%r_V_262 = mul i15 %zext_ln1273_294, i15 32746"   --->   Operation 1025 'mul' 'r_V_262' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln818_302 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_262, i32 5, i32 14"   --->   Operation 1026 'partselect' 'trunc_ln818_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln70_110 = sext i10 %trunc_ln818_302" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1027 'sext' 'sext_ln70_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln818_308 = zext i9 %p_read3383"   --->   Operation 1028 'zext' 'zext_ln818_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (1.46ns)   --->   "%mul_ln818_165 = mul i13 %zext_ln818_308, i13 11"   --->   Operation 1029 'mul' 'mul_ln818_165' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_165, i32 5, i32 12"   --->   Operation 1030 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (1.46ns)   --->   "%mul_ln818_166 = mul i13 %zext_ln818_308, i13 13"   --->   Operation 1031 'mul' 'mul_ln818_166' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_166, i32 5, i32 12"   --->   Operation 1032 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln17_111 = zext i8 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'zext' 'zext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln1273_299 = zext i9 %p_read3383"   --->   Operation 1034 'zext' 'zext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (1.46ns)   --->   "%r_V_263 = mul i15 %zext_ln1273_299, i15 32749"   --->   Operation 1035 'mul' 'r_V_263' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln818_303 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_263, i32 5, i32 14"   --->   Operation 1036 'partselect' 'trunc_ln818_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i10 %trunc_ln818_303"   --->   Operation 1037 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1038 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read3383, i4 0"   --->   Operation 1038 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln1273_300 = zext i13 %shl_ln1273_154"   --->   Operation 1039 'zext' 'zext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read3383, i2 0"   --->   Operation 1040 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln1273_301 = zext i11 %shl_ln1273_155"   --->   Operation 1041 'zext' 'zext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (0.75ns)   --->   "%r_V_264 = sub i14 %zext_ln1273_301, i14 %zext_ln1273_300"   --->   Operation 1042 'sub' 'r_V_264' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln818_304 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_264, i32 5, i32 13"   --->   Operation 1043 'partselect' 'trunc_ln818_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln70_111 = sext i9 %trunc_ln818_304" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1044 'sext' 'sext_ln70_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln818_311 = zext i9 %p_read3484"   --->   Operation 1045 'zext' 'zext_ln818_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln17_112 = zext i8 %mult_V_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1046 'zext' 'zext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.00ns)   --->   "%shl_ln818_180 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read3484, i4 0"   --->   Operation 1047 'bitconcatenate' 'shl_ln818_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln818_313 = zext i13 %shl_ln818_180"   --->   Operation 1048 'zext' 'zext_ln818_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.75ns)   --->   "%sub_ln818_50 = sub i14 %zext_ln818_313, i14 %zext_ln818_311"   --->   Operation 1049 'sub' 'sub_ln818_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_50, i32 5, i32 13"   --->   Operation 1050 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i9 %mult_V_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1051 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln17_113 = zext i11 %sext_ln17_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1052 'zext' 'zext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln17_114 = zext i11 %sext_ln17_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1053 'zext' 'zext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (0.75ns)   --->   "%add_ln818_91 = add i14 %zext_ln818_313, i14 %zext_ln818_311"   --->   Operation 1054 'add' 'add_ln818_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln17_95 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_91, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1055 'partselect' 'trunc_ln17_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln17_115 = zext i9 %trunc_ln17_95" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1056 'zext' 'zext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i9 %trunc_ln818_305"   --->   Operation 1057 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (1.46ns)   --->   "%r_V_266 = mul i14 %zext_ln818_311, i14 16373"   --->   Operation 1058 'mul' 'r_V_266' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln818_306 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_266, i32 5, i32 13"   --->   Operation 1059 'partselect' 'trunc_ln818_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i9 %trunc_ln818_306"   --->   Operation 1060 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln818_314 = zext i8 %mult_V_22"   --->   Operation 1061 'zext' 'zext_ln818_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln17_116 = zext i8 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1062 'zext' 'zext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (1.46ns)   --->   "%mul_ln818_168 = mul i14 %zext_ln818_311, i14 22"   --->   Operation 1063 'mul' 'mul_ln818_168' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln17_96 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_168, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1064 'partselect' 'trunc_ln17_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln818_315 = zext i9 %p_read3585"   --->   Operation 1065 'zext' 'zext_ln818_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (1.46ns)   --->   "%mul_ln818_169 = mul i14 %zext_ln818_315, i14 21"   --->   Operation 1066 'mul' 'mul_ln818_169' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln17_97 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_169, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1067 'partselect' 'trunc_ln17_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln17_118 = zext i9 %trunc_ln17_97" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1068 'zext' 'zext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln818_181 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read3585, i5 0"   --->   Operation 1069 'bitconcatenate' 'shl_ln818_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln818_316 = zext i14 %shl_ln818_181"   --->   Operation 1070 'zext' 'zext_ln818_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%shl_ln818_182 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read3585, i2 0"   --->   Operation 1071 'bitconcatenate' 'shl_ln818_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln818_317 = zext i11 %shl_ln818_182"   --->   Operation 1072 'zext' 'zext_ln818_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.76ns)   --->   "%add_ln818_92 = add i15 %zext_ln818_316, i15 %zext_ln818_317"   --->   Operation 1073 'add' 'add_ln818_92' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln17_98 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_92, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1074 'partselect' 'trunc_ln17_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln17_119 = zext i10 %trunc_ln17_98" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1075 'zext' 'zext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read3585, i4 0"   --->   Operation 1076 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1273_304 = zext i13 %shl_ln1273_158"   --->   Operation 1077 'zext' 'zext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.75ns)   --->   "%sub_ln1273_148 = sub i14 0, i14 %zext_ln1273_304"   --->   Operation 1078 'sub' 'sub_ln1273_148' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i14 %sub_ln1273_148"   --->   Operation 1079 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read3585, i1 0"   --->   Operation 1080 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1273_305 = zext i10 %shl_ln1273_159"   --->   Operation 1081 'zext' 'zext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.76ns)   --->   "%r_V_267 = sub i15 %sext_ln1273_59, i15 %zext_ln1273_305"   --->   Operation 1082 'sub' 'r_V_267' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln818_307 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_267, i32 5, i32 14"   --->   Operation 1083 'partselect' 'trunc_ln818_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i10 %trunc_ln818_307"   --->   Operation 1084 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln818_183 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read3585, i3 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln818_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln818_318 = zext i12 %shl_ln818_183"   --->   Operation 1086 'zext' 'zext_ln818_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.76ns)   --->   "%sub_ln818_51 = sub i15 %zext_ln818_316, i15 %zext_ln818_318"   --->   Operation 1087 'sub' 'sub_ln818_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_51, i32 5, i32 14"   --->   Operation 1088 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i10 %mult_V_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1089 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln17_120 = zext i11 %sext_ln17_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1090 'zext' 'zext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (1.46ns)   --->   "%mul_ln818_170 = mul i14 %zext_ln818_315, i14 23"   --->   Operation 1091 'mul' 'mul_ln818_170' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln17_99 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_170, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1092 'partselect' 'trunc_ln17_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln17_121 = zext i9 %trunc_ln17_99" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1093 'zext' 'zext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln818_184 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read3686, i4 0"   --->   Operation 1094 'bitconcatenate' 'shl_ln818_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln818_319 = zext i13 %shl_ln818_184"   --->   Operation 1095 'zext' 'zext_ln818_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%shl_ln818_185 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read3686, i1 0"   --->   Operation 1096 'bitconcatenate' 'shl_ln818_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln818_320 = zext i10 %shl_ln818_185"   --->   Operation 1097 'zext' 'zext_ln818_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1098 [1/1] (0.75ns)   --->   "%sub_ln818_52 = sub i14 %zext_ln818_319, i14 %zext_ln818_320"   --->   Operation 1098 'sub' 'sub_ln818_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_52, i32 5, i32 13"   --->   Operation 1099 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i9 %mult_V_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1100 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln17_122 = zext i11 %sext_ln17_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1101 'zext' 'zext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln1273_306 = zext i9 %p_read3686"   --->   Operation 1102 'zext' 'zext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln1273_307 = zext i9 %p_read3686"   --->   Operation 1103 'zext' 'zext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.75ns)   --->   "%sub_ln1273_150 = sub i14 0, i14 %zext_ln818_319"   --->   Operation 1104 'sub' 'sub_ln1273_150' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i14 %sub_ln1273_150"   --->   Operation 1105 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.76ns)   --->   "%r_V_268 = sub i15 %sext_ln1273_60, i15 %zext_ln1273_307"   --->   Operation 1106 'sub' 'r_V_268' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln818_308 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_268, i32 5, i32 14"   --->   Operation 1107 'partselect' 'trunc_ln818_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i10 %trunc_ln818_308"   --->   Operation 1108 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%shl_ln818_186 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read3686, i2 0"   --->   Operation 1109 'bitconcatenate' 'shl_ln818_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln818_321 = zext i11 %shl_ln818_186"   --->   Operation 1110 'zext' 'zext_ln818_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.75ns)   --->   "%add_ln818_93 = add i14 %zext_ln818_319, i14 %zext_ln818_321"   --->   Operation 1111 'add' 'add_ln818_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln17_100 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_93, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1112 'partselect' 'trunc_ln17_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln17_123 = zext i9 %trunc_ln17_100" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1113 'zext' 'zext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.75ns)   --->   "%r_V_269 = sub i14 %zext_ln818_320, i14 %zext_ln818_319"   --->   Operation 1114 'sub' 'r_V_269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln818_309 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_269, i32 5, i32 13"   --->   Operation 1115 'partselect' 'trunc_ln818_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i9 %trunc_ln818_309"   --->   Operation 1116 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (1.46ns)   --->   "%r_V_270 = mul i14 %zext_ln1273_306, i14 16371"   --->   Operation 1117 'mul' 'r_V_270' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln818_310 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_270, i32 5, i32 13"   --->   Operation 1118 'partselect' 'trunc_ln818_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln818_89 = sext i9 %trunc_ln818_310"   --->   Operation 1119 'sext' 'sext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.75ns)   --->   "%add_ln818_94 = add i14 %zext_ln818_319, i14 %zext_ln818_320"   --->   Operation 1120 'add' 'add_ln818_94' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln17_101 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_94, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1121 'partselect' 'trunc_ln17_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln17_124 = zext i9 %trunc_ln17_101" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1122 'zext' 'zext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln1273_308 = zext i9 %p_read_701"   --->   Operation 1123 'zext' 'zext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_701, i4 0"   --->   Operation 1124 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln1273_309 = zext i13 %shl_ln1273_160"   --->   Operation 1125 'zext' 'zext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.75ns)   --->   "%sub_ln1273_153 = sub i14 0, i14 %zext_ln1273_309"   --->   Operation 1126 'sub' 'sub_ln1273_153' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i14 %sub_ln1273_153"   --->   Operation 1127 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_701, i2 0"   --->   Operation 1128 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln1273_310 = zext i11 %shl_ln1273_161"   --->   Operation 1129 'zext' 'zext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln1273_311 = zext i11 %shl_ln1273_161"   --->   Operation 1130 'zext' 'zext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.76ns)   --->   "%r_V_271 = sub i15 %sext_ln1273_61, i15 %zext_ln1273_311"   --->   Operation 1131 'sub' 'r_V_271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln818_311 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_271, i32 5, i32 14"   --->   Operation 1132 'partselect' 'trunc_ln818_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i10 %trunc_ln818_311"   --->   Operation 1133 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (1.46ns)   --->   "%r_V_272 = mul i14 %zext_ln1273_308, i14 16371"   --->   Operation 1134 'mul' 'r_V_272' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln818_312 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_272, i32 5, i32 13"   --->   Operation 1135 'partselect' 'trunc_ln818_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i9 %trunc_ln818_312"   --->   Operation 1136 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_701, i1 0"   --->   Operation 1137 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln1273_312 = zext i10 %shl_ln1273_162"   --->   Operation 1138 'zext' 'zext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (0.75ns)   --->   "%r_V_273 = sub i14 %zext_ln1273_312, i14 %zext_ln1273_309"   --->   Operation 1139 'sub' 'r_V_273' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln818_313 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_273, i32 5, i32 13"   --->   Operation 1140 'partselect' 'trunc_ln818_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i9 %trunc_ln818_313"   --->   Operation 1141 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (1.46ns)   --->   "%r_V_274 = mul i14 %zext_ln1273_308, i14 16373"   --->   Operation 1142 'mul' 'r_V_274' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln818_314 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_274, i32 5, i32 13"   --->   Operation 1143 'partselect' 'trunc_ln818_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln818_90 = sext i9 %trunc_ln818_314"   --->   Operation 1144 'sext' 'sext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.75ns)   --->   "%sub_ln818_53 = sub i14 %zext_ln1273_309, i14 %zext_ln1273_308"   --->   Operation 1145 'sub' 'sub_ln818_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_53, i32 5, i32 13"   --->   Operation 1146 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i9 %mult_V_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1147 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln17_125 = zext i11 %sext_ln17_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1148 'zext' 'zext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.75ns)   --->   "%r_V_275 = sub i14 %zext_ln1273_310, i14 %zext_ln1273_309"   --->   Operation 1149 'sub' 'r_V_275' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln818_315 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_275, i32 5, i32 13"   --->   Operation 1150 'partselect' 'trunc_ln818_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln70_112 = sext i9 %trunc_ln818_315" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1151 'sext' 'sext_ln70_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln818_322 = zext i9 %p_read_700"   --->   Operation 1152 'zext' 'zext_ln818_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%shl_ln818_187 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_700, i3 0"   --->   Operation 1153 'bitconcatenate' 'shl_ln818_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln818_323 = zext i12 %shl_ln818_187"   --->   Operation 1154 'zext' 'zext_ln818_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln818_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_700, i1 0"   --->   Operation 1155 'bitconcatenate' 'shl_ln818_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln818_324 = zext i10 %shl_ln818_188"   --->   Operation 1156 'zext' 'zext_ln818_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.74ns)   --->   "%add_ln818_95 = add i13 %zext_ln818_323, i13 %zext_ln818_324"   --->   Operation 1157 'add' 'add_ln818_95' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln17_102 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln818_95, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1158 'partselect' 'trunc_ln17_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln17_126 = zext i8 %trunc_ln17_102" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1159 'zext' 'zext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln818_189 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_700, i4 0"   --->   Operation 1160 'bitconcatenate' 'shl_ln818_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln818_325 = zext i13 %shl_ln818_189"   --->   Operation 1161 'zext' 'zext_ln818_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln818_190 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_700, i2 0"   --->   Operation 1162 'bitconcatenate' 'shl_ln818_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln818_326 = zext i11 %shl_ln818_190"   --->   Operation 1163 'zext' 'zext_ln818_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (0.75ns)   --->   "%sub_ln818_54 = sub i14 %zext_ln818_325, i14 %zext_ln818_326"   --->   Operation 1164 'sub' 'sub_ln818_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_54, i32 5, i32 13"   --->   Operation 1165 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i9 %mult_V_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1166 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln17_127 = zext i11 %sext_ln17_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1167 'zext' 'zext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1168 [1/1] (0.75ns)   --->   "%r_V_276 = sub i14 0, i14 %zext_ln818_325"   --->   Operation 1168 'sub' 'r_V_276' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln818_316 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_276, i32 5, i32 13"   --->   Operation 1169 'partselect' 'trunc_ln818_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln818_91 = sext i9 %trunc_ln818_316"   --->   Operation 1170 'sext' 'sext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [1/1] (1.46ns)   --->   "%mul_ln818_171 = mul i13 %zext_ln818_322, i13 11"   --->   Operation 1171 'mul' 'mul_ln818_171' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln17_103 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_171, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1172 'partselect' 'trunc_ln17_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln17_128 = zext i8 %trunc_ln17_103" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1173 'zext' 'zext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln818_327 = zext i9 %p_read_699"   --->   Operation 1174 'zext' 'zext_ln818_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (1.46ns)   --->   "%mul_ln818_172 = mul i14 %zext_ln818_327, i14 27"   --->   Operation 1175 'mul' 'mul_ln818_172' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln17_104 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_172, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1176 'partselect' 'trunc_ln17_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln17_129 = zext i9 %trunc_ln17_104" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'zext' 'zext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln1273_313 = zext i9 %p_read_699"   --->   Operation 1178 'zext' 'zext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/1] (1.46ns)   --->   "%r_V_277 = mul i15 %zext_ln1273_313, i15 32742"   --->   Operation 1179 'mul' 'r_V_277' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln818_317 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_277, i32 5, i32 14"   --->   Operation 1180 'partselect' 'trunc_ln818_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%shl_ln818_191 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_699, i4 0"   --->   Operation 1181 'bitconcatenate' 'shl_ln818_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln818_328 = zext i13 %shl_ln818_191"   --->   Operation 1182 'zext' 'zext_ln818_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%shl_ln818_192 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_699, i1 0"   --->   Operation 1183 'bitconcatenate' 'shl_ln818_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln818_329 = zext i10 %shl_ln818_192"   --->   Operation 1184 'zext' 'zext_ln818_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.75ns)   --->   "%sub_ln818_55 = sub i14 %zext_ln818_328, i14 %zext_ln818_329"   --->   Operation 1185 'sub' 'sub_ln818_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_55, i32 5, i32 13"   --->   Operation 1186 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_699, i2 0"   --->   Operation 1187 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln1273_314 = zext i11 %shl_ln1273_163"   --->   Operation 1188 'zext' 'zext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.75ns)   --->   "%r_V_278 = sub i14 %zext_ln1273_314, i14 %zext_ln818_328"   --->   Operation 1189 'sub' 'r_V_278' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln818_318 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_278, i32 5, i32 13"   --->   Operation 1190 'partselect' 'trunc_ln818_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln818_93 = sext i9 %trunc_ln818_318"   --->   Operation 1191 'sext' 'sext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [1/1] (0.75ns)   --->   "%sub_ln818_56 = sub i14 %zext_ln818_328, i14 %zext_ln818_327"   --->   Operation 1192 'sub' 'sub_ln818_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln818_319 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_56, i32 5, i32 13"   --->   Operation 1193 'partselect' 'trunc_ln818_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln818_94 = sext i9 %trunc_ln818_319"   --->   Operation 1194 'sext' 'sext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln818_330 = zext i11 %sext_ln818_94"   --->   Operation 1195 'zext' 'zext_ln818_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.75ns)   --->   "%add_ln818_96 = add i14 %zext_ln818_328, i14 %zext_ln818_327"   --->   Operation 1196 'add' 'add_ln818_96' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln17_105 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_96, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1197 'partselect' 'trunc_ln17_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln17_131 = zext i9 %trunc_ln17_105" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1198 'zext' 'zext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (1.46ns)   --->   "%mul_ln818_173 = mul i14 %zext_ln818_327, i14 19"   --->   Operation 1199 'mul' 'mul_ln818_173' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln17_106 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_173, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1200 'partselect' 'trunc_ln17_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln818_332 = zext i9 %p_read4090"   --->   Operation 1201 'zext' 'zext_ln818_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (1.46ns)   --->   "%mul_ln818_174 = mul i14 %zext_ln818_332, i14 21"   --->   Operation 1202 'mul' 'mul_ln818_174' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln17_107 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_174, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1203 'partselect' 'trunc_ln17_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%shl_ln818_193 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4090, i4 0"   --->   Operation 1204 'bitconcatenate' 'shl_ln818_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln818_333 = zext i13 %shl_ln818_193"   --->   Operation 1205 'zext' 'zext_ln818_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.75ns)   --->   "%sub_ln818_57 = sub i14 %zext_ln818_333, i14 %zext_ln818_332"   --->   Operation 1206 'sub' 'sub_ln818_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_57, i32 5, i32 13"   --->   Operation 1207 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i9 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1208 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln17_133 = zext i11 %sext_ln17_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1209 'zext' 'zext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (1.46ns)   --->   "%mul_ln818_175 = mul i14 %zext_ln818_332, i14 19"   --->   Operation 1210 'mul' 'mul_ln818_175' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln17_108 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_175, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1211 'partselect' 'trunc_ln17_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln17_134 = zext i9 %trunc_ln17_108" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1212 'zext' 'zext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1273_315 = zext i9 %p_read4090"   --->   Operation 1213 'zext' 'zext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.75ns)   --->   "%r_V_279 = sub i14 %zext_ln818_332, i14 %zext_ln818_333"   --->   Operation 1214 'sub' 'r_V_279' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln818_320 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_279, i32 5, i32 13"   --->   Operation 1215 'partselect' 'trunc_ln818_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i9 %trunc_ln818_320"   --->   Operation 1216 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (1.46ns)   --->   "%r_V_280 = mul i15 %zext_ln1273_315, i15 32747"   --->   Operation 1217 'mul' 'r_V_280' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln818_321 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_280, i32 5, i32 14"   --->   Operation 1218 'partselect' 'trunc_ln818_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln818_95 = sext i10 %trunc_ln818_321"   --->   Operation 1219 'sext' 'sext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (1.46ns)   --->   "%mul_ln818_177 = mul i14 %zext_ln818_332, i14 25"   --->   Operation 1220 'mul' 'mul_ln818_177' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_177, i32 5, i32 13"   --->   Operation 1221 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.75ns)   --->   "%add_ln818_97 = add i14 %zext_ln818_333, i14 %zext_ln818_332"   --->   Operation 1222 'add' 'add_ln818_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln17_110 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_97, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1223 'partselect' 'trunc_ln17_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln17_137 = zext i9 %trunc_ln17_110" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1224 'zext' 'zext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%shl_ln818_194 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read4090, i2 0"   --->   Operation 1225 'bitconcatenate' 'shl_ln818_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln818_334 = zext i11 %shl_ln818_194"   --->   Operation 1226 'zext' 'zext_ln818_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.75ns)   --->   "%sub_ln818_58 = sub i14 %zext_ln818_333, i14 %zext_ln818_334"   --->   Operation 1227 'sub' 'sub_ln818_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_58, i32 5, i32 13"   --->   Operation 1228 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i9 %mult_V_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1229 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln17_138 = zext i11 %sext_ln17_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1230 'zext' 'zext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln818_335 = zext i9 %p_read4191"   --->   Operation 1231 'zext' 'zext_ln818_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln818_336 = zext i9 %p_read4191"   --->   Operation 1232 'zext' 'zext_ln818_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (1.46ns)   --->   "%mul_ln818_178 = mul i13 %zext_ln818_336, i13 11"   --->   Operation 1233 'mul' 'mul_ln818_178' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_178, i32 5, i32 12"   --->   Operation 1234 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln818_337 = zext i8 %mult_V_31"   --->   Operation 1235 'zext' 'zext_ln818_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln1273_316 = zext i9 %p_read4191"   --->   Operation 1236 'zext' 'zext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4191, i4 0"   --->   Operation 1237 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln1273_317 = zext i13 %shl_ln1273_164"   --->   Operation 1238 'zext' 'zext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.75ns)   --->   "%sub_ln1273_160 = sub i14 0, i14 %zext_ln1273_317"   --->   Operation 1239 'sub' 'sub_ln1273_160' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i14 %sub_ln1273_160"   --->   Operation 1240 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.76ns)   --->   "%r_V_281 = sub i15 %sext_ln1273_62, i15 %zext_ln1273_316"   --->   Operation 1241 'sub' 'r_V_281' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln818_322 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_281, i32 5, i32 14"   --->   Operation 1242 'partselect' 'trunc_ln818_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln818_96 = sext i10 %trunc_ln818_322"   --->   Operation 1243 'sext' 'sext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (0.75ns)   --->   "%sub_ln818_59 = sub i14 %zext_ln1273_317, i14 %zext_ln818_335"   --->   Operation 1244 'sub' 'sub_ln818_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_59, i32 5, i32 13"   --->   Operation 1245 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i9 %mult_V_32" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1246 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln17_139 = zext i11 %sext_ln17_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1247 'zext' 'zext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (1.46ns)   --->   "%mul_ln818_179 = mul i13 %zext_ln818_336, i13 13"   --->   Operation 1248 'mul' 'mul_ln818_179' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_179, i32 5, i32 12"   --->   Operation 1249 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln1273_318 = zext i9 %p_read4292"   --->   Operation 1250 'zext' 'zext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln1273_319 = zext i9 %p_read4292"   --->   Operation 1251 'zext' 'zext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read4292, i3 0"   --->   Operation 1252 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln1273_320 = zext i12 %shl_ln1273_165"   --->   Operation 1253 'zext' 'zext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.74ns)   --->   "%sub_ln1273_162 = sub i13 0, i13 %zext_ln1273_320"   --->   Operation 1254 'sub' 'sub_ln1273_162' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i13 %sub_ln1273_162"   --->   Operation 1255 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read4292, i1 0"   --->   Operation 1256 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln1273_321 = zext i10 %shl_ln1273_166"   --->   Operation 1257 'zext' 'zext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.75ns)   --->   "%r_V_282 = sub i14 %sext_ln1273_63, i14 %zext_ln1273_321"   --->   Operation 1258 'sub' 'r_V_282' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln818_323 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_282, i32 5, i32 13"   --->   Operation 1259 'partselect' 'trunc_ln818_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i9 %trunc_ln818_323"   --->   Operation 1260 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4292, i4 0"   --->   Operation 1261 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln1273_322 = zext i13 %shl_ln1273_167"   --->   Operation 1262 'zext' 'zext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (0.75ns)   --->   "%r_V_283 = sub i14 %zext_ln1273_321, i14 %zext_ln1273_322"   --->   Operation 1263 'sub' 'r_V_283' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln818_324 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_283, i32 5, i32 13"   --->   Operation 1264 'partselect' 'trunc_ln818_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i9 %trunc_ln818_324"   --->   Operation 1265 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i9 %trunc_ln818_324"   --->   Operation 1266 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (1.46ns)   --->   "%r_V_284 = mul i15 %zext_ln1273_319, i15 32749"   --->   Operation 1267 'mul' 'r_V_284' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln818_325 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_284, i32 5, i32 14"   --->   Operation 1268 'partselect' 'trunc_ln818_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.75ns)   --->   "%r_V_285 = sub i14 %zext_ln1273_318, i14 %zext_ln1273_322"   --->   Operation 1269 'sub' 'r_V_285' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln818_326 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_285, i32 5, i32 13"   --->   Operation 1270 'partselect' 'trunc_ln818_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i9 %trunc_ln818_326"   --->   Operation 1271 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (1.46ns)   --->   "%r_V_286 = mul i15 %zext_ln1273_319, i15 32745"   --->   Operation 1272 'mul' 'r_V_286' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln818_327 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_286, i32 5, i32 14"   --->   Operation 1273 'partselect' 'trunc_ln818_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln70_113 = sext i10 %trunc_ln818_327" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1274 'sext' 'sext_ln70_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln818_339 = zext i9 %p_read4393"   --->   Operation 1275 'zext' 'zext_ln818_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (1.46ns)   --->   "%mul_ln818_180 = mul i14 %zext_ln818_339, i14 22"   --->   Operation 1276 'mul' 'mul_ln818_180' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln17_111 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_180, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1277 'partselect' 'trunc_ln17_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln17_143 = zext i10 %trunc_ln17_112" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1278 'zext' 'zext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln818_195 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4393, i4 0"   --->   Operation 1279 'bitconcatenate' 'shl_ln818_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln818_340 = zext i13 %shl_ln818_195"   --->   Operation 1280 'zext' 'zext_ln818_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln818_196 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read4393, i1 0"   --->   Operation 1281 'bitconcatenate' 'shl_ln818_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln818_341 = zext i10 %shl_ln818_196"   --->   Operation 1282 'zext' 'zext_ln818_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.75ns)   --->   "%add_ln818_98 = add i14 %zext_ln818_340, i14 %zext_ln818_341"   --->   Operation 1283 'add' 'add_ln818_98' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln17_113 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_98, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1284 'partselect' 'trunc_ln17_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln17_144 = zext i9 %trunc_ln17_113" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1285 'zext' 'zext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.75ns)   --->   "%r_V_287 = sub i14 %zext_ln818_339, i14 %zext_ln818_340"   --->   Operation 1286 'sub' 'r_V_287' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln818_328 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_287, i32 5, i32 13"   --->   Operation 1287 'partselect' 'trunc_ln818_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln818_97 = sext i9 %trunc_ln818_328"   --->   Operation 1288 'sext' 'sext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.75ns)   --->   "%sub_ln818_60 = sub i14 %zext_ln818_340, i14 %zext_ln818_341"   --->   Operation 1289 'sub' 'sub_ln818_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_60, i32 5, i32 13"   --->   Operation 1290 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln818_342 = zext i9 %p_read4494"   --->   Operation 1291 'zext' 'zext_ln818_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln818_343 = zext i9 %p_read4494"   --->   Operation 1292 'zext' 'zext_ln818_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (1.46ns)   --->   "%mul_ln818_182 = mul i14 %zext_ln818_343, i14 22"   --->   Operation 1293 'mul' 'mul_ln818_182' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln17_114 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_182, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1294 'partselect' 'trunc_ln17_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%shl_ln818_197 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4494, i4 0"   --->   Operation 1295 'bitconcatenate' 'shl_ln818_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln818_344 = zext i13 %shl_ln818_197"   --->   Operation 1296 'zext' 'zext_ln818_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%shl_ln818_198 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read4494, i2 0"   --->   Operation 1297 'bitconcatenate' 'shl_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln818_345 = zext i11 %shl_ln818_198"   --->   Operation 1298 'zext' 'zext_ln818_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.75ns)   --->   "%sub_ln818_61 = sub i14 %zext_ln818_344, i14 %zext_ln818_345"   --->   Operation 1299 'sub' 'sub_ln818_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_61, i32 5, i32 13"   --->   Operation 1300 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i9 %mult_V_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1301 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln17_147 = zext i11 %sext_ln17_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1302 'zext' 'zext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.75ns)   --->   "%sub_ln1273_167 = sub i14 0, i14 %zext_ln818_344"   --->   Operation 1303 'sub' 'sub_ln1273_167' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i14 %sub_ln1273_167"   --->   Operation 1304 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read4494, i1 0"   --->   Operation 1305 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln1273_323 = zext i10 %shl_ln1273_168"   --->   Operation 1306 'zext' 'zext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.76ns)   --->   "%r_V_288 = sub i15 %sext_ln1273_64, i15 %zext_ln1273_323"   --->   Operation 1307 'sub' 'r_V_288' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln818_329 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_288, i32 5, i32 14"   --->   Operation 1308 'partselect' 'trunc_ln818_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (1.46ns)   --->   "%mul_ln818_183 = mul i13 %zext_ln818_342, i13 13"   --->   Operation 1309 'mul' 'mul_ln818_183' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln17_115 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_183, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1310 'partselect' 'trunc_ln17_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln17_148 = zext i8 %trunc_ln17_115" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1311 'zext' 'zext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%shl_ln818_199 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read4494, i3 0"   --->   Operation 1312 'bitconcatenate' 'shl_ln818_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln818_346 = zext i12 %shl_ln818_199"   --->   Operation 1313 'zext' 'zext_ln818_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln818_347 = zext i10 %shl_ln1273_168"   --->   Operation 1314 'zext' 'zext_ln818_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.74ns)   --->   "%add_ln818_99 = add i13 %zext_ln818_346, i13 %zext_ln818_347"   --->   Operation 1315 'add' 'add_ln818_99' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln17_116 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln818_99, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1316 'partselect' 'trunc_ln17_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln17_149 = zext i8 %trunc_ln17_116" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1317 'zext' 'zext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.75ns)   --->   "%add_ln818_100 = add i14 %zext_ln818_344, i14 %zext_ln818_343"   --->   Operation 1318 'add' 'add_ln818_100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_100, i32 5, i32 13"   --->   Operation 1319 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln1273_324 = zext i9 %p_read4595"   --->   Operation 1320 'zext' 'zext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln1273_325 = zext i9 %p_read4595"   --->   Operation 1321 'zext' 'zext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4595, i4 0"   --->   Operation 1322 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln1273_326 = zext i13 %shl_ln1273_169"   --->   Operation 1323 'zext' 'zext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.75ns)   --->   "%sub_ln1273_169 = sub i14 0, i14 %zext_ln1273_326"   --->   Operation 1324 'sub' 'sub_ln1273_169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i14 %sub_ln1273_169"   --->   Operation 1325 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read4595, i1 0"   --->   Operation 1326 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln1273_327 = zext i10 %shl_ln1273_170"   --->   Operation 1327 'zext' 'zext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.76ns)   --->   "%r_V_289 = sub i15 %sext_ln1273_65, i15 %zext_ln1273_327"   --->   Operation 1328 'sub' 'r_V_289' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln818_330 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_289, i32 5, i32 14"   --->   Operation 1329 'partselect' 'trunc_ln818_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i10 %trunc_ln818_330"   --->   Operation 1330 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (1.46ns)   --->   "%r_V_290 = mul i15 %zext_ln1273_324, i15 32745"   --->   Operation 1331 'mul' 'r_V_290' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%trunc_ln818_331 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_290, i32 5, i32 14"   --->   Operation 1332 'partselect' 'trunc_ln818_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (1.46ns)   --->   "%r_V_291 = mul i15 %zext_ln1273_324, i15 32749"   --->   Operation 1333 'mul' 'r_V_291' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln818_332 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_291, i32 5, i32 14"   --->   Operation 1334 'partselect' 'trunc_ln818_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln818_100 = sext i10 %trunc_ln818_332"   --->   Operation 1335 'sext' 'sext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (1.46ns)   --->   "%mul_ln818_184 = mul i13 %zext_ln1273_325, i13 13"   --->   Operation 1336 'mul' 'mul_ln818_184' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln17_117 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln818_184, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1337 'partselect' 'trunc_ln17_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln17_150 = zext i8 %trunc_ln17_117" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1338 'zext' 'zext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%shl_ln818_200 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read4595, i5 0"   --->   Operation 1339 'bitconcatenate' 'shl_ln818_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln818_349 = zext i14 %shl_ln818_200"   --->   Operation 1340 'zext' 'zext_ln818_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln818_201 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read4595, i2 0"   --->   Operation 1341 'bitconcatenate' 'shl_ln818_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln818_350 = zext i11 %shl_ln818_201"   --->   Operation 1342 'zext' 'zext_ln818_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.76ns)   --->   "%sub_ln818_62 = sub i15 %zext_ln818_349, i15 %zext_ln818_350"   --->   Operation 1343 'sub' 'sub_ln818_62' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln818_333 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_62, i32 5, i32 14"   --->   Operation 1344 'partselect' 'trunc_ln818_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln818_101 = sext i10 %trunc_ln818_333"   --->   Operation 1345 'sext' 'sext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln818_351 = zext i11 %sext_ln818_101"   --->   Operation 1346 'zext' 'zext_ln818_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (1.46ns)   --->   "%mul_ln818_185 = mul i15 %zext_ln1273_324, i15 35"   --->   Operation 1347 'mul' 'mul_ln818_185' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln17_118 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln818_185, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1348 'partselect' 'trunc_ln17_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln17_151 = zext i10 %trunc_ln17_118" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1349 'zext' 'zext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (1.46ns)   --->   "%r_V_292 = mul i15 %zext_ln1273_324, i15 32747"   --->   Operation 1350 'mul' 'r_V_292' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln818_334 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_292, i32 5, i32 14"   --->   Operation 1351 'partselect' 'trunc_ln818_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln70_114 = sext i10 %trunc_ln818_334" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1352 'sext' 'sext_ln70_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln818_352 = zext i9 %p_read4696"   --->   Operation 1353 'zext' 'zext_ln818_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (1.46ns)   --->   "%mul_ln818_186 = mul i14 %zext_ln818_352, i14 23"   --->   Operation 1354 'mul' 'mul_ln818_186' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_186, i32 5, i32 13"   --->   Operation 1355 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln1273_328 = zext i9 %p_read4696"   --->   Operation 1356 'zext' 'zext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read4696, i4 0"   --->   Operation 1357 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln1273_329 = zext i13 %shl_ln1273_171"   --->   Operation 1358 'zext' 'zext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.75ns)   --->   "%r_V_293 = sub i14 %zext_ln818_352, i14 %zext_ln1273_329"   --->   Operation 1359 'sub' 'r_V_293' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln818_335 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_293, i32 5, i32 13"   --->   Operation 1360 'partselect' 'trunc_ln818_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i9 %trunc_ln818_335"   --->   Operation 1361 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (1.46ns)   --->   "%r_V_294 = mul i15 %zext_ln1273_328, i15 32747"   --->   Operation 1362 'mul' 'r_V_294' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln818_336 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_294, i32 5, i32 14"   --->   Operation 1363 'partselect' 'trunc_ln818_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%shl_ln818_202 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read4696, i2 0"   --->   Operation 1364 'bitconcatenate' 'shl_ln818_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln818_353 = zext i11 %shl_ln818_202"   --->   Operation 1365 'zext' 'zext_ln818_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.75ns)   --->   "%sub_ln818_63 = sub i14 %zext_ln1273_329, i14 %zext_ln818_353"   --->   Operation 1366 'sub' 'sub_ln818_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_63, i32 5, i32 13"   --->   Operation 1367 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i9 %mult_V_38" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1368 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln17_153 = zext i11 %sext_ln17_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1369 'zext' 'zext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (1.46ns)   --->   "%mul_ln818_187 = mul i14 %zext_ln818_352, i14 27"   --->   Operation 1370 'mul' 'mul_ln818_187' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln17_119 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_187, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1371 'partselect' 'trunc_ln17_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln17_154 = zext i9 %trunc_ln17_119" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1372 'zext' 'zext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_698, i4 0"   --->   Operation 1373 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln1273_330 = zext i13 %shl_ln1273_172"   --->   Operation 1374 'zext' 'zext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.75ns)   --->   "%r_V_295 = sub i14 0, i14 %zext_ln1273_330"   --->   Operation 1375 'sub' 'r_V_295' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln818_337 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_295, i32 5, i32 13"   --->   Operation 1376 'partselect' 'trunc_ln818_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln818_103 = sext i9 %trunc_ln818_337"   --->   Operation 1377 'sext' 'sext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln818_354 = zext i9 %p_read_698"   --->   Operation 1378 'zext' 'zext_ln818_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (1.46ns)   --->   "%mul_ln818_188 = mul i14 %zext_ln818_354, i14 21"   --->   Operation 1379 'mul' 'mul_ln818_188' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln17_120 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln818_188, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1380 'partselect' 'trunc_ln17_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln17_156 = zext i9 %trunc_ln17_120" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1381 'zext' 'zext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln1273_331 = zext i9 %p_read_697"   --->   Operation 1382 'zext' 'zext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_697, i4 0"   --->   Operation 1383 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln1273_332 = zext i13 %shl_ln1273_173"   --->   Operation 1384 'zext' 'zext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.75ns)   --->   "%sub_ln1273_173 = sub i14 0, i14 %zext_ln1273_332"   --->   Operation 1385 'sub' 'sub_ln1273_173' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i14 %sub_ln1273_173"   --->   Operation 1386 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_697, i2 0"   --->   Operation 1387 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln1273_333 = zext i11 %shl_ln1273_174"   --->   Operation 1388 'zext' 'zext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.76ns)   --->   "%r_V_296 = sub i15 %sext_ln1273_66, i15 %zext_ln1273_333"   --->   Operation 1389 'sub' 'r_V_296' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln818_338 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_296, i32 5, i32 14"   --->   Operation 1390 'partselect' 'trunc_ln818_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i10 %trunc_ln818_338"   --->   Operation 1391 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.76ns)   --->   "%r_V_297 = sub i15 %sext_ln1273_66, i15 %zext_ln1273_331"   --->   Operation 1392 'sub' 'r_V_297' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln818_339 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_297, i32 5, i32 14"   --->   Operation 1393 'partselect' 'trunc_ln818_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln818_104 = sext i10 %trunc_ln818_339"   --->   Operation 1394 'sext' 'sext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln818_357 = zext i9 %p_read_697"   --->   Operation 1395 'zext' 'zext_ln818_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.75ns)   --->   "%sub_ln818_65 = sub i14 %zext_ln1273_332, i14 %zext_ln818_357"   --->   Operation 1396 'sub' 'sub_ln818_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln818_65, i32 5, i32 13"   --->   Operation 1397 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i9 %mult_V_40" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1398 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln17_157 = zext i11 %sext_ln17_32" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1399 'zext' 'zext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (1.46ns)   --->   "%r_V_298 = mul i15 %zext_ln1273_331, i15 32741"   --->   Operation 1400 'mul' 'r_V_298' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln818_340 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_298, i32 5, i32 14"   --->   Operation 1401 'partselect' 'trunc_ln818_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i10 %trunc_ln818_340"   --->   Operation 1402 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln1273_334 = zext i9 %p_read_696"   --->   Operation 1403 'zext' 'zext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln1273_335 = zext i9 %p_read_696"   --->   Operation 1404 'zext' 'zext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1405 [1/1] (1.46ns)   --->   "%r_V_299 = mul i16 %zext_ln1273_335, i16 65498"   --->   Operation 1405 'mul' 'r_V_299' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln818_341 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_299, i32 5, i32 15"   --->   Operation 1406 'partselect' 'trunc_ln818_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i11 %trunc_ln818_341"   --->   Operation 1407 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_696, i5 0"   --->   Operation 1408 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln1273_336 = zext i14 %shl_ln1273_175"   --->   Operation 1409 'zext' 'zext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_696, i1 0"   --->   Operation 1410 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln1273_337 = zext i10 %shl_ln1273_176"   --->   Operation 1411 'zext' 'zext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.76ns)   --->   "%r_V_300 = sub i15 %zext_ln1273_337, i15 %zext_ln1273_336"   --->   Operation 1412 'sub' 'r_V_300' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln818_342 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_300, i32 5, i32 14"   --->   Operation 1413 'partselect' 'trunc_ln818_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%shl_ln818_205 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_696, i4 0"   --->   Operation 1414 'bitconcatenate' 'shl_ln818_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln818_358 = zext i13 %shl_ln818_205"   --->   Operation 1415 'zext' 'zext_ln818_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln818_359 = zext i10 %shl_ln1273_176"   --->   Operation 1416 'zext' 'zext_ln818_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (0.75ns)   --->   "%add_ln818_101 = add i14 %zext_ln818_358, i14 %zext_ln818_359"   --->   Operation 1417 'add' 'add_ln818_101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln17_121 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln818_101, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1418 'partselect' 'trunc_ln17_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln17_158 = zext i9 %trunc_ln17_121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1419 'zext' 'zext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln818_206 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_696, i2 0"   --->   Operation 1420 'bitconcatenate' 'shl_ln818_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln818_360 = zext i11 %shl_ln818_206"   --->   Operation 1421 'zext' 'zext_ln818_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.76ns)   --->   "%sub_ln818_66 = sub i15 %zext_ln1273_336, i15 %zext_ln818_360"   --->   Operation 1422 'sub' 'sub_ln818_66' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_66, i32 5, i32 14"   --->   Operation 1423 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.76ns)   --->   "%r_V_301 = sub i15 %zext_ln1273_334, i15 %zext_ln1273_336"   --->   Operation 1424 'sub' 'r_V_301' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln818_343 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_301, i32 5, i32 14"   --->   Operation 1425 'partselect' 'trunc_ln818_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln818_106 = sext i10 %trunc_ln818_343"   --->   Operation 1426 'sext' 'sext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns)   --->   "%shl_ln818_207 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_696, i3 0"   --->   Operation 1427 'bitconcatenate' 'shl_ln818_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln818_361 = zext i12 %shl_ln818_207"   --->   Operation 1428 'zext' 'zext_ln818_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (0.76ns)   --->   "%add_ln818_102 = add i15 %zext_ln1273_336, i15 %zext_ln818_361"   --->   Operation 1429 'add' 'add_ln818_102' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln17_122 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln818_102, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1430 'partselect' 'trunc_ln17_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln17_160 = zext i10 %trunc_ln17_122" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1431 'zext' 'zext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (1.46ns)   --->   "%r_V_302 = mul i15 %zext_ln1273_334, i15 32739"   --->   Operation 1432 'mul' 'r_V_302' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln818_344 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_302, i32 5, i32 14"   --->   Operation 1433 'partselect' 'trunc_ln818_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1434 [1/1] (0.71ns)   --->   "%add_ln813 = add i9 %zext_ln17_10, i9 208"   --->   Operation 1434 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i9 %add_ln813"   --->   Operation 1435 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.71ns)   --->   "%add_ln813_340 = add i11 %zext_ln813, i11 %sext_ln818_58"   --->   Operation 1436 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i11 %add_ln813_340"   --->   Operation 1437 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_341 = add i12 %sext_ln813_180, i12 %zext_ln17_41"   --->   Operation 1438 'add' 'add_ln813_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1439 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_342 = add i12 %add_ln813_341, i12 %zext_ln17_70"   --->   Operation 1439 'add' 'add_ln813_342' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1440 [1/1] (0.72ns)   --->   "%add_ln813_343 = add i11 %sext_ln818_59, i11 %sext_ln818_65"   --->   Operation 1440 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.73ns)   --->   "%add_ln813_345 = add i12 %zext_ln17_108, i12 %sext_ln818_78"   --->   Operation 1441 'add' 'add_ln813_345' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.73ns)   --->   "%add_ln813_347 = add i12 %zext_ln17_95, i12 %zext_ln17_125"   --->   Operation 1442 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln813_70 = zext i12 %add_ln813_347"   --->   Operation 1443 'zext' 'zext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.74ns)   --->   "%add_ln813_348 = add i14 %zext_ln813_70, i14 %sext_ln1273_89"   --->   Operation 1444 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.72ns)   --->   "%add_ln813_350 = add i11 %sext_ln1273_83, i11 %sext_ln818_82"   --->   Operation 1445 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.71ns)   --->   "%add_ln813_352 = add i10 %sext_ln70_108, i10 %sext_ln70_111"   --->   Operation 1446 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i10 %add_ln813_352"   --->   Operation 1447 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.71ns)   --->   "%add_ln813_353 = add i10 %sext_ln1273_91, i10 %sext_ln818_91"   --->   Operation 1448 'add' 'add_ln813_353' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i10 %add_ln813_353"   --->   Operation 1449 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1450 [1/1] (0.72ns)   --->   "%add_ln813_354 = add i11 %sext_ln813_189, i11 %sext_ln813_188"   --->   Operation 1450 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i10 %add_ln813_357"   --->   Operation 1451 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.72ns)   --->   "%add_ln813_358 = add i11 %sext_ln813_81, i11 %zext_ln17_14"   --->   Operation 1452 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i11 %add_ln813_358"   --->   Operation 1453 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_359 = add i12 %sext_ln813_82, i12 %zext_ln17_26"   --->   Operation 1454 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln813_71 = zext i10 %add_ln813_360"   --->   Operation 1455 'zext' 'zext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_361 = add i12 %zext_ln813_71, i12 %add_ln813_359"   --->   Operation 1456 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i12 %add_ln813_361"   --->   Operation 1457 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_362 = add i13 %zext_ln818_220, i13 %sext_ln813_83"   --->   Operation 1458 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1459 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_363 = add i13 %add_ln813_362, i13 %sext_ln17_8"   --->   Operation 1459 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1460 [1/1] (0.71ns)   --->   "%add_ln813_365 = add i10 %zext_ln17_77, i10 %zext_ln17_86"   --->   Operation 1460 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.71ns)   --->   "%add_ln813_367 = add i10 %zext_ln17_90, i10 %zext_ln17_82"   --->   Operation 1461 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln813_73 = zext i10 %add_ln813_367"   --->   Operation 1462 'zext' 'zext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.73ns)   --->   "%add_ln813_368 = add i13 %zext_ln818_253, i13 %sext_ln818_69"   --->   Operation 1463 'add' 'add_ln813_368' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i13 %add_ln813_368"   --->   Operation 1464 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_369 = add i14 %sext_ln813_194, i14 %zext_ln1273_265"   --->   Operation 1465 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1466 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_370 = add i14 %add_ln813_369, i14 %zext_ln813_73"   --->   Operation 1466 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1467 [1/1] (0.71ns)   --->   "%add_ln813_372 = add i10 %zext_ln17_101, i10 %zext_ln17_144"   --->   Operation 1467 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.72ns)   --->   "%add_ln813_374 = add i11 %sext_ln818_88, i11 %sext_ln818_90"   --->   Operation 1468 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.72ns)   --->   "%add_ln813_377 = add i11 %sext_ln1273_68, i11 128"   --->   Operation 1469 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i11 %add_ln813_377"   --->   Operation 1470 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.71ns)   --->   "%add_ln813_378 = add i10 %zext_ln17_53, i10 %zext_ln17_71"   --->   Operation 1471 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln813_75 = zext i10 %add_ln813_378"   --->   Operation 1472 'zext' 'zext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.73ns)   --->   "%add_ln813_379 = add i12 %zext_ln813_75, i12 %sext_ln813_199"   --->   Operation 1473 'add' 'add_ln813_379' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.72ns)   --->   "%add_ln813_380 = add i11 %sext_ln818_63, i11 %zext_ln818_211"   --->   Operation 1474 'add' 'add_ln813_380' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.72ns)   --->   "%add_ln813_383 = add i11 %zext_ln17_96, i11 %zext_ln17_121"   --->   Operation 1475 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1476 [1/1] (0.71ns)   --->   "%add_ln813_385 = add i10 %zext_ln17_92, i10 %sext_ln818_68"   --->   Operation 1476 'add' 'add_ln813_385' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.71ns)   --->   "%add_ln813_388 = add i10 %zext_ln17_5, i10 960"   --->   Operation 1477 'add' 'add_ln813_388' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i10 %add_ln813_388"   --->   Operation 1478 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_389 = add i12 %sext_ln813_89, i12 %zext_ln17_13"   --->   Operation 1479 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln813_77 = zext i9 %add_ln813_390"   --->   Operation 1480 'zext' 'zext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.71ns)   --->   "%add_ln813_391 = add i10 %zext_ln813_77, i10 %zext_ln17_16"   --->   Operation 1481 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln813_78 = zext i10 %add_ln813_391"   --->   Operation 1482 'zext' 'zext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_392 = add i12 %zext_ln813_78, i12 %add_ln813_389"   --->   Operation 1483 'add' 'add_ln813_392' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i12 %add_ln813_392"   --->   Operation 1484 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1485 [1/1] (0.74ns)   --->   "%add_ln813_393 = add i13 %sext_ln813_90, i13 %zext_ln17_50"   --->   Operation 1485 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.71ns)   --->   "%add_ln813_394 = add i10 %zext_ln17_76, i10 %zext_ln17_84"   --->   Operation 1486 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.73ns)   --->   "%add_ln813_396 = add i12 %zext_ln818_238, i12 %zext_ln818_261"   --->   Operation 1487 'add' 'add_ln813_396' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.72ns)   --->   "%add_ln813_400 = add i11 %sext_ln17_13, i11 %sext_ln818_80"   --->   Operation 1488 'add' 'add_ln813_400' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.73ns)   --->   "%add_ln813_403 = add i12 %zext_ln17_126, i12 %zext_ln17_99"   --->   Operation 1489 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.73ns)   --->   "%add_ln813_405 = add i12 %zext_ln17_133, i12 %zext_ln17_147"   --->   Operation 1490 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln813_83 = zext i12 %add_ln813_405"   --->   Operation 1491 'zext' 'zext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.72ns)   --->   "%add_ln813_406 = add i11 %sext_ln818_85, i11 %sext_ln1273_95"   --->   Operation 1492 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i11 %add_ln813_406"   --->   Operation 1493 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.74ns)   --->   "%add_ln813_407 = add i14 %sext_ln813_209, i14 %zext_ln813_83"   --->   Operation 1494 'add' 'add_ln813_407' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_409 = add i12 %sext_ln1273_55, i12 176"   --->   Operation 1495 'add' 'add_ln813_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln813_84 = zext i11 %add_ln813_410"   --->   Operation 1496 'zext' 'zext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_411 = add i12 %add_ln813_409, i12 %zext_ln17_137"   --->   Operation 1497 'add' 'add_ln813_411' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln813_212 = sext i12 %add_ln813_411"   --->   Operation 1498 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.74ns)   --->   "%add_ln813_412 = add i13 %sext_ln813_212, i13 %zext_ln813_84"   --->   Operation 1499 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.74ns)   --->   "%add_ln813_413 = add i13 %zext_ln818_314, i13 %sext_ln818_50"   --->   Operation 1500 'add' 'add_ln813_413' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i13 %add_ln813_413"   --->   Operation 1501 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1502 [1/1] (0.73ns)   --->   "%add_ln813_414 = add i12 %zext_ln818_330, i12 %zext_ln818_351"   --->   Operation 1502 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln813_85 = zext i12 %add_ln813_414"   --->   Operation 1503 'zext' 'zext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.75ns)   --->   "%add_ln813_415 = add i14 %zext_ln813_85, i14 %sext_ln813_214"   --->   Operation 1504 'add' 'add_ln813_415' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.71ns)   --->   "%add_ln813_417 = add i10 %zext_ln17_1, i10 928"   --->   Operation 1505 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i10 %add_ln813_417"   --->   Operation 1506 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1507 [1/1] (0.72ns)   --->   "%add_ln813_418 = add i11 %sext_ln813_95, i11 %zext_ln17_8"   --->   Operation 1507 'add' 'add_ln813_418' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i11 %add_ln813_418"   --->   Operation 1508 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_419 = add i12 %sext_ln813_96, i12 %zext_ln17_21"   --->   Operation 1509 'add' 'add_ln813_419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1510 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_420 = add i12 %add_ln813_419, i12 %sext_ln1273_73"   --->   Operation 1510 'add' 'add_ln813_420' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1511 [1/1] (0.72ns)   --->   "%add_ln813_421 = add i11 %sext_ln1273_82, i11 %sext_ln1273_87"   --->   Operation 1511 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1512 [1/1] (0.72ns)   --->   "%add_ln813_427 = add i11 %sext_ln70, i11 1984"   --->   Operation 1512 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i11 %add_ln813_427"   --->   Operation 1513 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln813_223 = sext i11 %add_ln813_428"   --->   Operation 1514 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_429 = add i12 %sext_ln813_223, i12 %sext_ln813_222"   --->   Operation 1515 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1516 [1/1] (0.70ns)   --->   "%add_ln813_430 = add i9 %zext_ln17_109, i9 %zext_ln17_149"   --->   Operation 1516 'add' 'add_ln813_430' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln813_86 = zext i9 %add_ln813_430"   --->   Operation 1517 'zext' 'zext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1518 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_431 = add i12 %zext_ln813_86, i12 %add_ln813_429"   --->   Operation 1518 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1519 [1/1] (0.72ns)   --->   "%add_ln813_432 = add i11 %sext_ln818_57, i11 %sext_ln17_7"   --->   Operation 1519 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.72ns)   --->   "%add_ln813_433 = add i11 %sext_ln818_67, i11 %sext_ln818_83"   --->   Operation 1520 'add' 'add_ln813_433' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.71ns)   --->   "%add_ln813_436 = add i10 %sext_ln70_106, i10 %sext_ln818_86"   --->   Operation 1521 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.71ns)   --->   "%add_ln813_438 = add i10 %sext_ln70_112, i10 %sext_ln818_93"   --->   Operation 1522 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i10 %add_ln813_438"   --->   Operation 1523 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.71ns)   --->   "%add_ln813_439 = add i10 %sext_ln1273_101, i10 %sext_ln818_97"   --->   Operation 1524 'add' 'add_ln813_439' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i10 %add_ln813_439"   --->   Operation 1525 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1526 [1/1] (0.72ns)   --->   "%add_ln813_440 = add i11 %sext_ln813_232, i11 %sext_ln813_231"   --->   Operation 1526 'add' 'add_ln813_440' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln813_40 = zext i9 %add_ln813_443"   --->   Operation 1527 'zext' 'zext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_444 = add i12 %zext_ln17_25, i12 %zext_ln813_40"   --->   Operation 1528 'add' 'add_ln813_444' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln813_87 = zext i10 %add_ln813_446"   --->   Operation 1529 'zext' 'zext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1530 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_447 = add i12 %zext_ln813_87, i12 %add_ln813_444"   --->   Operation 1530 'add' 'add_ln813_447' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln813_41 = zext i12 %add_ln813_447"   --->   Operation 1531 'zext' 'zext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.74ns)   --->   "%add_ln813_448 = add i14 %zext_ln813_41, i14 %sext_ln17_12"   --->   Operation 1532 'add' 'add_ln813_448' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.72ns)   --->   "%add_ln813_449 = add i11 %zext_ln17_119, i11 %zext_ln17_143"   --->   Operation 1533 'add' 'add_ln813_449' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln813_88 = zext i11 %add_ln813_449"   --->   Operation 1534 'zext' 'zext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.71ns)   --->   "%add_ln813_450 = add i10 %zext_ln17_85, i10 %zext_ln17_100"   --->   Operation 1535 'add' 'add_ln813_450' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln813_89 = zext i10 %add_ln813_450"   --->   Operation 1536 'zext' 'zext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_451 = add i14 %zext_ln813_89, i14 %add_ln813_448"   --->   Operation 1537 'add' 'add_ln813_451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1538 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_452 = add i14 %add_ln813_451, i14 %zext_ln813_88"   --->   Operation 1538 'add' 'add_ln813_452' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1539 [1/1] (0.73ns)   --->   "%add_ln813_453 = add i12 %zext_ln17_134, i12 %zext_ln818_264"   --->   Operation 1539 'add' 'add_ln813_453' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln813_91 = zext i9 %add_ln813_454"   --->   Operation 1540 'zext' 'zext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.73ns)   --->   "%add_ln813_455 = add i12 %zext_ln813_91, i12 %zext_ln818_281"   --->   Operation 1541 'add' 'add_ln813_455' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.73ns)   --->   "%add_ln813_461 = add i12 %zext_ln17_4, i12 3984"   --->   Operation 1542 'add' 'add_ln813_461' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i12 %add_ln813_461"   --->   Operation 1543 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_462 = add i13 %zext_ln818_200, i13 %sext_ln813_239"   --->   Operation 1544 'add' 'add_ln813_462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i11 %add_ln813_463"   --->   Operation 1545 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_464 = add i13 %sext_ln813_240, i13 %add_ln813_462"   --->   Operation 1546 'add' 'add_ln813_464' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1547 [1/1] (0.73ns)   --->   "%add_ln813_465 = add i12 %sext_ln70_103, i12 %sext_ln818_64"   --->   Operation 1547 'add' 'add_ln813_465' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.71ns)   --->   "%add_ln813_467 = add i10 %zext_ln17_81, i10 %zext_ln17_98"   --->   Operation 1548 'add' 'add_ln813_467' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.71ns)   --->   "%add_ln813_469 = add i9 %trunc_ln17_106, i9 %zext_ln17_111"   --->   Operation 1549 'add' 'add_ln813_469' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.73ns)   --->   "%add_ln813_472 = add i13 %zext_ln17_138, i13 %sext_ln70_104"   --->   Operation 1550 'add' 'add_ln813_472' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.71ns)   --->   "%add_ln813_474 = add i10 %sext_ln818_103, i10 %zext_ln17_104"   --->   Operation 1551 'add' 'add_ln813_474' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i10 %add_ln813_474"   --->   Operation 1552 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.72ns)   --->   "%add_ln813_475 = add i11 %sext_ln813_245, i11 %sext_ln70_110"   --->   Operation 1553 'add' 'add_ln813_475' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.71ns)   --->   "%add_ln813_478 = add i10 %zext_ln17_1, i10 1008"   --->   Operation 1554 'add' 'add_ln813_478' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i10 %add_ln813_478"   --->   Operation 1555 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.72ns)   --->   "%add_ln813_479 = add i12 %sext_ln813_107, i12 %zext_ln17_19"   --->   Operation 1556 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i12 %add_ln813_479"   --->   Operation 1557 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.74ns)   --->   "%add_ln813_480 = add i13 %sext_ln813_108, i13 %zext_ln17_39"   --->   Operation 1558 'add' 'add_ln813_480' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln813_97 = zext i10 %add_ln813_481"   --->   Operation 1559 'zext' 'zext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.72ns)   --->   "%add_ln813_482 = add i11 %zext_ln813_97, i11 %zext_ln17_59"   --->   Operation 1560 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.71ns)   --->   "%add_ln813_485 = add i10 %zext_ln17_79, i10 %zext_ln17_89"   --->   Operation 1561 'add' 'add_ln813_485' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_487 = add i13 %zext_ln1273_280, i13 %sext_ln818_76"   --->   Operation 1562 'add' 'add_ln813_487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1563 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_488 = add i13 %add_ln813_487, i13 %zext_ln17_115"   --->   Operation 1563 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1564 [1/1] (0.72ns)   --->   "%add_ln813_491 = add i11 %sext_ln1273_105, i11 %sext_ln1273_99"   --->   Operation 1564 'add' 'add_ln813_491' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.73ns)   --->   "%add_ln813_494 = add i12 %sext_ln1273_72, i12 %zext_ln17_60"   --->   Operation 1565 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.73ns)   --->   "%add_ln813_497 = add i13 %zext_ln1273_289, i13 %sext_ln1273_80"   --->   Operation 1566 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.72ns)   --->   "%add_ln813_499 = add i11 %sext_ln818_96, i11 %sext_ln818_100"   --->   Operation 1567 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.71ns)   --->   "%add_ln813_501 = add i10 %sext_ln1273_96, i10 %sext_ln1273_104"   --->   Operation 1568 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i10 %add_ln813_501"   --->   Operation 1569 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1570 [1/1] (0.72ns)   --->   "%add_ln813_502 = add i11 %sext_ln813_258, i11 %sext_ln818_104"   --->   Operation 1570 'add' 'add_ln813_502' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.71ns)   --->   "%add_ln813_504 = add i10 %zext_ln17_3, i10 960"   --->   Operation 1571 'add' 'add_ln813_504' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i10 %add_ln813_504"   --->   Operation 1572 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_505 = add i13 %zext_ln17_22, i13 %sext_ln813_114"   --->   Operation 1573 'add' 'add_ln813_505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln813_101 = zext i10 %add_ln813_506"   --->   Operation 1574 'zext' 'zext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1575 [1/1] (0.72ns)   --->   "%add_ln813_507 = add i11 %zext_ln813_101, i11 %zext_ln17_31"   --->   Operation 1575 'add' 'add_ln813_507' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln813_102 = zext i11 %add_ln813_507"   --->   Operation 1576 'zext' 'zext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_508 = add i13 %zext_ln813_102, i13 %add_ln813_505"   --->   Operation 1577 'add' 'add_ln813_508' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i13 %add_ln813_508"   --->   Operation 1578 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1579 [1/1] (0.75ns)   --->   "%add_ln813_509 = add i14 %sext_ln813_115, i14 %zext_ln17_45"   --->   Operation 1579 'add' 'add_ln813_509' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (0.72ns)   --->   "%add_ln813_510 = add i11 %zext_ln17_74, i11 %zext_ln17_78"   --->   Operation 1580 'add' 'add_ln813_510' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1581 [1/1] (0.71ns)   --->   "%add_ln813_511 = add i10 %zext_ln17_61, i10 %zext_ln17_80"   --->   Operation 1581 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.73ns)   --->   "%add_ln813_514 = add i12 %zext_ln17_88, i12 %zext_ln70_164"   --->   Operation 1582 'add' 'add_ln813_514' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.70ns)   --->   "%add_ln813_515 = add i9 %zext_ln818_294, i9 %zext_ln818_302"   --->   Operation 1583 'add' 'add_ln813_515' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln813_106 = zext i9 %add_ln813_515"   --->   Operation 1584 'zext' 'zext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.72ns)   --->   "%add_ln813_516 = add i11 %zext_ln813_106, i11 %sext_ln17_7"   --->   Operation 1585 'add' 'add_ln813_516' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.70ns)   --->   "%add_ln813_520 = add i9 %zext_ln17_128, i9 %zext_ln17_148"   --->   Operation 1586 'add' 'add_ln813_520' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.73ns)   --->   "%add_ln813_522 = add i12 %zext_ln17_114, i12 %zext_ln17_120"   --->   Operation 1587 'add' 'add_ln813_522' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1588 [1/1] (0.72ns)   --->   "%add_ln813_523 = add i11 %sext_ln1273_106, i11 %sext_ln1273_92"   --->   Operation 1588 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i11 %add_ln813_528"   --->   Operation 1589 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1590 [1/1] (0.73ns)   --->   "%add_ln813_529 = add i12 %sext_ln813_121, i12 %zext_ln17_24"   --->   Operation 1590 'add' 'add_ln813_529' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i12 %add_ln813_529"   --->   Operation 1591 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_530 = add i13 %sext_ln813_122, i13 %zext_ln17_29"   --->   Operation 1592 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1593 [1/1] (0.71ns)   --->   "%add_ln813_531 = add i10 %zext_ln17_43, i10 %zext_ln17_55"   --->   Operation 1593 'add' 'add_ln813_531' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln813_109 = zext i10 %add_ln813_531"   --->   Operation 1594 'zext' 'zext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1595 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_532 = add i13 %zext_ln813_109, i13 %add_ln813_530"   --->   Operation 1595 'add' 'add_ln813_532' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1596 [1/1] (0.73ns)   --->   "%add_ln813_533 = add i12 %zext_ln818_261, i12 %zext_ln818_270"   --->   Operation 1596 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1597 [1/1] (0.72ns)   --->   "%add_ln813_535 = add i11 %sext_ln1273_79, i11 %sext_ln1273_85"   --->   Operation 1597 'add' 'add_ln813_535' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.71ns)   --->   "%add_ln813_537 = add i10 %zext_ln17_118, i10 %zext_ln17_129"   --->   Operation 1598 'add' 'add_ln813_537' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_542 = add i13 %zext_ln17_106, i13 %sext_ln1273_107"   --->   Operation 1599 'add' 'add_ln813_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1600 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_543 = add i13 %add_ln813_542, i13 %zext_ln818_337"   --->   Operation 1600 'add' 'add_ln813_543' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1601 [1/1] (0.72ns)   --->   "%add_ln813_544 = add i11 %sext_ln1273_93, i11 %sext_ln1273_97"   --->   Operation 1601 'add' 'add_ln813_544' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.71ns)   --->   "%add_ln813_545 = add i10 %sext_ln818_103, i10 %zext_ln17_112"   --->   Operation 1602 'add' 'add_ln813_545' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i12 %add_ln813_551"   --->   Operation 1603 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i11 %add_ln813_552"   --->   Operation 1604 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.74ns)   --->   "%add_ln813_553 = add i13 %sext_ln813_276, i13 %sext_ln813_275"   --->   Operation 1605 'add' 'add_ln813_553' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_554 = add i13 %zext_ln17_72, i13 %add_ln813_553"   --->   Operation 1606 'add' 'add_ln813_554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1607 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_555 = add i13 %add_ln813_554, i13 %zext_ln17_35"   --->   Operation 1607 'add' 'add_ln813_555' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1608 [1/1] (0.71ns)   --->   "%add_ln813_556 = add i10 %zext_ln17_43, i10 %zext_ln17_56"   --->   Operation 1608 'add' 'add_ln813_556' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln813_114 = zext i10 %add_ln813_556"   --->   Operation 1609 'zext' 'zext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_557 = add i13 %zext_ln818_214, i13 %sext_ln818_56"   --->   Operation 1610 'add' 'add_ln813_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1611 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_558 = add i13 %add_ln813_557, i13 %zext_ln813_114"   --->   Operation 1611 'add' 'add_ln813_558' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1612 [1/1] (0.71ns)   --->   "%add_ln813_560 = add i10 %zext_ln17_118, i10 %zext_ln17_103"   --->   Operation 1612 'add' 'add_ln813_560' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.73ns)   --->   "%add_ln813_562 = add i12 %zext_ln17_122, i12 %zext_ln17_133"   --->   Operation 1613 'add' 'add_ln813_562' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln813_116 = zext i12 %add_ln813_562"   --->   Operation 1614 'zext' 'zext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.74ns)   --->   "%add_ln813_563 = add i13 %zext_ln813_116, i13 %zext_ln17_113"   --->   Operation 1615 'add' 'add_ln813_563' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1616 [1/1] (0.72ns)   --->   "%add_ln813_565 = add i11 %sext_ln17_13, i11 %sext_ln1273_102"   --->   Operation 1616 'add' 'add_ln813_565' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [1/1] (0.71ns)   --->   "%add_ln813_567 = add i10 %sext_ln1273_94, i10 %sext_ln1273_98"   --->   Operation 1617 'add' 'add_ln813_567' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln813_43 = zext i11 %add_ln813_571"   --->   Operation 1618 'zext' 'zext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1619 [1/1] (0.73ns)   --->   "%add_ln813_572 = add i13 %sext_ln1273_51, i13 %zext_ln17_48"   --->   Operation 1619 'add' 'add_ln813_572' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i13 %add_ln813_572"   --->   Operation 1620 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_573 = add i14 %sext_ln813_286, i14 %zext_ln813_43"   --->   Operation 1621 'add' 'add_ln813_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1622 [1/1] (0.71ns)   --->   "%add_ln813_574 = add i9 %trunc_ln17_81, i9 %zext_ln17_87"   --->   Operation 1622 'add' 'add_ln813_574' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln813_118 = zext i9 %add_ln813_574"   --->   Operation 1623 'zext' 'zext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1624 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_575 = add i14 %zext_ln813_118, i14 %add_ln813_573"   --->   Operation 1624 'add' 'add_ln813_575' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1625 [1/1] (0.73ns)   --->   "%add_ln813_576 = add i13 %sext_ln1273_78, i13 %zext_ln818_290"   --->   Operation 1625 'add' 'add_ln813_576' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i13 %add_ln813_576"   --->   Operation 1626 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1627 [1/1] (0.75ns)   --->   "%add_ln813_577 = add i14 %sext_ln813_288, i14 %zext_ln17_69"   --->   Operation 1627 'add' 'add_ln813_577' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.71ns)   --->   "%add_ln813_579 = add i10 %zext_ln17_107, i10 %zext_ln17_123"   --->   Operation 1628 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_581 = add i12 %zext_ln17_150, i12 %zext_ln17_127"   --->   Operation 1629 'add' 'add_ln813_581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1630 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_582 = add i12 %add_ln813_581, i12 %zext_ln17_158"   --->   Operation 1630 'add' 'add_ln813_582' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1631 [1/1] (0.73ns)   --->   "%add_ln813_584 = add i12 %zext_ln17_153, i12 %zext_ln17_157"   --->   Operation 1631 'add' 'add_ln813_584' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln813_121 = zext i12 %add_ln813_584"   --->   Operation 1632 'zext' 'zext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.74ns)   --->   "%add_ln813_585 = add i13 %zext_ln813_121, i13 %zext_ln17_139"   --->   Operation 1633 'add' 'add_ln813_585' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.72ns)   --->   "%add_ln813_586 = add i11 %sext_ln1273_88, i11 %sext_ln1273_90"   --->   Operation 1634 'add' 'add_ln813_586' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.72ns)   --->   "%add_ln813_587 = add i11 %sext_ln818_87, i11 %sext_ln818_95"   --->   Operation 1635 'add' 'add_ln813_587' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1636 [1/1] (0.71ns)   --->   "%add_ln813_591 = add i10 %zext_ln17_9, i10 96"   --->   Operation 1636 'add' 'add_ln813_591' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln813_123 = zext i10 %add_ln813_591"   --->   Operation 1637 'zext' 'zext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_592 = add i12 %sext_ln1273_57, i12 %zext_ln813_123"   --->   Operation 1638 'add' 'add_ln813_592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1639 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_593 = add i12 %add_ln813_592, i12 %zext_ln17_28"   --->   Operation 1639 'add' 'add_ln813_593' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i12 %add_ln813_593"   --->   Operation 1640 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.72ns)   --->   "%add_ln813_594 = add i11 %sext_ln1273_67, i11 %sext_ln818_55"   --->   Operation 1641 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i11 %add_ln813_594"   --->   Operation 1642 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_595 = add i13 %sext_ln813_296, i13 %sext_ln813_295"   --->   Operation 1643 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i12 %add_ln813_596"   --->   Operation 1644 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_597 = add i13 %sext_ln813_297, i13 %add_ln813_595"   --->   Operation 1645 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1646 [1/1] (0.73ns)   --->   "%add_ln813_598 = add i12 %zext_ln17_63, i12 %zext_ln17_83"   --->   Operation 1646 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln813_124 = zext i12 %add_ln813_598"   --->   Operation 1647 'zext' 'zext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.74ns)   --->   "%add_ln813_599 = add i14 %zext_ln813_124, i14 %sext_ln1273_71"   --->   Operation 1648 'add' 'add_ln813_599' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.72ns)   --->   "%add_ln813_601 = add i11 %sext_ln818_61, i11 %sext_ln17_9"   --->   Operation 1649 'add' 'add_ln813_601' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.72ns)   --->   "%add_ln813_603 = add i11 %sext_ln1273_75, i11 %sext_ln1273_84"   --->   Operation 1650 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.71ns)   --->   "%add_ln813_604 = add i10 %sext_ln818_72, i10 %sext_ln1273_98"   --->   Operation 1651 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i10 %add_ln813_608"   --->   Operation 1652 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_609 = add i13 %zext_ln17_17, i13 %sext_ln813_134"   --->   Operation 1653 'add' 'add_ln813_609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1654 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_610 = add i13 %add_ln813_609, i13 %zext_ln818_194"   --->   Operation 1654 'add' 'add_ln813_610' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_611 = add i13 %zext_ln17_46, i13 %add_ln813_610"   --->   Operation 1655 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1656 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_612 = add i13 %add_ln813_611, i13 %zext_ln17_37"   --->   Operation 1656 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln813_307 = sext i13 %add_ln813_612"   --->   Operation 1657 'sext' 'sext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln813_125 = zext i11 %add_ln813_613"   --->   Operation 1658 'zext' 'zext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1659 [1/1] (0.73ns)   --->   "%add_ln813_614 = add i12 %zext_ln813_125, i12 %zext_ln1273_251"   --->   Operation 1659 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln813_126 = zext i12 %add_ln813_614"   --->   Operation 1660 'zext' 'zext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.75ns)   --->   "%add_ln813_615 = add i14 %zext_ln813_126, i14 %sext_ln813_307"   --->   Operation 1661 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_618 = add i13 %zext_ln70_160, i13 %sext_ln17_8"   --->   Operation 1662 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln813_127 = zext i9 %add_ln813_619"   --->   Operation 1663 'zext' 'zext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_620 = add i13 %zext_ln813_127, i13 %add_ln813_618"   --->   Operation 1664 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1665 [1/1] (0.72ns)   --->   "%add_ln813_623 = add i11 %sext_ln818_106, i11 %sext_ln818_89"   --->   Operation 1665 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln813_312 = sext i13 %add_ln813_627"   --->   Operation 1666 'sext' 'sext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln813_313 = sext i12 %add_ln813_628"   --->   Operation 1667 'sext' 'sext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.75ns)   --->   "%add_ln813_629 = add i14 %sext_ln813_313, i14 %sext_ln813_312"   --->   Operation 1668 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.72ns)   --->   "%add_ln813_630 = add i11 %zext_ln17_151, i11 %zext_ln17_160"   --->   Operation 1669 'add' 'add_ln813_630' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_632 = add i10 %zext_ln17_67, i10 %zext_ln17_154"   --->   Operation 1670 'add' 'add_ln813_632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1671 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_633 = add i10 %add_ln813_632, i10 %zext_ln17_43"   --->   Operation 1671 'add' 'add_ln813_633' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_635 = add i12 %zext_ln17_93, i12 %sext_ln818_62"   --->   Operation 1672 'add' 'add_ln813_635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1673 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_636 = add i12 %add_ln813_635, i12 %zext_ln17_156"   --->   Operation 1673 'add' 'add_ln813_636' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1674 [1/1] (0.71ns)   --->   "%add_ln813_637 = add i10 %sext_ln818_73, i10 %sext_ln70_107"   --->   Operation 1674 'add' 'add_ln813_637' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln813_316 = sext i10 %add_ln813_637"   --->   Operation 1675 'sext' 'sext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.72ns)   --->   "%add_ln813_638 = add i11 %sext_ln813_316, i11 %sext_ln70_102"   --->   Operation 1676 'add' 'add_ln813_638' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i10 %add_ln813_641"   --->   Operation 1677 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1678 [1/1] (0.72ns)   --->   "%add_ln813_642 = add i11 %sext_ln813_140, i11 %zext_ln17_18"   --->   Operation 1678 'add' 'add_ln813_642' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i11 %add_ln813_642"   --->   Operation 1679 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_643 = add i12 %sext_ln813_141, i12 %zext_ln17_42"   --->   Operation 1680 'add' 'add_ln813_643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln813_131 = zext i9 %add_ln813_644"   --->   Operation 1681 'zext' 'zext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.71ns)   --->   "%add_ln813_645 = add i10 %zext_ln813_131, i10 %zext_ln17_47"   --->   Operation 1682 'add' 'add_ln813_645' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln813_132 = zext i10 %add_ln813_645"   --->   Operation 1683 'zext' 'zext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1684 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_646 = add i12 %zext_ln813_132, i12 %add_ln813_643"   --->   Operation 1684 'add' 'add_ln813_646' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i12 %add_ln813_646"   --->   Operation 1685 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.74ns)   --->   "%add_ln813_647 = add i13 %sext_ln813_142, i13 %zext_ln17_58"   --->   Operation 1686 'add' 'add_ln813_647' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.71ns)   --->   "%add_ln813_648 = add i10 %zext_ln17_68, i10 %zext_ln17_94"   --->   Operation 1687 'add' 'add_ln813_648' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_649 = add i10 %zext_ln17_105, i10 %zext_ln17_124"   --->   Operation 1688 'add' 'add_ln813_649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1689 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_650 = add i10 %add_ln813_649, i10 %zext_ln17_97"   --->   Operation 1689 'add' 'add_ln813_650' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1690 [1/1] (0.71ns)   --->   "%add_ln813_652 = add i10 %zext_ln17_131, i10 %zext_ln17_64"   --->   Operation 1690 'add' 'add_ln813_652' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.72ns)   --->   "%add_ln813_653 = add i10 %zext_ln17_116, i10 %trunc_ln17_69"   --->   Operation 1691 'add' 'add_ln813_653' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1692 [1/1] (0.72ns)   --->   "%add_ln813_658 = add i11 %sext_ln70_113, i11 %sext_ln70_114"   --->   Operation 1692 'add' 'add_ln813_658' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln70_101 = sext i11 %trunc_ln818_238" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1693 'sext' 'sext_ln70_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln818_233 = zext i10 %mult_V_4"   --->   Operation 1694 'zext' 'zext_ln818_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln17_62 = zext i9 %trunc_ln17_54" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1695 'zext' 'zext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln17_65 = zext i9 %trunc_ln17_56" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1696 'zext' 'zext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i10 %trunc_ln818_265"   --->   Operation 1697 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i9 %trunc_ln818_267"   --->   Operation 1698 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln17_75 = zext i11 %trunc_ln17_66" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1699 'zext' 'zext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i10 %trunc_ln818_270"   --->   Operation 1700 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln17_91 = zext i8 %mult_V_s" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1701 'zext' 'zext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i9 %mult_V_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1702 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln17_102 = zext i11 %sext_ln17_17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1703 'zext' 'zext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i9 %trunc_ln818_299"   --->   Operation 1704 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln17_110 = zext i8 %mult_V_17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1705 'zext' 'zext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln818_310 = zext i8 %mult_V_19"   --->   Operation 1706 'zext' 'zext_ln818_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln17_117 = zext i9 %trunc_ln17_96" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1707 'zext' 'zext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln818_92 = sext i10 %trunc_ln818_317"   --->   Operation 1708 'sext' 'sext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i9 %mult_V_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1709 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln17_130 = zext i11 %sext_ln17_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1710 'zext' 'zext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln17_132 = zext i9 %trunc_ln17_107" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1711 'zext' 'zext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln17_136 = zext i9 %mult_V_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1712 'zext' 'zext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln17_140 = zext i8 %mult_V_33" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1713 'zext' 'zext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i10 %trunc_ln818_325"   --->   Operation 1714 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln17_141 = zext i9 %trunc_ln17_111" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1715 'zext' 'zext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln17_142 = zext i9 %trunc_ln17_111" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1716 'zext' 'zext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i9 %mult_V_34" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1717 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln17_145 = zext i11 %sext_ln17_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1718 'zext' 'zext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln17_146 = zext i9 %trunc_ln17_114" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1719 'zext' 'zext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln818_98 = sext i10 %trunc_ln818_329"   --->   Operation 1720 'sext' 'sext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln818_99 = sext i10 %trunc_ln818_329"   --->   Operation 1721 'sext' 'sext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln818_348 = zext i9 %mult_V_36"   --->   Operation 1722 'zext' 'zext_ln818_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i10 %trunc_ln818_331"   --->   Operation 1723 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln17_152 = zext i9 %mult_V_37" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1724 'zext' 'zext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln818_102 = sext i10 %trunc_ln818_336"   --->   Operation 1725 'sext' 'sext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1726 [1/1] (0.00ns)   --->   "%shl_ln818_203 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_698, i5 0"   --->   Operation 1726 'bitconcatenate' 'shl_ln818_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln818_355 = zext i14 %shl_ln818_203"   --->   Operation 1727 'zext' 'zext_ln818_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1728 [1/1] (0.00ns)   --->   "%shl_ln818_204 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_698, i2 0"   --->   Operation 1728 'bitconcatenate' 'shl_ln818_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln818_356 = zext i11 %shl_ln818_204"   --->   Operation 1729 'zext' 'zext_ln818_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1730 [1/1] (0.76ns)   --->   "%sub_ln818_64 = sub i15 %zext_ln818_355, i15 %zext_ln818_356"   --->   Operation 1730 'sub' 'sub_ln818_64' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln818_64, i32 5, i32 14"   --->   Operation 1731 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i10 %mult_V_39" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1732 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln17_155 = zext i11 %sext_ln17_31" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1733 'zext' 'zext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln818_105 = sext i10 %trunc_ln818_342"   --->   Operation 1734 'sext' 'sext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i10 %mult_V_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1735 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln17_159 = zext i11 %sext_ln17_33" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1736 'zext' 'zext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i10 %trunc_ln818_344"   --->   Operation 1737 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i12 %add_ln813_342"   --->   Operation 1738 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i11 %add_ln813_343"   --->   Operation 1739 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_344 = add i13 %sext_ln813_182, i13 %sext_ln813_181"   --->   Operation 1740 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i12 %add_ln813_345"   --->   Operation 1741 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1742 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_346 = add i13 %sext_ln813_183, i13 %add_ln813_344"   --->   Operation 1742 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i13 %add_ln813_346"   --->   Operation 1743 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i14 %add_ln813_348"   --->   Operation 1744 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_349 = add i15 %sext_ln813_185, i15 %sext_ln813_184"   --->   Operation 1745 'add' 'add_ln813_349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i11 %add_ln813_350"   --->   Operation 1746 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1747 [1/1] (0.73ns)   --->   "%add_ln813_351 = add i12 %sext_ln813_186, i12 %sext_ln818_71"   --->   Operation 1747 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i12 %add_ln813_351"   --->   Operation 1748 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i11 %add_ln813_354"   --->   Operation 1749 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1750 [1/1] (0.74ns)   --->   "%add_ln813_355 = add i13 %sext_ln813_190, i13 %sext_ln813_187"   --->   Operation 1750 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i13 %add_ln813_355"   --->   Operation 1751 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1752 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_356 = add i15 %sext_ln813_191, i15 %add_ln813_349"   --->   Operation 1752 'add' 'add_ln813_356' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_364 = add i13 %add_ln813_363, i13 %zext_ln17_62"   --->   Operation 1753 'add' 'add_ln813_364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln813_72 = zext i10 %add_ln813_365"   --->   Operation 1754 'zext' 'zext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_366 = add i13 %zext_ln813_72, i13 %add_ln813_364"   --->   Operation 1755 'add' 'add_ln813_366' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i13 %add_ln813_366"   --->   Operation 1756 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i14 %add_ln813_370"   --->   Operation 1757 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1758 [1/1] (0.76ns)   --->   "%add_ln813_371 = add i15 %sext_ln813_195, i15 %sext_ln813_193"   --->   Operation 1758 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln813_74 = zext i10 %add_ln813_372"   --->   Operation 1759 'zext' 'zext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_373 = add i15 %zext_ln813_74, i15 %add_ln813_371"   --->   Operation 1760 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i11 %add_ln813_374"   --->   Operation 1761 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1762 [1/1] (0.73ns)   --->   "%add_ln813_375 = add i13 %sext_ln813_196, i13 %zext_ln17_130"   --->   Operation 1762 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i13 %add_ln813_375"   --->   Operation 1763 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1764 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_376 = add i15 %sext_ln813_197, i15 %add_ln813_373"   --->   Operation 1764 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i12 %add_ln813_379"   --->   Operation 1765 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i11 %add_ln813_380"   --->   Operation 1766 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1767 [1/1] (0.73ns)   --->   "%add_ln813_381 = add i12 %sext_ln813_201, i12 %sext_ln70_101"   --->   Operation 1767 'add' 'add_ln813_381' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i12 %add_ln813_381"   --->   Operation 1768 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1769 [1/1] (0.74ns)   --->   "%add_ln813_382 = add i13 %sext_ln813_202, i13 %sext_ln813_200"   --->   Operation 1769 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i13 %add_ln813_382"   --->   Operation 1770 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln813_76 = zext i11 %add_ln813_383"   --->   Operation 1771 'zext' 'zext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_384 = add i14 %zext_ln813_76, i14 %sext_ln813_203"   --->   Operation 1772 'add' 'add_ln813_384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i10 %add_ln813_385"   --->   Operation 1773 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.72ns)   --->   "%add_ln813_386 = add i11 %sext_ln813_204, i11 %zext_ln17_142"   --->   Operation 1774 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i11 %add_ln813_386"   --->   Operation 1775 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_387 = add i14 %sext_ln813_205, i14 %add_ln813_384"   --->   Operation 1776 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i13 %add_ln813_393"   --->   Operation 1777 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln813_79 = zext i10 %add_ln813_394"   --->   Operation 1778 'zext' 'zext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.72ns)   --->   "%add_ln813_395 = add i11 %zext_ln813_79, i11 %zext_ln17_65"   --->   Operation 1779 'add' 'add_ln813_395' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln813_80 = zext i11 %add_ln813_395"   --->   Operation 1780 'zext' 'zext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln813_81 = zext i12 %add_ln813_396"   --->   Operation 1781 'zext' 'zext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/1] (0.75ns)   --->   "%add_ln813_397 = add i14 %zext_ln813_81, i14 %sext_ln813_91"   --->   Operation 1782 'add' 'add_ln813_397' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_398 = add i14 %add_ln813_397, i14 %zext_ln813_80"   --->   Operation 1783 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1784 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_399 = add i14 %add_ln813_398, i14 %zext_ln17_91"   --->   Operation 1784 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i14 %add_ln813_399"   --->   Operation 1785 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i11 %add_ln813_400"   --->   Operation 1786 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_401 = add i15 %sext_ln813_208, i15 %sext_ln813_207"   --->   Operation 1787 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1788 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_402 = add i15 %add_ln813_401, i15 %zext_ln17_110"   --->   Operation 1788 'add' 'add_ln813_402' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln813_213 = sext i13 %add_ln813_412"   --->   Operation 1789 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i14 %add_ln813_415"   --->   Operation 1790 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1791 [1/1] (0.76ns)   --->   "%add_ln813_416 = add i15 %sext_ln813_215, i15 %sext_ln813_213"   --->   Operation 1791 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln813_216 = sext i12 %add_ln813_420"   --->   Operation 1792 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln813_217 = sext i11 %add_ln813_421"   --->   Operation 1793 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_422 = add i13 %sext_ln813_217, i13 %sext_ln813_216"   --->   Operation 1794 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1795 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_423 = add i13 %add_ln813_422, i13 %sext_ln818_92"   --->   Operation 1795 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln813_218 = sext i13 %add_ln813_423"   --->   Operation 1796 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (0.72ns)   --->   "%add_ln813_424 = add i11 %sext_ln818_102, i11 %sext_ln818_84"   --->   Operation 1797 'add' 'add_ln813_424' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln813_219 = sext i11 %add_ln813_424"   --->   Operation 1798 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.73ns)   --->   "%add_ln813_425 = add i12 %sext_ln813_219, i12 %sext_ln818_99"   --->   Operation 1799 'add' 'add_ln813_425' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln813_220 = sext i12 %add_ln813_425"   --->   Operation 1800 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1801 [1/1] (0.75ns)   --->   "%add_ln813_426 = add i14 %sext_ln813_220, i14 %sext_ln813_218"   --->   Operation 1801 'add' 'add_ln813_426' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i12 %add_ln813_431"   --->   Operation 1802 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i11 %add_ln813_432"   --->   Operation 1803 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i11 %add_ln813_433"   --->   Operation 1804 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1805 [1/1] (0.73ns)   --->   "%add_ln813_434 = add i12 %sext_ln813_226, i12 %sext_ln813_225"   --->   Operation 1805 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i12 %add_ln813_434"   --->   Operation 1806 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1807 [1/1] (0.74ns)   --->   "%add_ln813_435 = add i13 %sext_ln813_227, i13 %sext_ln813_224"   --->   Operation 1807 'add' 'add_ln813_435' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i13 %add_ln813_435"   --->   Operation 1808 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i10 %add_ln813_436"   --->   Operation 1809 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1810 [1/1] (0.72ns)   --->   "%add_ln813_437 = add i11 %sext_ln813_229, i11 %sext_ln818_102"   --->   Operation 1810 'add' 'add_ln813_437' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i11 %add_ln813_437"   --->   Operation 1811 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i11 %add_ln813_440"   --->   Operation 1812 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1813 [1/1] (0.73ns)   --->   "%add_ln813_441 = add i12 %sext_ln813_233, i12 %sext_ln813_230"   --->   Operation 1813 'add' 'add_ln813_441' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i12 %add_ln813_441"   --->   Operation 1814 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (0.75ns)   --->   "%add_ln813_442 = add i14 %sext_ln813_234, i14 %sext_ln813_228"   --->   Operation 1815 'add' 'add_ln813_442' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i14 %add_ln813_452"   --->   Operation 1816 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln813_90 = zext i12 %add_ln813_453"   --->   Operation 1817 'zext' 'zext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln813_92 = zext i12 %add_ln813_455"   --->   Operation 1818 'zext' 'zext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1819 [1/1] (0.74ns)   --->   "%add_ln813_456 = add i13 %zext_ln813_92, i13 %zext_ln813_90"   --->   Operation 1819 'add' 'add_ln813_456' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln813_93 = zext i13 %add_ln813_456"   --->   Operation 1820 'zext' 'zext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1821 [1/1] (0.76ns)   --->   "%add_ln813_457 = add i15 %zext_ln813_93, i15 %sext_ln813_236"   --->   Operation 1821 'add' 'add_ln813_457' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_458 = add i15 %add_ln813_457, i15 %zext_ln17_152"   --->   Operation 1822 'add' 'add_ln813_458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1823 [1/1] (0.73ns)   --->   "%add_ln813_459 = add i13 %zext_ln17_155, i13 %sext_ln818_98"   --->   Operation 1823 'add' 'add_ln813_459' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i13 %add_ln813_459"   --->   Operation 1824 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1825 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_460 = add i15 %sext_ln813_237, i15 %add_ln813_458"   --->   Operation 1825 'add' 'add_ln813_460' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i13 %add_ln813_464"   --->   Operation 1826 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i12 %add_ln813_465"   --->   Operation 1827 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1828 [1/1] (0.75ns)   --->   "%add_ln813_466 = add i14 %sext_ln813_242, i14 %sext_ln813_241"   --->   Operation 1828 'add' 'add_ln813_466' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln813_94 = zext i10 %add_ln813_467"   --->   Operation 1829 'zext' 'zext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_468 = add i14 %zext_ln813_94, i14 %add_ln813_466"   --->   Operation 1830 'add' 'add_ln813_468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln813_95 = zext i9 %add_ln813_469"   --->   Operation 1831 'zext' 'zext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1832 [1/1] (0.71ns)   --->   "%add_ln813_470 = add i10 %zext_ln813_95, i10 %zext_ln17_117"   --->   Operation 1832 'add' 'add_ln813_470' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln813_96 = zext i10 %add_ln813_470"   --->   Operation 1833 'zext' 'zext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1834 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_471 = add i14 %zext_ln813_96, i14 %add_ln813_468"   --->   Operation 1834 'add' 'add_ln813_471' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i14 %add_ln813_471"   --->   Operation 1835 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i13 %add_ln813_472"   --->   Operation 1836 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_473 = add i14 %sext_ln813_244, i14 %zext_ln17_102"   --->   Operation 1837 'add' 'add_ln813_473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i11 %add_ln813_475"   --->   Operation 1838 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1839 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_476 = add i14 %sext_ln813_246, i14 %add_ln813_473"   --->   Operation 1839 'add' 'add_ln813_476' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i14 %add_ln813_476"   --->   Operation 1840 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/1] (0.76ns)   --->   "%add_ln813_477 = add i15 %sext_ln813_247, i15 %sext_ln813_243"   --->   Operation 1841 'add' 'add_ln813_477' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln813_98 = zext i11 %add_ln813_482"   --->   Operation 1842 'zext' 'zext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_483 = add i13 %zext_ln813_98, i13 %add_ln813_480"   --->   Operation 1843 'add' 'add_ln813_483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1844 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_484 = add i13 %add_ln813_483, i13 %sext_ln1273_77"   --->   Operation 1844 'add' 'add_ln813_484' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i13 %add_ln813_484"   --->   Operation 1845 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln813_99 = zext i10 %add_ln813_485"   --->   Operation 1846 'zext' 'zext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.75ns)   --->   "%add_ln813_486 = add i14 %zext_ln813_99, i14 %sext_ln813_249"   --->   Operation 1847 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i13 %add_ln813_488"   --->   Operation 1848 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_489 = add i14 %sext_ln813_250, i14 %add_ln813_486"   --->   Operation 1849 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1850 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_490 = add i14 %add_ln813_489, i14 %sext_ln1273_103"   --->   Operation 1850 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln813_100 = zext i11 %add_ln813_493"   --->   Operation 1851 'zext' 'zext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i12 %add_ln813_494"   --->   Operation 1852 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_495 = add i13 %sext_ln813_254, i13 %zext_ln813_100"   --->   Operation 1853 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1854 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_496 = add i13 %add_ln813_495, i13 %zext_ln818_310"   --->   Operation 1854 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i13 %add_ln813_496"   --->   Operation 1855 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i13 %add_ln813_497"   --->   Operation 1856 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (0.75ns)   --->   "%add_ln813_498 = add i14 %sext_ln813_256, i14 %sext_ln813_255"   --->   Operation 1857 'add' 'add_ln813_498' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i11 %add_ln813_499"   --->   Operation 1858 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_500 = add i14 %sext_ln813_257, i14 %add_ln813_498"   --->   Operation 1859 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i11 %add_ln813_502"   --->   Operation 1860 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_503 = add i14 %sext_ln813_259, i14 %add_ln813_500"   --->   Operation 1861 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%zext_ln813_103 = zext i11 %add_ln813_510"   --->   Operation 1862 'zext' 'zext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln813_104 = zext i10 %add_ln813_511"   --->   Operation 1863 'zext' 'zext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_512 = add i14 %zext_ln813_104, i14 %add_ln813_509"   --->   Operation 1864 'add' 'add_ln813_512' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1865 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_513 = add i14 %add_ln813_512, i14 %zext_ln813_103"   --->   Operation 1865 'add' 'add_ln813_513' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i14 %add_ln813_513"   --->   Operation 1866 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln813_105 = zext i12 %add_ln813_514"   --->   Operation 1867 'zext' 'zext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i11 %add_ln813_516"   --->   Operation 1868 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1869 [1/1] (0.74ns)   --->   "%add_ln813_517 = add i14 %sext_ln813_262, i14 %zext_ln813_105"   --->   Operation 1869 'add' 'add_ln813_517' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i14 %add_ln813_517"   --->   Operation 1870 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1871 [1/1] (0.76ns)   --->   "%add_ln813_518 = add i15 %sext_ln813_263, i15 %sext_ln813_261"   --->   Operation 1871 'add' 'add_ln813_518' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_519 = add i15 %add_ln813_518, i15 %zext_ln17_136"   --->   Operation 1872 'add' 'add_ln813_519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln813_107 = zext i9 %add_ln813_520"   --->   Operation 1873 'zext' 'zext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1874 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_521 = add i15 %zext_ln813_107, i15 %add_ln813_519"   --->   Operation 1874 'add' 'add_ln813_521' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln813_108 = zext i12 %add_ln813_522"   --->   Operation 1875 'zext' 'zext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i11 %add_ln813_523"   --->   Operation 1876 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1877 [1/1] (0.73ns)   --->   "%add_ln813_524 = add i12 %sext_ln813_265, i12 %sext_ln1273_100"   --->   Operation 1877 'add' 'add_ln813_524' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i12 %add_ln813_524"   --->   Operation 1878 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1879 [1/1] (0.74ns)   --->   "%add_ln813_525 = add i14 %sext_ln813_266, i14 %zext_ln813_108"   --->   Operation 1879 'add' 'add_ln813_525' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i13 %add_ln813_532"   --->   Operation 1880 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln813_110 = zext i12 %add_ln813_533"   --->   Operation 1881 'zext' 'zext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1882 [1/1] (0.75ns)   --->   "%add_ln813_534 = add i14 %zext_ln813_110, i14 %sext_ln813_123"   --->   Operation 1882 'add' 'add_ln813_534' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i14 %add_ln813_534"   --->   Operation 1883 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i11 %add_ln813_535"   --->   Operation 1884 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_536 = add i15 %sext_ln813_268, i15 %sext_ln813_124"   --->   Operation 1885 'add' 'add_ln813_536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln813_111 = zext i10 %add_ln813_537"   --->   Operation 1886 'zext' 'zext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1887 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_538 = add i15 %zext_ln813_111, i15 %add_ln813_536"   --->   Operation 1887 'add' 'add_ln813_538' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1888 [1/1] (0.71ns)   --->   "%add_ln813_539 = add i10 %zext_ln17_141, i10 %zext_ln17_146"   --->   Operation 1888 'add' 'add_ln813_539' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln813_112 = zext i10 %add_ln813_539"   --->   Operation 1889 'zext' 'zext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1890 [1/1] (0.72ns)   --->   "%add_ln813_540 = add i11 %zext_ln813_112, i11 %zext_ln17_132"   --->   Operation 1890 'add' 'add_ln813_540' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln813_113 = zext i11 %add_ln813_540"   --->   Operation 1891 'zext' 'zext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_541 = add i15 %zext_ln813_113, i15 %add_ln813_538"   --->   Operation 1892 'add' 'add_ln813_541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i13 %add_ln813_543"   --->   Operation 1893 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i11 %add_ln813_544"   --->   Operation 1894 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i10 %add_ln813_545"   --->   Operation 1895 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1896 [1/1] (0.73ns)   --->   "%add_ln813_546 = add i12 %sext_ln813_271, i12 %sext_ln813_270"   --->   Operation 1896 'add' 'add_ln813_546' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i12 %add_ln813_546"   --->   Operation 1897 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1898 [1/1] (0.75ns)   --->   "%add_ln813_547 = add i14 %sext_ln813_272, i14 %sext_ln813_269"   --->   Operation 1898 'add' 'add_ln813_547' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i14 %add_ln813_547"   --->   Operation 1899 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1900 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_548 = add i15 %sext_ln813_273, i15 %add_ln813_541"   --->   Operation 1900 'add' 'add_ln813_548' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i13 %add_ln813_555"   --->   Operation 1901 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln813_278 = sext i13 %add_ln813_558"   --->   Operation 1902 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_559 = add i14 %sext_ln813_278, i14 %sext_ln813_277"   --->   Operation 1903 'add' 'add_ln813_559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln813_115 = zext i10 %add_ln813_560"   --->   Operation 1904 'zext' 'zext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1905 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_561 = add i14 %zext_ln813_115, i14 %add_ln813_559"   --->   Operation 1905 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i14 %add_ln813_561"   --->   Operation 1906 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln813_117 = zext i13 %add_ln813_563"   --->   Operation 1907 'zext' 'zext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_564 = add i15 %zext_ln813_117, i15 %sext_ln813_279"   --->   Operation 1908 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i11 %add_ln813_565"   --->   Operation 1909 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1910 [1/1] (0.73ns)   --->   "%add_ln813_566 = add i12 %sext_ln813_280, i12 %sext_ln1273_76"   --->   Operation 1910 'add' 'add_ln813_566' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i12 %add_ln813_566"   --->   Operation 1911 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i10 %add_ln813_567"   --->   Operation 1912 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1913 [1/1] (0.72ns)   --->   "%add_ln813_568 = add i11 %sext_ln813_282, i11 %sext_ln818_105"   --->   Operation 1913 'add' 'add_ln813_568' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i11 %add_ln813_568"   --->   Operation 1914 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1915 [1/1] (0.74ns)   --->   "%add_ln813_569 = add i13 %sext_ln813_283, i13 %sext_ln813_281"   --->   Operation 1915 'add' 'add_ln813_569' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i13 %add_ln813_569"   --->   Operation 1916 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1917 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_570 = add i15 %sext_ln813_284, i15 %add_ln813_564"   --->   Operation 1917 'add' 'add_ln813_570' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i14 %add_ln813_575"   --->   Operation 1918 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i14 %add_ln813_577"   --->   Operation 1919 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1920 [1/1] (0.76ns)   --->   "%add_ln813_578 = add i15 %sext_ln813_289, i15 %sext_ln813_287"   --->   Operation 1920 'add' 'add_ln813_578' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln813_119 = zext i10 %add_ln813_579"   --->   Operation 1921 'zext' 'zext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_580 = add i15 %zext_ln813_119, i15 %add_ln813_578"   --->   Operation 1922 'add' 'add_ln813_580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln813_120 = zext i12 %add_ln813_582"   --->   Operation 1923 'zext' 'zext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1924 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_583 = add i15 %zext_ln813_120, i15 %add_ln813_580"   --->   Operation 1924 'add' 'add_ln813_583' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i15 %add_ln813_583"   --->   Operation 1925 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln813_122 = zext i13 %add_ln813_585"   --->   Operation 1926 'zext' 'zext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i11 %add_ln813_586"   --->   Operation 1927 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i11 %add_ln813_587"   --->   Operation 1928 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1929 [1/1] (0.73ns)   --->   "%add_ln813_588 = add i12 %sext_ln813_292, i12 %sext_ln813_291"   --->   Operation 1929 'add' 'add_ln813_588' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i12 %add_ln813_588"   --->   Operation 1930 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1931 [1/1] (0.75ns)   --->   "%add_ln813_589 = add i14 %sext_ln813_293, i14 %zext_ln813_122"   --->   Operation 1931 'add' 'add_ln813_589' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i14 %add_ln813_589"   --->   Operation 1932 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1933 [1/1] (0.77ns)   --->   "%add_ln813_590 = add i16 %sext_ln813_294, i16 %sext_ln813_290"   --->   Operation 1933 'add' 'add_ln813_590' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i13 %add_ln813_597"   --->   Operation 1934 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i14 %add_ln813_599"   --->   Operation 1935 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_600 = add i15 %sext_ln813_299, i15 %sext_ln813_298"   --->   Operation 1936 'add' 'add_ln813_600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i11 %add_ln813_601"   --->   Operation 1937 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.73ns)   --->   "%add_ln813_602 = add i13 %sext_ln813_300, i13 %zext_ln17_159"   --->   Operation 1938 'add' 'add_ln813_602' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i13 %add_ln813_602"   --->   Operation 1939 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln813_302 = sext i11 %add_ln813_603"   --->   Operation 1940 'sext' 'sext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln813_303 = sext i10 %add_ln813_604"   --->   Operation 1941 'sext' 'sext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1942 [1/1] (0.73ns)   --->   "%add_ln813_605 = add i12 %sext_ln813_303, i12 %sext_ln813_302"   --->   Operation 1942 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln813_304 = sext i12 %add_ln813_605"   --->   Operation 1943 'sext' 'sext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1944 [1/1] (0.75ns)   --->   "%add_ln813_606 = add i14 %sext_ln813_304, i14 %sext_ln813_301"   --->   Operation 1944 'add' 'add_ln813_606' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln813_305 = sext i14 %add_ln813_606"   --->   Operation 1945 'sext' 'sext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1946 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_607 = add i15 %sext_ln813_305, i15 %add_ln813_600"   --->   Operation 1946 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i14 %add_ln813_615"   --->   Operation 1947 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1948 [1/1] (0.76ns)   --->   "%add_ln813_616 = add i15 %sext_ln813_136, i15 %zext_ln17_75"   --->   Operation 1948 'add' 'add_ln813_616' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_617 = add i15 %add_ln813_616, i15 %zext_ln818_233"   --->   Operation 1949 'add' 'add_ln813_617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln813_308 = sext i13 %add_ln813_620"   --->   Operation 1950 'sext' 'sext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1951 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_621 = add i15 %sext_ln813_308, i15 %add_ln813_617"   --->   Operation 1951 'add' 'add_ln813_621' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_622 = add i15 %add_ln813_621, i15 %zext_ln17_140"   --->   Operation 1952 'add' 'add_ln813_622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln813_309 = sext i11 %add_ln813_623"   --->   Operation 1953 'sext' 'sext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1954 [1/1] (0.73ns)   --->   "%add_ln813_624 = add i13 %sext_ln813_309, i13 %zext_ln17_145"   --->   Operation 1954 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln813_310 = sext i13 %add_ln813_624"   --->   Operation 1955 'sext' 'sext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1956 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_625 = add i15 %sext_ln813_310, i15 %add_ln813_622"   --->   Operation 1956 'add' 'add_ln813_625' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln813_129 = zext i11 %add_ln813_630"   --->   Operation 1957 'zext' 'zext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_631 = add i14 %zext_ln813_129, i14 %add_ln813_629"   --->   Operation 1958 'add' 'add_ln813_631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln813_130 = zext i10 %add_ln813_633"   --->   Operation 1959 'zext' 'zext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1960 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_634 = add i14 %zext_ln813_130, i14 %add_ln813_631"   --->   Operation 1960 'add' 'add_ln813_634' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln813_314 = sext i14 %add_ln813_634"   --->   Operation 1961 'sext' 'sext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln813_315 = sext i12 %add_ln813_636"   --->   Operation 1962 'sext' 'sext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln813_317 = sext i11 %add_ln813_638"   --->   Operation 1963 'sext' 'sext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1964 [1/1] (0.74ns)   --->   "%add_ln813_639 = add i13 %sext_ln813_317, i13 %sext_ln813_315"   --->   Operation 1964 'add' 'add_ln813_639' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln813_318 = sext i13 %add_ln813_639"   --->   Operation 1965 'sext' 'sext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1966 [1/1] (0.76ns)   --->   "%add_ln813_640 = add i15 %sext_ln813_318, i15 %sext_ln813_314"   --->   Operation 1966 'add' 'add_ln813_640' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i13 %add_ln813_647"   --->   Operation 1967 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln813_133 = zext i10 %add_ln813_648"   --->   Operation 1968 'zext' 'zext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln813_134 = zext i10 %add_ln813_650"   --->   Operation 1969 'zext' 'zext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1970 [1/1] (0.72ns)   --->   "%add_ln813_651 = add i11 %zext_ln813_134, i11 %zext_ln813_133"   --->   Operation 1970 'add' 'add_ln813_651' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln813_135 = zext i11 %add_ln813_651"   --->   Operation 1971 'zext' 'zext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln813_136 = zext i10 %add_ln813_652"   --->   Operation 1972 'zext' 'zext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln813_137 = zext i10 %add_ln813_653"   --->   Operation 1973 'zext' 'zext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_654 = add i14 %zext_ln813_137, i14 %sext_ln813_143"   --->   Operation 1974 'add' 'add_ln813_654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1975 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_655 = add i14 %add_ln813_654, i14 %zext_ln813_136"   --->   Operation 1975 'add' 'add_ln813_655' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_656 = add i14 %add_ln813_655, i14 %zext_ln813_135"   --->   Operation 1976 'add' 'add_ln813_656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1977 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_657 = add i14 %add_ln813_656, i14 %zext_ln818_348"   --->   Operation 1977 'add' 'add_ln813_657' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln813_320 = sext i14 %add_ln813_657"   --->   Operation 1978 'sext' 'sext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln813_321 = sext i11 %add_ln813_658"   --->   Operation 1979 'sext' 'sext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_659 = add i15 %sext_ln813_321, i15 %sext_ln813_320"   --->   Operation 1980 'add' 'add_ln813_659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1981 [1/1] (0.72ns)   --->   "%add_ln813_660 = add i11 %sext_ln818_102, i11 %sext_ln813"   --->   Operation 1981 'add' 'add_ln813_660' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln813_322 = sext i11 %add_ln813_660"   --->   Operation 1982 'sext' 'sext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1983 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_661 = add i15 %sext_ln813_322, i15 %add_ln813_659"   --->   Operation 1983 'add' 'add_ln813_661' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 1984 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1984 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1985 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 341, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1985 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i15 %add_ln813_356"   --->   Operation 1986 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i15 %add_ln813_376"   --->   Operation 1987 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i14 %add_ln813_387"   --->   Operation 1988 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln813_82 = zext i12 %add_ln813_403"   --->   Operation 1989 'zext' 'zext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_404 = add i15 %zext_ln813_82, i15 %add_ln813_402"   --->   Operation 1990 'add' 'add_ln813_404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln813_210 = sext i14 %add_ln813_407"   --->   Operation 1991 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1992 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_408 = add i15 %sext_ln813_210, i15 %add_ln813_404"   --->   Operation 1992 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i15 %add_ln813_408"   --->   Operation 1993 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i14 %add_ln813_426"   --->   Operation 1994 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i14 %add_ln813_442"   --->   Operation 1995 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i15 %add_ln813_460"   --->   Operation 1996 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln813_248 = sext i15 %add_ln813_477"   --->   Operation 1997 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i14 %add_ln813_490"   --->   Operation 1998 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i11 %add_ln813_491"   --->   Operation 1999 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2000 [1/1] (0.76ns)   --->   "%add_ln813_492 = add i15 %sext_ln813_252, i15 %sext_ln813_251"   --->   Operation 2000 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i15 %add_ln813_492"   --->   Operation 2001 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i14 %add_ln813_503"   --->   Operation 2002 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i15 %add_ln813_521"   --->   Operation 2003 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i14 %add_ln813_525"   --->   Operation 2004 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2005 [1/1] (0.77ns)   --->   "%add_ln813_526 = add i16 %sext_ln813_267, i16 %sext_ln813_264"   --->   Operation 2005 'add' 'add_ln813_526' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i15 %add_ln813_548"   --->   Operation 2006 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i15 %add_ln813_570"   --->   Operation 2007 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln813_306 = sext i15 %add_ln813_607"   --->   Operation 2008 'sext' 'sext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln813_311 = sext i15 %add_ln813_625"   --->   Operation 2009 'sext' 'sext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln813_319 = sext i15 %add_ln813_640"   --->   Operation 2010 'sext' 'sext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %add_ln813_661" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 2011 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2012 [1/1] (0.00ns)   --->   "%newret = insertvalue i303 <undef>, i16 %sext_ln813_274"   --->   Operation 2012 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2013 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i303 %newret, i16 %sext_ln813_285"   --->   Operation 2013 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2014 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i303 %newret2, i16 %sext_ln813_211"   --->   Operation 2014 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2015 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i303 %newret4, i16 %sext_ln813_238"   --->   Operation 2015 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2016 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i303 %newret6, i16 %sext_ln813_253"   --->   Operation 2016 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2017 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i303 %newret8, i16 %sext_ln813_260"   --->   Operation 2017 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2018 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i303 %newret10, i16 %sext_ln813_221"   --->   Operation 2018 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2019 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i303 %newret12, i16 %sext_ln813_198"   --->   Operation 2019 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2020 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i303 %newret14, i16 %add_ln813_590"   --->   Operation 2020 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2021 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i303 %newret16, i16 %sext_ln813_306"   --->   Operation 2021 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2022 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i303 %newret18, i16 %sext_ln813_192"   --->   Operation 2022 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2023 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i303 %newret20, i16 %add_ln813_526"   --->   Operation 2023 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2024 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i303 %newret22, i16 %sext_ln813_235"   --->   Operation 2024 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2025 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i303 %newret24, i16 %sext_ln813_311"   --->   Operation 2025 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2026 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i303 %newret26, i16 %sext_ln813_206"   --->   Operation 2026 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2027 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i303 %newret28, i15 %add_ln813_416"   --->   Operation 2027 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2028 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i303 %newret30, i16 %sext_ln813_319"   --->   Operation 2028 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2029 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i303 %newret32, i16 %sext_ln68"   --->   Operation 2029 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2030 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i303 %newret34, i16 %sext_ln813_248"   --->   Operation 2030 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2031 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i303 %newret36"   --->   Operation 2031 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	wire read operation ('p_read3383', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read33' (firmware/nnet_utils/nnet_mult.h:70) [69]  (1.23 ns)
	'add' operation ('add_ln813_454') [1698]  (0.705 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'mul' operation ('mul_ln818_128') [458]  (1.46 ns)
	'add' operation ('add_ln813_446') [1684]  (0.797 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln1273_118') [482]  (0.765 ns)
	'sub' operation ('r.V') [486]  (0.775 ns)
	'add' operation ('add_ln813_494') [1767]  (0.735 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln813_588') [1931]  (0.735 ns)
	'add' operation ('add_ln813_589') [1933]  (0.755 ns)
	'add' operation ('add_ln813_590') [1935]  (0.775 ns)

 <State 5>: 0.775ns
The critical path consists of the following:
	'add' operation ('add_ln813_526') [1823]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
