Classic Timing Analyzer report for testing_lab1
Tue Feb  7 22:41:18 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                    ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.729 ns                         ; key[1]                                                                                                  ; ctrl:ctrlUnit|datain[7]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.051 ns                        ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[3]                   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.949 ns                        ; key[3]                                                                                                  ; ctrl:ctrlUnit|writeEnable ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 196.27 MHz ( period = 5.095 ns ) ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[7]   ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                         ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.787 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.787 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.787 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.787 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.787 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[8]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[5]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[6]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[7]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[4]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[3]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[2]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[1]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.99 MHz ( period = 4.525 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[0]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|address[1]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|address[2]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|address[3]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[8]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[5]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[6]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[7]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[4]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[3]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[2]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[1]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[0]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[8]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[5]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[6]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[7]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[4]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[3]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[2]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[1]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[0]                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|button                                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|address[0]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|address[1]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|address[2]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|address[3]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 234.41 MHz ( period = 4.266 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|address[1]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 234.41 MHz ( period = 4.266 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|address[2]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 234.41 MHz ( period = 4.266 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|address[3]                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|button                                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|button                                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[12]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[14]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[16]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[13]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[15]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[17]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[18]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[10]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[11]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|countClock[9]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 240.21 MHz ( period = 4.163 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|address[0]                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.963 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|address[0]                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[12]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[14]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[16]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[13]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[15]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[17]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[18]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[10]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[11]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|countClock[9]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[12]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[14]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[16]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[13]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[15]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[17]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[18]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[10]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[11]                                                                            ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|countClock[9]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; ctrl:ctrlUnit|countClock[7]                                                                             ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; ctrl:ctrlUnit|countClock[5]                                                                             ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[8]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[5]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[6]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[7]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[4]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[3]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[2]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[1]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|countClock[0]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[8]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[5]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[6]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[7]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[4]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[3]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[2]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[1]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; ctrl:ctrlUnit|countClock[10]                                                                            ; ctrl:ctrlUnit|countClock[0]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|address[1]                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|address[2]                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; ctrl:ctrlUnit|countClock[9]                                                                             ; ctrl:ctrlUnit|address[3]                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[8]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[5]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[6]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[7]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[4]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[3]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[2]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[1]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[11]                                                                            ; ctrl:ctrlUnit|countClock[0]                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; ctrl:ctrlUnit|countClock[6]                                                                             ; ctrl:ctrlUnit|writeEnable                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[0]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[1]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[2]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; ctrl:ctrlUnit|countClock[14]                                                                            ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; ctrl:ctrlUnit|countClock[16]                                                                            ; ctrl:ctrlUnit|datain[3]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; ctrl:ctrlUnit|countClock[16]                                                                            ; ctrl:ctrlUnit|datain[4]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; ctrl:ctrlUnit|countClock[16]                                                                            ; ctrl:ctrlUnit|datain[5]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; ctrl:ctrlUnit|countClock[16]                                                                            ; ctrl:ctrlUnit|datain[6]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; ctrl:ctrlUnit|countClock[16]                                                                            ; ctrl:ctrlUnit|datain[7]                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg0  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg1  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg2  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg3  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg4  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg5  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg6  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg7  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|writeEnable                                                                               ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; clock      ; clock    ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|address[0]                                                                                ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 0.994 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[2]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 0.927 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|address[3]                                                                                ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 0.733 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|address[2]                                                                                ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|address[1]                                                                                ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[3]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 0.687 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[1]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 0.686 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[4]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 0.686 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[0]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 0.676 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[5]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 0.676 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ctrl:ctrlUnit|datain[6]                                                                                 ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 0.676 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                         ;                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+--------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                           ; To Clock ;
+-------+--------------+------------+--------+------------------------------+----------+
; N/A   ; None         ; 6.729 ns   ; key[1] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A   ; None         ; 6.658 ns   ; key[1] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A   ; None         ; 6.587 ns   ; key[1] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A   ; None         ; 6.569 ns   ; key[1] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A   ; None         ; 6.569 ns   ; key[1] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A   ; None         ; 6.569 ns   ; key[1] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A   ; None         ; 6.516 ns   ; key[1] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A   ; None         ; 6.501 ns   ; key[1] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A   ; None         ; 6.501 ns   ; key[1] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A   ; None         ; 6.501 ns   ; key[1] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A   ; None         ; 6.501 ns   ; key[1] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A   ; None         ; 6.481 ns   ; key[2] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A   ; None         ; 6.481 ns   ; key[2] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A   ; None         ; 6.481 ns   ; key[2] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A   ; None         ; 6.465 ns   ; key[1] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A   ; None         ; 6.413 ns   ; key[2] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A   ; None         ; 6.377 ns   ; key[2] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A   ; None         ; 6.138 ns   ; key[1] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A   ; None         ; 6.050 ns   ; key[2] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A   ; None         ; 6.028 ns   ; key[1] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; key[2] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A   ; None         ; 5.678 ns   ; key[1] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A   ; None         ; 5.598 ns   ; key[2] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A   ; None         ; 4.840 ns   ; key[1] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A   ; None         ; 4.760 ns   ; key[2] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A   ; None         ; 3.357 ns   ; key[0] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A   ; None         ; 3.349 ns   ; key[3] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A   ; None         ; 3.286 ns   ; key[0] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A   ; None         ; 3.278 ns   ; key[3] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A   ; None         ; 3.215 ns   ; key[0] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A   ; None         ; 3.207 ns   ; key[3] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A   ; None         ; 3.144 ns   ; key[0] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A   ; None         ; 3.136 ns   ; key[3] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A   ; None         ; 3.073 ns   ; key[0] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A   ; None         ; 3.065 ns   ; key[3] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A   ; None         ; 3.051 ns   ; key[3] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A   ; None         ; 3.051 ns   ; key[3] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A   ; None         ; 3.051 ns   ; key[3] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A   ; None         ; 3.040 ns   ; key[0] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A   ; None         ; 3.040 ns   ; key[0] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A   ; None         ; 3.040 ns   ; key[0] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A   ; None         ; 3.002 ns   ; key[0] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A   ; None         ; 2.994 ns   ; key[3] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A   ; None         ; 2.983 ns   ; key[3] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A   ; None         ; 2.983 ns   ; key[3] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A   ; None         ; 2.972 ns   ; key[0] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A   ; None         ; 2.972 ns   ; key[0] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A   ; None         ; 2.947 ns   ; key[3] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A   ; None         ; 2.936 ns   ; key[0] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A   ; None         ; 2.620 ns   ; key[3] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A   ; None         ; 2.609 ns   ; key[0] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A   ; None         ; 2.506 ns   ; key[3] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A   ; None         ; 2.495 ns   ; key[0] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A   ; None         ; 2.156 ns   ; key[3] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A   ; None         ; 2.145 ns   ; key[0] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A   ; None         ; 1.318 ns   ; key[3] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A   ; None         ; 1.307 ns   ; key[0] ; ctrl:ctrlUnit|button         ; clock    ;
+-------+--------------+------------+--------+------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                    ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 12.051 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[3] ; clock      ;
; N/A   ; None         ; 12.051 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[3] ; clock      ;
; N/A   ; None         ; 12.051 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[3] ; clock      ;
; N/A   ; None         ; 12.051 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[3] ; clock      ;
; N/A   ; None         ; 12.051 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[3] ; clock      ;
; N/A   ; None         ; 11.714 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[2] ; clock      ;
; N/A   ; None         ; 11.714 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[2] ; clock      ;
; N/A   ; None         ; 11.714 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[2] ; clock      ;
; N/A   ; None         ; 11.714 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[2] ; clock      ;
; N/A   ; None         ; 11.714 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[2] ; clock      ;
; N/A   ; None         ; 11.706 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[5] ; clock      ;
; N/A   ; None         ; 11.706 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[5] ; clock      ;
; N/A   ; None         ; 11.706 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[5] ; clock      ;
; N/A   ; None         ; 11.706 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[5] ; clock      ;
; N/A   ; None         ; 11.706 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[5] ; clock      ;
; N/A   ; None         ; 11.698 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[1] ; clock      ;
; N/A   ; None         ; 11.698 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[1] ; clock      ;
; N/A   ; None         ; 11.698 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[1] ; clock      ;
; N/A   ; None         ; 11.698 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[1] ; clock      ;
; N/A   ; None         ; 11.698 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[1] ; clock      ;
; N/A   ; None         ; 11.532 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[6] ; clock      ;
; N/A   ; None         ; 11.532 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[6] ; clock      ;
; N/A   ; None         ; 11.532 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[6] ; clock      ;
; N/A   ; None         ; 11.532 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[6] ; clock      ;
; N/A   ; None         ; 11.532 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[6] ; clock      ;
; N/A   ; None         ; 11.509 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[4] ; clock      ;
; N/A   ; None         ; 11.509 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[4] ; clock      ;
; N/A   ; None         ; 11.509 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[4] ; clock      ;
; N/A   ; None         ; 11.509 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[4] ; clock      ;
; N/A   ; None         ; 11.509 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[4] ; clock      ;
; N/A   ; None         ; 11.479 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[3] ; clock      ;
; N/A   ; None         ; 11.479 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[3] ; clock      ;
; N/A   ; None         ; 11.479 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[3] ; clock      ;
; N/A   ; None         ; 11.479 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[3] ; clock      ;
; N/A   ; None         ; 11.479 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[3] ; clock      ;
; N/A   ; None         ; 11.466 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[4] ; clock      ;
; N/A   ; None         ; 11.466 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[4] ; clock      ;
; N/A   ; None         ; 11.466 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[4] ; clock      ;
; N/A   ; None         ; 11.466 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[4] ; clock      ;
; N/A   ; None         ; 11.466 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[4] ; clock      ;
; N/A   ; None         ; 11.464 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[6] ; clock      ;
; N/A   ; None         ; 11.464 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[6] ; clock      ;
; N/A   ; None         ; 11.464 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[6] ; clock      ;
; N/A   ; None         ; 11.464 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[6] ; clock      ;
; N/A   ; None         ; 11.464 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[6] ; clock      ;
; N/A   ; None         ; 11.442 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex5[0] ; clock      ;
; N/A   ; None         ; 11.442 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex5[0] ; clock      ;
; N/A   ; None         ; 11.442 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex5[0] ; clock      ;
; N/A   ; None         ; 11.442 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex5[0] ; clock      ;
; N/A   ; None         ; 11.442 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex5[0] ; clock      ;
; N/A   ; None         ; 11.165 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[0] ; clock      ;
; N/A   ; None         ; 11.165 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[0] ; clock      ;
; N/A   ; None         ; 11.165 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[0] ; clock      ;
; N/A   ; None         ; 11.165 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[0] ; clock      ;
; N/A   ; None         ; 11.165 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[0] ; clock      ;
; N/A   ; None         ; 11.131 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[5] ; clock      ;
; N/A   ; None         ; 11.131 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[5] ; clock      ;
; N/A   ; None         ; 11.131 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[5] ; clock      ;
; N/A   ; None         ; 11.131 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[5] ; clock      ;
; N/A   ; None         ; 11.131 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[5] ; clock      ;
; N/A   ; None         ; 11.122 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[2] ; clock      ;
; N/A   ; None         ; 11.122 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[2] ; clock      ;
; N/A   ; None         ; 11.122 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[2] ; clock      ;
; N/A   ; None         ; 11.122 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[2] ; clock      ;
; N/A   ; None         ; 11.122 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[2] ; clock      ;
; N/A   ; None         ; 11.079 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg       ; hex4[1] ; clock      ;
; N/A   ; None         ; 11.079 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg0 ; hex4[1] ; clock      ;
; N/A   ; None         ; 11.079 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg1 ; hex4[1] ; clock      ;
; N/A   ; None         ; 11.079 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg2 ; hex4[1] ; clock      ;
; N/A   ; None         ; 11.079 ns  ; raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_address_reg3 ; hex4[1] ; clock      ;
; N/A   ; None         ; 8.248 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[5] ; clock      ;
; N/A   ; None         ; 8.242 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[0] ; clock      ;
; N/A   ; None         ; 8.060 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[5] ; clock      ;
; N/A   ; None         ; 8.052 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[0] ; clock      ;
; N/A   ; None         ; 8.036 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[5] ; clock      ;
; N/A   ; None         ; 7.998 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[0] ; clock      ;
; N/A   ; None         ; 7.765 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[5] ; clock      ;
; N/A   ; None         ; 7.757 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[0] ; clock      ;
; N/A   ; None         ; 7.687 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[1] ; clock      ;
; N/A   ; None         ; 7.655 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[3] ; clock      ;
; N/A   ; None         ; 7.650 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[4] ; clock      ;
; N/A   ; None         ; 7.640 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[6] ; clock      ;
; N/A   ; None         ; 7.636 ns   ; ctrl:ctrlUnit|address[2]                                                                                ; hex6[2] ; clock      ;
; N/A   ; None         ; 7.497 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[1] ; clock      ;
; N/A   ; None         ; 7.473 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[1] ; clock      ;
; N/A   ; None         ; 7.472 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[2] ; clock      ;
; N/A   ; None         ; 7.465 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[3] ; clock      ;
; N/A   ; None         ; 7.460 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[4] ; clock      ;
; N/A   ; None         ; 7.444 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[2] ; clock      ;
; N/A   ; None         ; 7.443 ns   ; ctrl:ctrlUnit|address[0]                                                                                ; hex6[6] ; clock      ;
; N/A   ; None         ; 7.440 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[3] ; clock      ;
; N/A   ; None         ; 7.435 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[4] ; clock      ;
; N/A   ; None         ; 7.425 ns   ; ctrl:ctrlUnit|address[1]                                                                                ; hex6[6] ; clock      ;
; N/A   ; None         ; 7.202 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[1] ; clock      ;
; N/A   ; None         ; 7.181 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[2] ; clock      ;
; N/A   ; None         ; 7.170 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[3] ; clock      ;
; N/A   ; None         ; 7.164 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[4] ; clock      ;
; N/A   ; None         ; 7.158 ns   ; ctrl:ctrlUnit|address[3]                                                                                ; hex6[6] ; clock      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+--------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                           ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------+----------+
; N/A           ; None        ; -0.949 ns ; key[3] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A           ; None        ; -0.952 ns ; key[0] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A           ; None        ; -1.004 ns ; key[0] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A           ; None        ; -1.015 ns ; key[3] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A           ; None        ; -1.077 ns ; key[0] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A           ; None        ; -1.088 ns ; key[3] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A           ; None        ; -1.277 ns ; key[0] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A           ; None        ; -1.278 ns ; key[0] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A           ; None        ; -1.288 ns ; key[3] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A           ; None        ; -1.289 ns ; key[3] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A           ; None        ; -1.413 ns ; key[3] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A           ; None        ; -1.421 ns ; key[0] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A           ; None        ; -1.680 ns ; key[0] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A           ; None        ; -1.685 ns ; key[3] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A           ; None        ; -1.691 ns ; key[3] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A           ; None        ; -1.693 ns ; key[0] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A           ; None        ; -1.915 ns ; key[0] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A           ; None        ; -1.926 ns ; key[3] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A           ; None        ; -1.940 ns ; key[0] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; key[0] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; key[0] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; key[0] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; key[0] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; key[0] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A           ; None        ; -1.951 ns ; key[3] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A           ; None        ; -1.951 ns ; key[3] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A           ; None        ; -1.951 ns ; key[3] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A           ; None        ; -1.951 ns ; key[3] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A           ; None        ; -1.951 ns ; key[3] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A           ; None        ; -1.951 ns ; key[3] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A           ; None        ; -2.265 ns ; key[0] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A           ; None        ; -2.276 ns ; key[3] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A           ; None        ; -3.913 ns ; key[2] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A           ; None        ; -4.325 ns ; key[1] ; ctrl:ctrlUnit|writeEnable    ; clock    ;
; N/A           ; None        ; -4.383 ns ; key[2] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A           ; None        ; -4.452 ns ; key[2] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A           ; None        ; -4.530 ns ; key[2] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A           ; None        ; -4.532 ns ; key[1] ; ctrl:ctrlUnit|address[3]     ; clock    ;
; N/A           ; None        ; -4.610 ns ; key[1] ; ctrl:ctrlUnit|button         ; clock    ;
; N/A           ; None        ; -4.655 ns ; key[2] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A           ; None        ; -4.725 ns ; key[2] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A           ; None        ; -4.726 ns ; key[2] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A           ; None        ; -4.793 ns ; key[1] ; ctrl:ctrlUnit|datain[7]      ; clock    ;
; N/A           ; None        ; -4.805 ns ; key[1] ; ctrl:ctrlUnit|address[1]     ; clock    ;
; N/A           ; None        ; -4.806 ns ; key[1] ; ctrl:ctrlUnit|address[2]     ; clock    ;
; N/A           ; None        ; -5.038 ns ; key[2] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A           ; None        ; -5.065 ns ; key[1] ; ctrl:ctrlUnit|datain[4]      ; clock    ;
; N/A           ; None        ; -5.109 ns ; key[2] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A           ; None        ; -5.133 ns ; key[2] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A           ; None        ; -5.189 ns ; key[2] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A           ; None        ; -5.189 ns ; key[2] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A           ; None        ; -5.189 ns ; key[2] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A           ; None        ; -5.189 ns ; key[2] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A           ; None        ; -5.213 ns ; key[1] ; ctrl:ctrlUnit|address[0]     ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A           ; None        ; -5.368 ns ; key[2] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[12] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[14] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[16] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[13] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[15] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[17] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[18] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[10] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[11] ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|countClock[9]  ; clock    ;
; N/A           ; None        ; -5.448 ns ; key[1] ; ctrl:ctrlUnit|datain[5]      ; clock    ;
; N/A           ; None        ; -5.473 ns ; key[1] ; ctrl:ctrlUnit|datain[0]      ; clock    ;
; N/A           ; None        ; -5.473 ns ; key[1] ; ctrl:ctrlUnit|datain[1]      ; clock    ;
; N/A           ; None        ; -5.473 ns ; key[1] ; ctrl:ctrlUnit|datain[2]      ; clock    ;
; N/A           ; None        ; -5.473 ns ; key[1] ; ctrl:ctrlUnit|datain[3]      ; clock    ;
; N/A           ; None        ; -5.473 ns ; key[1] ; ctrl:ctrlUnit|datain[6]      ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A           ; None        ; -5.718 ns ; key[2] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[8]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[5]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[6]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[7]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[4]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[3]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[2]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[1]  ; clock    ;
; N/A           ; None        ; -5.798 ns ; key[1] ; ctrl:ctrlUnit|countClock[0]  ; clock    ;
+---------------+-------------+-----------+--------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Feb  7 22:41:17 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c testing_lab1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 196.27 MHz between source memory "raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg" and destination register "ctrl:ctrlUnit|datain[7]" (period= 5.095 ns)
    Info: + Longest memory to register delay is 4.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 8; MEM Node = 'raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 9; MEM Node = 'raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|q_a[0]'
        Info: 3: + IC(0.443 ns) + CELL(0.414 ns) = 3.850 ns; Loc. = LCCOMB_X51_Y22_N12; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[0]~218'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 4.009 ns; Loc. = LCCOMB_X51_Y22_N14; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[1]~220'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.080 ns; Loc. = LCCOMB_X51_Y22_N16; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[2]~222'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.151 ns; Loc. = LCCOMB_X51_Y22_N18; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[3]~224'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.222 ns; Loc. = LCCOMB_X51_Y22_N20; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[4]~226'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.293 ns; Loc. = LCCOMB_X51_Y22_N22; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[5]~229'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.364 ns; Loc. = LCCOMB_X51_Y22_N24; Fanout = 1; COMB Node = 'ctrl:ctrlUnit|datain[6]~231'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.774 ns; Loc. = LCCOMB_X51_Y22_N26; Fanout = 1; COMB Node = 'ctrl:ctrlUnit|datain[7]~232'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.858 ns; Loc. = LCFF_X51_Y22_N27; Fanout = 1; REG Node = 'ctrl:ctrlUnit|datain[7]'
        Info: Total cell delay = 4.415 ns ( 90.88 % )
        Info: Total interconnect delay = 0.443 ns ( 9.12 % )
    Info: - Smallest clock skew is -0.064 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.667 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X51_Y22_N27; Fanout = 1; REG Node = 'ctrl:ctrlUnit|datain[7]'
            Info: Total cell delay = 1.536 ns ( 57.59 % )
            Info: Total interconnect delay = 1.131 ns ( 42.41 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.731 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.731 ns; Loc. = M4K_X52_Y22; Fanout = 8; MEM Node = 'raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 1.660 ns ( 60.78 % )
            Info: Total interconnect delay = 1.071 ns ( 39.22 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "ctrl:ctrlUnit|datain[7]" (data pin = "key[1]", clock pin = "clock") is 6.729 ns
    Info: + Longest pin to register delay is 9.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F18; Fanout = 6; PIN Node = 'key[1]'
        Info: 2: + IC(5.295 ns) + CELL(0.388 ns) = 6.503 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 14; COMB Node = 'ctrl:ctrlUnit|Equal3~37'
        Info: 3: + IC(1.576 ns) + CELL(0.504 ns) = 8.583 ns; Loc. = LCCOMB_X51_Y22_N14; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[1]~220'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.654 ns; Loc. = LCCOMB_X51_Y22_N16; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[2]~222'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.725 ns; Loc. = LCCOMB_X51_Y22_N18; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[3]~224'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.796 ns; Loc. = LCCOMB_X51_Y22_N20; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[4]~226'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.867 ns; Loc. = LCCOMB_X51_Y22_N22; Fanout = 2; COMB Node = 'ctrl:ctrlUnit|datain[5]~229'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.938 ns; Loc. = LCCOMB_X51_Y22_N24; Fanout = 1; COMB Node = 'ctrl:ctrlUnit|datain[6]~231'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 9.348 ns; Loc. = LCCOMB_X51_Y22_N26; Fanout = 1; COMB Node = 'ctrl:ctrlUnit|datain[7]~232'
        Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.432 ns; Loc. = LCFF_X51_Y22_N27; Fanout = 1; REG Node = 'ctrl:ctrlUnit|datain[7]'
        Info: Total cell delay = 2.561 ns ( 27.15 % )
        Info: Total interconnect delay = 6.871 ns ( 72.85 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X51_Y22_N27; Fanout = 1; REG Node = 'ctrl:ctrlUnit|datain[7]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
Info: tco from clock "clock" to destination pin "hex4[3]" through memory "raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg" is 12.051 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.731 ns; Loc. = M4K_X52_Y22; Fanout = 8; MEM Node = 'raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.660 ns ( 60.78 % )
        Info: Total interconnect delay = 1.071 ns ( 39.22 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 9.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 8; MEM Node = 'raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 9; MEM Node = 'raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_o861:auto_generated|q_a[1]'
        Info: 3: + IC(0.810 ns) + CELL(0.420 ns) = 4.223 ns; Loc. = LCCOMB_X51_Y21_N28; Fanout = 1; COMB Node = 'hexdecoder:hexdec6|Mux3~17'
        Info: 4: + IC(2.100 ns) + CELL(2.788 ns) = 9.111 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'hex4[3]'
        Info: Total cell delay = 6.201 ns ( 68.06 % )
        Info: Total interconnect delay = 2.910 ns ( 31.94 % )
Info: th for register "ctrl:ctrlUnit|writeEnable" (data pin = "key[3]", clock pin = "clock") is -0.949 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X50_Y23_N9; Fanout = 2; REG Node = 'ctrl:ctrlUnit|writeEnable'
        Info: Total cell delay = 1.536 ns ( 57.70 % )
        Info: Total interconnect delay = 1.126 ns ( 42.30 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'key[3]'
        Info: 2: + IC(1.737 ns) + CELL(0.413 ns) = 3.129 ns; Loc. = LCCOMB_X50_Y23_N0; Fanout = 1; COMB Node = 'ctrl:ctrlUnit|writeEnable~87'
        Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 3.793 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 1; COMB Node = 'ctrl:ctrlUnit|writeEnable~88'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.877 ns; Loc. = LCFF_X50_Y23_N9; Fanout = 2; REG Node = 'ctrl:ctrlUnit|writeEnable'
        Info: Total cell delay = 1.896 ns ( 48.90 % )
        Info: Total interconnect delay = 1.981 ns ( 51.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Tue Feb  7 22:41:18 2012
    Info: Elapsed time: 00:00:01


