$date
	Sun Feb 01 19:11:08 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_axi_lite $end
$var wire 1 ! wready $end
$var wire 1 " rvalid $end
$var wire 32 # rdata [31:0] $end
$var wire 1 $ bvalid $end
$var wire 1 % awready $end
$var wire 1 & arready $end
$var reg 32 ' araddr [31:0] $end
$var reg 1 ( arvalid $end
$var reg 32 ) awaddr [31:0] $end
$var reg 1 * awvalid $end
$var reg 1 + bready $end
$var reg 1 , clk $end
$var reg 1 - rready $end
$var reg 1 . rst $end
$var reg 32 / wdata [31:0] $end
$var reg 1 0 wvalid $end
$scope module dut $end
$var wire 32 1 araddr [31:0] $end
$var wire 1 ( arvalid $end
$var wire 32 2 awaddr [31:0] $end
$var wire 1 * awvalid $end
$var wire 1 + bready $end
$var wire 1 , clk $end
$var wire 1 - rready $end
$var wire 1 . rst $end
$var wire 32 3 wdata [31:0] $end
$var wire 1 0 wvalid $end
$var reg 1 & arready $end
$var reg 1 % awready $end
$var reg 1 $ bvalid $end
$var reg 32 4 rdata [31:0] $end
$var reg 32 5 reg0 [31:0] $end
$var reg 1 " rvalid $end
$var reg 1 ! wready $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 5
bx 4
bx 3
bx 2
bx 1
x0
bx /
1.
x-
0,
x+
x*
bx )
x(
bx '
x&
x%
x$
bx #
x"
x!
$end
#5
b0 5
0"
0&
0$
0!
0%
1,
#10
0,
#15
1,
#20
0,
1+
10
b11011110101011011011111011101111 /
b11011110101011011011111011101111 3
1*
b0 )
b0 2
0.
#25
1$
b11011110101011011011111011101111 5
1!
1%
1,
#30
0,
#35
0!
0%
1,
#40
0,
1-
1(
b0 '
b0 1
00
0*
#45
1"
b11011110101011011011111011101111 #
b11011110101011011011111011101111 4
1&
0$
1,
#50
0,
#55
0&
0"
1,
#60
0,
#65
1"
1&
1,
#70
0,
#75
0&
0"
1,
#80
0,
