// Seed: 3937392234
module module_0 (
    output uwire id_0
);
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7
    , id_15,
    input supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    input tri0 id_13
);
  assign id_0 = 1;
  module_0(
      id_0
  );
endmodule
module module_0 (
    input tri0 id_0,
    input tri1 id_1
    , id_33,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    output wor id_5,
    output wire id_6,
    output tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    output wor module_2,
    input tri0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wand id_19,
    input wand id_20,
    output supply1 id_21,
    output tri0 id_22,
    input uwire id_23,
    input wand id_24,
    output wand id_25,
    output tri id_26,
    input tri0 id_27,
    output wire id_28,
    output wor id_29,
    input wor id_30,
    input tri1 id_31
);
  assign id_5 = 1;
  xor (
      id_6,
      id_23,
      id_14,
      id_0,
      id_12,
      id_3,
      id_10,
      id_9,
      id_1,
      id_27,
      id_19,
      id_33,
      id_16,
      id_30,
      id_24,
      id_31,
      id_20,
      id_17,
      id_13
  );
  module_0(
      id_6
  );
endmodule
