Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : alt1
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:46:03 2018
****************************************


Operating Conditions: 
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : alt1
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:47:14 2018
****************************************


Operating Conditions: 
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : alt1
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:47:53 2018
****************************************


Operating Conditions: 
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : alt1
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:48:43 2018
****************************************


Operating Conditions: 
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : alt1
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:51:34 2018
****************************************


Operating Conditions: 
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : compile_options
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
dma_axi64                                flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************


  Startpoint: dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1819/X (nand_x1_sg)                                   16.23      16.23 f
  U1817/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1815/X (nand_x1_sg)                                   16.23      16.23 f
  U1813/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1746/X (nand_x1_sg)                                   16.23      16.23 f
  U1744/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1743/X (nand_x1_sg)                                   16.23      16.23 f
  U1741/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1740/X (nand_x1_sg)                                   16.23      16.23 f
  U1738/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1737/X (nand_x1_sg)                                   16.23      16.23 f
  U1735/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1734/X (nand_x1_sg)                                   16.23      16.23 f
  U1732/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1731/X (nand_x1_sg)                                   16.23      16.23 f
  U1729/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1728/X (nand_x1_sg)                                   16.23      16.23 f
  U1726/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1725/X (nand_x1_sg)                                   16.23      16.23 f
  U1723/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1722/X (nand_x1_sg)                                   16.23      16.23 f
  U1720/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1719/X (nand_x1_sg)                                   16.23      16.23 f
  U1717/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1716/X (nand_x1_sg)                                   16.23      16.23 f
  U1714/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1713/X (nand_x1_sg)                                   16.23      16.23 f
  U1711/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1710/X (nand_x1_sg)                                   16.23      16.23 f
  U1708/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1707/X (nand_x1_sg)                                   16.23      16.23 f
  U1705/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1704/X (nand_x1_sg)                                   16.23      16.23 f
  U1702/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1701/X (nand_x1_sg)                                   16.23      16.23 f
  U1699/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1698/X (nand_x1_sg)                                   16.23      16.23 f
  U1696/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1695/X (nand_x1_sg)                                   16.23      16.23 f
  U1693/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1692/X (nand_x1_sg)                                   16.23      16.23 f
  U1690/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1689/X (nand_x1_sg)                                   16.23      16.23 f
  U1687/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1686/X (nand_x1_sg)                                   16.23      16.23 f
  U1684/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1683/X (nand_x1_sg)                                   16.23      16.23 f
  U1681/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1680/X (nand_x1_sg)                                   16.23      16.23 f
  U1678/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1677/X (nand_x1_sg)                                   16.23      16.23 f
  U1675/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1674/X (nand_x1_sg)                                   16.23      16.23 f
  U1672/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1671/X (nand_x1_sg)                                   16.23      16.23 f
  U1669/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1668/X (nand_x1_sg)                                   16.23      16.23 f
  U1666/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1665/X (nand_x1_sg)                                   16.23      16.23 f
  U1663/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1662/X (nand_x1_sg)                                   16.23      16.23 f
  U1660/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1659/X (nand_x1_sg)                                   16.23      16.23 f
  U1657/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1656/X (nand_x1_sg)                                   16.23      16.23 f
  U1654/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1653/X (nand_x1_sg)                                   16.23      16.23 f
  U1651/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1650/X (nand_x1_sg)                                   16.23      16.23 f
  U1648/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1647/X (nand_x1_sg)                                   16.23      16.23 f
  U1645/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1644/X (nand_x1_sg)                                   16.23      16.23 f
  U1642/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1641/X (nand_x1_sg)                                   16.23      16.23 f
  U1639/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1638/X (nand_x1_sg)                                   16.23      16.23 f
  U1636/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1635/X (nand_x1_sg)                                   16.23      16.23 f
  U1633/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1632/X (nand_x1_sg)                                   16.23      16.23 f
  U1630/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1629/X (nand_x1_sg)                                   16.23      16.23 f
  U1627/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1626/X (nand_x1_sg)                                   16.23      16.23 f
  U1624/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1623/X (nand_x1_sg)                                   16.23      16.23 f
  U1621/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1620/X (nand_x1_sg)                                   16.23      16.23 f
  U1618/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1617/X (nand_x1_sg)                                   16.23      16.23 f
  U1615/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1614/X (nand_x1_sg)                                   16.23      16.23 f
  U1612/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1611/X (nand_x1_sg)                                   16.23      16.23 f
  U1609/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1608/X (nand_x1_sg)                                   16.23      16.23 f
  U1606/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1605/X (nand_x1_sg)                                   16.23      16.23 f
  U1603/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1602/X (nand_x1_sg)                                   16.23      16.23 f
  U1600/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1599/X (nand_x1_sg)                                   16.23      16.23 f
  U1597/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1596/X (nand_x1_sg)                                   16.23      16.23 f
  U1594/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1593/X (nand_x1_sg)                                   16.23      16.23 f
  U1591/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1590/X (nand_x1_sg)                                   16.23      16.23 f
  U1588/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1587/X (nand_x1_sg)                                   16.23      16.23 f
  U1585/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1584/X (nand_x1_sg)                                   16.23      16.23 f
  U1582/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1581/X (nand_x1_sg)                                   16.23      16.23 f
  U1579/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1578/X (nand_x1_sg)                                   16.23      16.23 f
  U1576/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1575/X (nand_x1_sg)                                   16.23      16.23 f
  U1573/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1572/X (nand_x1_sg)                                   16.23      16.23 f
  U1570/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1569/X (nand_x1_sg)                                   16.23      16.23 f
  U1567/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1566/X (nand_x1_sg)                                   16.23      16.23 f
  U1564/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1563/X (nand_x1_sg)                                   16.23      16.23 f
  U1561/X (nand_x1_sg)                                   18.96      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1849/X (nor_x2_sg)                                     9.50       9.50 f
  U1903/X (nor_x1_sg)                                    12.20      21.69 r
  U1807/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1850/X (nor_x2_sg)                                     9.50       9.50 f
  U1900/X (nor_x1_sg)                                    12.20      21.69 r
  U1806/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1851/X (nor_x2_sg)                                     9.50       9.50 f
  U1897/X (nor_x1_sg)                                    12.20      21.69 r
  U1805/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1852/X (nor_x2_sg)                                     9.50       9.50 f
  U1894/X (nor_x1_sg)                                    12.20      21.69 r
  U1804/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1853/X (nor_x2_sg)                                     9.50       9.50 f
  U1891/X (nor_x1_sg)                                    12.20      21.69 r
  U1803/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1854/X (nor_x2_sg)                                     9.50       9.50 f
  U1888/X (nor_x1_sg)                                    12.20      21.69 r
  U1802/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1855/X (nor_x2_sg)                                     9.50       9.50 f
  U1885/X (nor_x1_sg)                                    12.20      21.69 r
  U1801/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1856/X (nor_x2_sg)                                     9.50       9.50 f
  U1882/X (nor_x1_sg)                                    12.20      21.69 r
  U1800/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1857/X (nor_x2_sg)                                     9.50       9.50 f
  U1879/X (nor_x1_sg)                                    12.20      21.69 r
  U1799/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1858/X (nor_x2_sg)                                     9.50       9.50 f
  U1876/X (nor_x1_sg)                                    12.20      21.69 r
  U1798/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1859/X (nor_x2_sg)                                     9.50       9.50 f
  U1873/X (nor_x1_sg)                                    12.20      21.69 r
  U1797/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U1860/X (nor_x2_sg)                                     9.50       9.50 f
  U1870/X (nor_x1_sg)                                    12.20      21.69 r
  U1796/X (nand_x1_sg)                                   15.46      37.16 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/next_state (**FFGEN**)
                                                          0.00      37.16 f
  data arrival time                                                 37.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.84


    Design: dma_axi64

    max_leakage_power          0.00
  - Current Leakage Power  10359.32
  ----------------------------------
    Slack                  -10359.32  (VIOLATED)


1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/next_state (**FFGEN**)
                                   35.19 r           50.00       -14.81

1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/next_state (**FFGEN**)
                                   93.14 r         1379.00      1285.86
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/next_state (**FFGEN**)
                                   92.99 r         1379.00      1286.01
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/next_state (**FFGEN**)
                                   92.99 r         1379.00      1286.01
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/next_state (**FFGEN**)
                                   92.99 r         1379.00      1286.01
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/next_state (**FFGEN**)
                                   92.94 r         1379.00      1286.06
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/next_state (**FFGEN**)
                                   92.94 r         1379.00      1286.06
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/next_state (**FFGEN**)
                                   92.94 r         1379.00      1286.06
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/next_state (**FFGEN**)
                                   92.94 r         1379.00      1286.06
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/next_state (**FFGEN**)
                                   92.94 r         1379.00      1286.06

1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/Q (**FFGEN**)
                                                          0.00       0.00 r
  pready (net)                                  2         0.00       0.00 r
  U1819/A (nand_x1_sg)                                    0.00       0.00 r
  U1819/X (nand_x1_sg)                                   16.23      16.23 f
  n401 (net)                                    1         0.00      16.23 f
  U1817/A (nand_x1_sg)                                    0.00      16.23 f
  U1817/X (nand_x1_sg)                                   18.96      35.19 r
  n1084 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/pslverr_reg (net)         2         0.00       0.00 r
  U1815/A (nand_x1_sg)                                    0.00       0.00 r
  U1815/X (nand_x1_sg)                                   16.23      16.23 f
  n404 (net)                                    1         0.00      16.23 f
  U1813/A (nand_x1_sg)                                    0.00      16.23 f
  U1813/X (nand_x1_sg)                                   18.96      35.19 r
  n1085 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[1] (net)
                                                3         0.00       0.00 r
  U1653/B (nand_x1_sg)                                    0.00       0.00 r
  U1653/X (nand_x1_sg)                                   16.23      16.23 f
  n633 (net)                                    1         0.00      16.23 f
  U1651/A (nand_x1_sg)                                    0.00      16.23 f
  U1651/X (nand_x1_sg)                                   18.96      35.19 r
  n1126 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[2] (net)
                                                3         0.00       0.00 r
  U1650/B (nand_x1_sg)                                    0.00       0.00 r
  U1650/X (nand_x1_sg)                                   16.23      16.23 f
  n681 (net)                                    1         0.00      16.23 f
  U1648/A (nand_x1_sg)                                    0.00      16.23 f
  U1648/X (nand_x1_sg)                                   18.96      35.19 r
  n1138 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[3] (net)
                                                3         0.00       0.00 r
  U1647/B (nand_x1_sg)                                    0.00       0.00 r
  U1647/X (nand_x1_sg)                                   16.23      16.23 f
  n709 (net)                                    1         0.00      16.23 f
  U1645/A (nand_x1_sg)                                    0.00      16.23 f
  U1645/X (nand_x1_sg)                                   18.96      35.19 r
  n1145 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[4] (net)
                                                3         0.00       0.00 r
  U1644/A (nand_x1_sg)                                    0.00       0.00 r
  U1644/X (nand_x1_sg)                                   16.23      16.23 f
  n673 (net)                                    1         0.00      16.23 f
  U1642/A (nand_x1_sg)                                    0.00      16.23 f
  U1642/X (nand_x1_sg)                                   18.96      35.19 r
  n1136 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[5] (net)
                                                3         0.00       0.00 r
  U1641/A (nand_x1_sg)                                    0.00       0.00 r
  U1641/X (nand_x1_sg)                                   16.23      16.23 f
  n721 (net)                                    1         0.00      16.23 f
  U1639/A (nand_x1_sg)                                    0.00      16.23 f
  U1639/X (nand_x1_sg)                                   18.96      35.19 r
  n1148 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[6] (net)
                                                3         0.00       0.00 r
  U1638/A (nand_x1_sg)                                    0.00       0.00 r
  U1638/X (nand_x1_sg)                                   16.23      16.23 f
  n705 (net)                                    1         0.00      16.23 f
  U1636/A (nand_x1_sg)                                    0.00      16.23 f
  U1636/X (nand_x1_sg)                                   18.96      35.19 r
  n1144 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[7] (net)
                                                3         0.00       0.00 r
  U1635/A (nand_x1_sg)                                    0.00       0.00 r
  U1635/X (nand_x1_sg)                                   16.23      16.23 f
  n669 (net)                                    1         0.00      16.23 f
  U1633/A (nand_x1_sg)                                    0.00      16.23 f
  U1633/X (nand_x1_sg)                                   18.96      35.19 r
  n1135 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[8] (net)
                                                3         0.00       0.00 r
  U1632/A (nand_x1_sg)                                    0.00       0.00 r
  U1632/X (nand_x1_sg)                                   16.23      16.23 f
  n607 (net)                                    1         0.00      16.23 f
  U1630/A (nand_x1_sg)                                    0.00      16.23 f
  U1630/X (nand_x1_sg)                                   18.96      35.19 r
  n1120 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[9] (net)
                                                3         0.00       0.00 r
  U1629/A (nand_x1_sg)                                    0.00       0.00 r
  U1629/X (nand_x1_sg)                                   16.23      16.23 f
  n701 (net)                                    1         0.00      16.23 f
  U1627/A (nand_x1_sg)                                    0.00      16.23 f
  U1627/X (nand_x1_sg)                                   18.96      35.19 r
  n1143 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[10] (net)
                                                3         0.00       0.00 r
  U1626/A (nand_x1_sg)                                    0.00       0.00 r
  U1626/X (nand_x1_sg)                                   16.23      16.23 f
  n617 (net)                                    1         0.00      16.23 f
  U1624/A (nand_x1_sg)                                    0.00      16.23 f
  U1624/X (nand_x1_sg)                                   18.96      35.19 r
  n1122 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[11] (net)
                                                3         0.00       0.00 r
  U1623/A (nand_x1_sg)                                    0.00       0.00 r
  U1623/X (nand_x1_sg)                                   16.23      16.23 f
  n613 (net)                                    1         0.00      16.23 f
  U1621/A (nand_x1_sg)                                    0.00      16.23 f
  U1621/X (nand_x1_sg)                                   18.96      35.19 r
  n1121 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[12] (net)
                                                3         0.00       0.00 r
  U1620/A (nand_x1_sg)                                    0.00       0.00 r
  U1620/X (nand_x1_sg)                                   16.23      16.23 f
  n689 (net)                                    1         0.00      16.23 f
  U1618/A (nand_x1_sg)                                    0.00      16.23 f
  U1618/X (nand_x1_sg)                                   18.96      35.19 r
  n1140 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[13] (net)
                                                3         0.00       0.00 r
  U1617/A (nand_x1_sg)                                    0.00       0.00 r
  U1617/X (nand_x1_sg)                                   16.23      16.23 f
  n677 (net)                                    1         0.00      16.23 f
  U1615/A (nand_x1_sg)                                    0.00      16.23 f
  U1615/X (nand_x1_sg)                                   18.96      35.19 r
  n1137 (net)                                   1         0.00      35.19 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/next_state (**FFGEN**)
                                                          0.00      35.19 r
  data arrival time                                                 35.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -35.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -14.81


1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[8] (net)
                                                3         0.00       0.00 r
  U1477/A (nand_x1_sg)                                    0.00       0.00 r
  U1477/X (nand_x1_sg)                                   18.70      18.70 f
  n979 (net)                                    1         0.00      18.70 f
  U1969/B (nand_x2_sg)                                    0.00      18.70 f
  U1969/X (nand_x2_sg)                                   37.85      56.56 r
  n977 (net)                                    1         0.00      56.56 r
  U1891/B (nor_x1_sg)                                     0.00      56.56 r
  U1891/X (nor_x1_sg)                                    17.55      74.10 f
  n970 (net)                                    1         0.00      74.10 f
  U1803/A (nand_x1_sg)                                    0.00      74.10 f
  U1803/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1324 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[9] (net)
                                                3         0.00       0.00 r
  U1472/A (nand_x1_sg)                                    0.00       0.00 r
  U1472/X (nand_x1_sg)                                   18.70      18.70 f
  n969 (net)                                    1         0.00      18.70 f
  U1968/B (nand_x2_sg)                                    0.00      18.70 f
  U1968/X (nand_x2_sg)                                   37.85      56.56 r
  n967 (net)                                    1         0.00      56.56 r
  U1888/B (nor_x1_sg)                                     0.00      56.56 r
  U1888/X (nor_x1_sg)                                    17.55      74.10 f
  n960 (net)                                    1         0.00      74.10 f
  U1802/A (nand_x1_sg)                                    0.00      74.10 f
  U1802/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1325 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[11] (net)
                                                3         0.00       0.00 r
  U1462/A (nand_x1_sg)                                    0.00       0.00 r
  U1462/X (nand_x1_sg)                                   18.70      18.70 f
  n949 (net)                                    1         0.00      18.70 f
  U1966/B (nand_x2_sg)                                    0.00      18.70 f
  U1966/X (nand_x2_sg)                                   37.85      56.56 r
  n947 (net)                                    1         0.00      56.56 r
  U1882/B (nor_x1_sg)                                     0.00      56.56 r
  U1882/X (nor_x1_sg)                                    17.55      74.10 f
  n940 (net)                                    1         0.00      74.10 f
  U1800/A (nand_x1_sg)                                    0.00      74.10 f
  U1800/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1327 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[12] (net)
                                                3         0.00       0.00 r
  U1457/A (nand_x1_sg)                                    0.00       0.00 r
  U1457/X (nand_x1_sg)                                   18.70      18.70 f
  n939 (net)                                    1         0.00      18.70 f
  U1965/B (nand_x2_sg)                                    0.00      18.70 f
  U1965/X (nand_x2_sg)                                   37.85      56.56 r
  n937 (net)                                    1         0.00      56.56 r
  U1879/B (nor_x1_sg)                                     0.00      56.56 r
  U1879/X (nor_x1_sg)                                    17.55      74.10 f
  n930 (net)                                    1         0.00      74.10 f
  U1799/A (nand_x1_sg)                                    0.00      74.10 f
  U1799/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1328 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[13] (net)
                                                3         0.00       0.00 r
  U1452/A (nand_x1_sg)                                    0.00       0.00 r
  U1452/X (nand_x1_sg)                                   18.70      18.70 f
  n929 (net)                                    1         0.00      18.70 f
  U1964/B (nand_x2_sg)                                    0.00      18.70 f
  U1964/X (nand_x2_sg)                                   37.85      56.56 r
  n927 (net)                                    1         0.00      56.56 r
  U1876/B (nor_x1_sg)                                     0.00      56.56 r
  U1876/X (nor_x1_sg)                                    17.55      74.10 f
  n920 (net)                                    1         0.00      74.10 f
  U1798/A (nand_x1_sg)                                    0.00      74.10 f
  U1798/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1329 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[14] (net)
                                                3         0.00       0.00 r
  U1447/A (nand_x1_sg)                                    0.00       0.00 r
  U1447/X (nand_x1_sg)                                   18.70      18.70 f
  n919 (net)                                    1         0.00      18.70 f
  U1963/B (nand_x2_sg)                                    0.00      18.70 f
  U1963/X (nand_x2_sg)                                   37.85      56.56 r
  n917 (net)                                    1         0.00      56.56 r
  U1873/B (nor_x1_sg)                                     0.00      56.56 r
  U1873/X (nor_x1_sg)                                    17.55      74.10 f
  n910 (net)                                    1         0.00      74.10 f
  U1797/A (nand_x1_sg)                                    0.00      74.10 f
  U1797/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1330 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[15] (net)
                                                3         0.00       0.00 r
  U1442/A (nand_x1_sg)                                    0.00       0.00 r
  U1442/X (nand_x1_sg)                                   18.70      18.70 f
  n909 (net)                                    1         0.00      18.70 f
  U1962/B (nand_x2_sg)                                    0.00      18.70 f
  U1962/X (nand_x2_sg)                                   37.85      56.56 r
  n907 (net)                                    1         0.00      56.56 r
  U1870/B (nor_x1_sg)                                     0.00      56.56 r
  U1870/X (nor_x1_sg)                                    17.55      74.10 f
  n900 (net)                                    1         0.00      74.10 f
  U1796/A (nand_x1_sg)                                    0.00      74.10 f
  U1796/X (nand_x1_sg)                                   19.04      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/n1331 (net)
                                                1         0.00      93.14 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/next_state (**FFGEN**)
                                                          0.00      93.14 r
  data arrival time                                                 93.14

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -93.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1285.86


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[1] (net)
                                                3         0.00       0.00 r
  U1515/A (nand_x1_sg)                                    0.00       0.00 r
  U1515/X (nand_x1_sg)                                   18.70      18.70 f
  n465 (net)                                    1         0.00      18.70 f
  U1959/B (nand_x2_sg)                                    0.00      18.70 f
  U1959/X (nand_x2_sg)                                   37.85      56.56 r
  n460 (net)                                    1         0.00      56.56 r
  U1928/A (nor_x1_sg)                                     0.00      56.56 r
  U1928/X (nor_x1_sg)                                    17.39      73.95 f
  n452 (net)                                    1         0.00      73.95 f
  U1810/A (nand_x1_sg)                                    0.00      73.95 f
  U1810/X (nand_x1_sg)                                   19.04      92.99 r
  n1087 (net)                                   1         0.00      92.99 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/next_state (**FFGEN**)
                                                          0.00      92.99 r
  data arrival time                                                 92.99

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.99
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.01


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[2] (net)
                                                3         0.00       0.00 r
  U1508/A (nand_x1_sg)                                    0.00       0.00 r
  U1508/X (nand_x1_sg)                                   18.70      18.70 f
  n479 (net)                                    1         0.00      18.70 f
  U1957/B (nand_x2_sg)                                    0.00      18.70 f
  U1957/X (nand_x2_sg)                                   37.85      56.56 r
  n474 (net)                                    1         0.00      56.56 r
  U1925/A (nor_x1_sg)                                     0.00      56.56 r
  U1925/X (nor_x1_sg)                                    17.39      73.95 f
  n466 (net)                                    1         0.00      73.95 f
  U1809/A (nand_x1_sg)                                    0.00      73.95 f
  U1809/X (nand_x1_sg)                                   19.04      92.99 r
  n1088 (net)                                   1         0.00      92.99 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/next_state (**FFGEN**)
                                                          0.00      92.99 r
  data arrival time                                                 92.99

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.99
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.01


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_rx_req_reg[3] (net)
                                                3         0.00       0.00 r
  U1501/A (nand_x1_sg)                                    0.00       0.00 r
  U1501/X (nand_x1_sg)                                   18.70      18.70 f
  n450 (net)                                    1         0.00      18.70 f
  U1955/B (nand_x2_sg)                                    0.00      18.70 f
  U1955/X (nand_x2_sg)                                   37.85      56.56 r
  n444 (net)                                    1         0.00      56.56 r
  U1922/A (nor_x1_sg)                                     0.00      56.56 r
  U1922/X (nor_x1_sg)                                    17.39      73.95 f
  n433 (net)                                    1         0.00      73.95 f
  U1808/A (nand_x1_sg)                                    0.00      73.95 f
  U1808/X (nand_x1_sg)                                   19.04      92.99 r
  n1086 (net)                                   1         0.00      92.99 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/next_state (**FFGEN**)
                                                          0.00      92.99 r
  data arrival time                                                 92.99

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.99
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.01


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_tx_req_reg[4] (net)
                                                3         0.00       0.00 r
  U1495/A (nand_x1_sg)                                    0.00       0.00 r
  U1495/X (nand_x1_sg)                                   18.70      18.70 f
  n1021 (net)                                   1         0.00      18.70 f
  U1985/B (nand_x2_sg)                                    0.00      18.70 f
  U1985/X (nand_x2_sg)                                   37.85      56.56 r
  n1019 (net)                                   1         0.00      56.56 r
  U1902/B (nor_x1_sg)                                     0.00      56.56 r
  U1902/X (nor_x1_sg)                                    17.39      73.95 f
  n1017 (net)                                   1         0.00      73.95 f
  U1807/B (nand_x1_sg)                                    0.00      73.95 f
  U1807/X (nand_x1_sg)                                   18.99      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/n1320 (net)
                                                1         0.00      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/next_state (**FFGEN**)
                                                          0.00      92.94 r
  data arrival time                                                 92.94

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.94
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.06


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_tx_req_reg[5] (net)
                                                3         0.00       0.00 r
  U1490/A (nand_x1_sg)                                    0.00       0.00 r
  U1490/X (nand_x1_sg)                                   18.70      18.70 f
  n1009 (net)                                   1         0.00      18.70 f
  U1984/B (nand_x2_sg)                                    0.00      18.70 f
  U1984/X (nand_x2_sg)                                   37.85      56.56 r
  n1007 (net)                                   1         0.00      56.56 r
  U1899/B (nor_x1_sg)                                     0.00      56.56 r
  U1899/X (nor_x1_sg)                                    17.39      73.95 f
  n1005 (net)                                   1         0.00      73.95 f
  U1806/B (nand_x1_sg)                                    0.00      73.95 f
  U1806/X (nand_x1_sg)                                   18.99      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/n1321 (net)
                                                1         0.00      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/next_state (**FFGEN**)
                                                          0.00      92.94 r
  data arrival time                                                 92.94

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.94
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.06


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_tx_req_reg[6] (net)
                                                3         0.00       0.00 r
  U1485/A (nand_x1_sg)                                    0.00       0.00 r
  U1485/X (nand_x1_sg)                                   18.70      18.70 f
  n997 (net)                                    1         0.00      18.70 f
  U1983/B (nand_x2_sg)                                    0.00      18.70 f
  U1983/X (nand_x2_sg)                                   37.85      56.56 r
  n995 (net)                                    1         0.00      56.56 r
  U1896/B (nor_x1_sg)                                     0.00      56.56 r
  U1896/X (nor_x1_sg)                                    17.39      73.95 f
  n993 (net)                                    1         0.00      73.95 f
  U1805/B (nand_x1_sg)                                    0.00      73.95 f
  U1805/X (nand_x1_sg)                                   18.99      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/n1322 (net)
                                                1         0.00      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/next_state (**FFGEN**)
                                                          0.00      92.94 r
  data arrival time                                                 92.94

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.94
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.06


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_tx_req_reg[7] (net)
                                                3         0.00       0.00 r
  U1480/A (nand_x1_sg)                                    0.00       0.00 r
  U1480/X (nand_x1_sg)                                   18.70      18.70 f
  n985 (net)                                    1         0.00      18.70 f
  U1982/B (nand_x2_sg)                                    0.00      18.70 f
  U1982/X (nand_x2_sg)                                   37.85      56.56 r
  n983 (net)                                    1         0.00      56.56 r
  U1893/B (nor_x1_sg)                                     0.00      56.56 r
  U1893/X (nor_x1_sg)                                    17.39      73.95 f
  n981 (net)                                    1         0.00      73.95 f
  U1804/B (nand_x1_sg)                                    0.00      73.95 f
  U1804/X (nand_x1_sg)                                   18.99      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/n1323 (net)
                                                1         0.00      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/next_state (**FFGEN**)
                                                          0.00      92.94 r
  data arrival time                                                 92.94

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.94
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.06


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/periph_tx_req_reg[16] (net)
                                                3         0.00       0.00 r
  U1437/A (nand_x1_sg)                                    0.00       0.00 r
  U1437/X (nand_x1_sg)                                   18.70      18.70 f
  n894 (net)                                    1         0.00      18.70 f
  U1981/A (nand_x2_sg)                                    0.00      18.70 f
  U1981/X (nand_x2_sg)                                   37.85      56.56 r
  n893 (net)                                    1         0.00      56.56 r
  U1916/B (nor_x1_sg)                                     0.00      56.56 r
  U1916/X (nor_x1_sg)                                    17.39      73.95 f
  n892 (net)                                    1         0.00      73.95 f
  U1793/B (nand_x1_sg)                                    0.00      73.95 f
  U1793/X (nand_x1_sg)                                   18.99      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/n1332 (net)
                                                1         0.00      92.94 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/next_state (**FFGEN**)
                                                          0.00      92.94 r
  data arrival time                                                 92.94

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -92.94
  --------------------------------------------------------------------------
  slack (MET)                                                     1286.06


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pslverr (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/pslverr_reg (net)         2         0.00       0.00 r
  U2070/A (nor_x1_sg)                                     0.00       0.00 r
  U2070/X (nor_x1_sg)                                    10.42      10.43 f
  n367 (net)                                    1         0.00      10.43 f
  U1527/A (nand_x1_sg)                                    0.00      10.43 f
  U1527/X (nand_x1_sg)                                   17.14      27.57 r
  pslverr (net)                                 1         0.00      27.57 r
  pslverr (out)                                           0.00      27.57 r
  data arrival time                                                 27.57

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -27.57
  --------------------------------------------------------------------------
  slack (MET)                                                     1401.43


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[15] (internal pin)
  Endpoint: prdata[15] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[15] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[15] (net)         1         0.00       0.00 r
  U1544/A (inv_x1_sg)                                     0.00       0.00 r
  U1544/X (inv_x1_sg)                                     9.32       9.32 f
  n394 (net)                                    1         0.00       9.32 f
  U2069/A (nand_x1_sg)                                    0.00       9.32 f
  U2069/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[15] (net)                              1         0.00      26.34 r
  prdata[15] (out)                                        0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[14] (internal pin)
  Endpoint: prdata[14] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[14] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[14] (net)         1         0.00       0.00 r
  U1543/A (inv_x1_sg)                                     0.00       0.00 r
  U1543/X (inv_x1_sg)                                     9.32       9.32 f
  n395 (net)                                    1         0.00       9.32 f
  U2068/A (nand_x1_sg)                                    0.00       9.32 f
  U2068/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[14] (net)                              1         0.00      26.34 r
  prdata[14] (out)                                        0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[13] (internal pin)
  Endpoint: prdata[13] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[13] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[13] (net)         1         0.00       0.00 r
  U1542/A (inv_x1_sg)                                     0.00       0.00 r
  U1542/X (inv_x1_sg)                                     9.32       9.32 f
  n396 (net)                                    1         0.00       9.32 f
  U2067/A (nand_x1_sg)                                    0.00       9.32 f
  U2067/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[13] (net)                              1         0.00      26.34 r
  prdata[13] (out)                                        0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[12] (internal pin)
  Endpoint: prdata[12] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[12] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[12] (net)         1         0.00       0.00 r
  U1541/A (inv_x1_sg)                                     0.00       0.00 r
  U1541/X (inv_x1_sg)                                     9.32       9.32 f
  n397 (net)                                    1         0.00       9.32 f
  U2066/A (nand_x1_sg)                                    0.00       9.32 f
  U2066/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[12] (net)                              1         0.00      26.34 r
  prdata[12] (out)                                        0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[11] (internal pin)
  Endpoint: prdata[11] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[11] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[11] (net)         1         0.00       0.00 r
  U1540/A (inv_x1_sg)                                     0.00       0.00 r
  U1540/X (inv_x1_sg)                                     9.32       9.32 f
  n398 (net)                                    1         0.00       9.32 f
  U2065/A (nand_x1_sg)                                    0.00       9.32 f
  U2065/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[11] (net)                              1         0.00      26.34 r
  prdata[11] (out)                                        0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[10] (internal pin)
  Endpoint: prdata[10] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[10] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[10] (net)         1         0.00       0.00 r
  U1539/A (inv_x1_sg)                                     0.00       0.00 r
  U1539/X (inv_x1_sg)                                     9.32       9.32 f
  n399 (net)                                    1         0.00       9.32 f
  U2064/A (nand_x1_sg)                                    0.00       9.32 f
  U2064/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[10] (net)                              1         0.00      26.34 r
  prdata[10] (out)                                        0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[9] (internal pin)
  Endpoint: prdata[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[9] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[9] (net)          1         0.00       0.00 r
  U1538/A (inv_x1_sg)                                     0.00       0.00 r
  U1538/X (inv_x1_sg)                                     9.32       9.32 f
  n369 (net)                                    1         0.00       9.32 f
  U2063/A (nand_x1_sg)                                    0.00       9.32 f
  U2063/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[9] (net)                               1         0.00      26.34 r
  prdata[9] (out)                                         0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[8] (internal pin)
  Endpoint: prdata[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[8] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[8] (net)          1         0.00       0.00 r
  U1537/A (inv_x1_sg)                                     0.00       0.00 r
  U1537/X (inv_x1_sg)                                     9.32       9.32 f
  n370 (net)                                    1         0.00       9.32 f
  U2062/A (nand_x1_sg)                                    0.00       9.32 f
  U2062/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[8] (net)                               1         0.00      26.34 r
  prdata[8] (out)                                         0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[7] (internal pin)
  Endpoint: prdata[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[7] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[7] (net)          1         0.00       0.00 r
  U1536/A (inv_x1_sg)                                     0.00       0.00 r
  U1536/X (inv_x1_sg)                                     9.32       9.32 f
  n371 (net)                                    1         0.00       9.32 f
  U2061/A (nand_x1_sg)                                    0.00       9.32 f
  U2061/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[7] (net)                               1         0.00      26.34 r
  prdata[7] (out)                                         0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[6] (internal pin)
  Endpoint: prdata[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[6] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[6] (net)          1         0.00       0.00 r
  U1535/A (inv_x1_sg)                                     0.00       0.00 r
  U1535/X (inv_x1_sg)                                     9.32       9.32 f
  n372 (net)                                    1         0.00       9.32 f
  U2060/A (nand_x1_sg)                                    0.00       9.32 f
  U2060/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[6] (net)                               1         0.00      26.34 r
  prdata[6] (out)                                         0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[5] (internal pin)
  Endpoint: prdata[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[5] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[5] (net)          1         0.00       0.00 r
  U1534/A (inv_x1_sg)                                     0.00       0.00 r
  U1534/X (inv_x1_sg)                                     9.32       9.32 f
  n373 (net)                                    1         0.00       9.32 f
  U2059/A (nand_x1_sg)                                    0.00       9.32 f
  U2059/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[5] (net)                               1         0.00      26.34 r
  prdata[5] (out)                                         0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_core0_top/prdata[4] (internal pin)
  Endpoint: prdata[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_core0_top/prdata[4] (dma_axi64_core0_top)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata0[4] (net)          1         0.00       0.00 r
  U1533/A (inv_x1_sg)                                     0.00       0.00 r
  U1533/X (inv_x1_sg)                                     9.32       9.32 f
  n374 (net)                                    1         0.00       9.32 f
  U2058/A (nand_x1_sg)                                    0.00       9.32 f
  U2058/X (nand_x1_sg)                                   17.02      26.34 r
  prdata[4] (net)                               1         0.00      26.34 r
  prdata[4] (out)                                         0.00      26.34 r
  data arrival time                                                 26.34

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -26.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1402.66


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata_reg[1] (net)       2         0.00       0.00 r
  U2072/B (nor_x1_sg)                                     0.00       0.00 r
  U2072/X (nor_x1_sg)                                    11.78      11.78 f
  n389 (net)                                    1         0.00      11.78 f
  U1530/A (inv_x1_sg)                                     0.00      11.78 f
  U1530/X (inv_x1_sg)                                    10.62      22.40 r
  prdata[1] (net)                               1         0.00      22.40 r
  prdata[1] (out)                                         0.00      22.40 r
  data arrival time                                                 22.40

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -22.40
  --------------------------------------------------------------------------
  slack (MET)                                                     1406.60


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]/Q (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/prdata_reg[0] (net)       2         0.00       0.00 r
  U2071/B (nor_x1_sg)                                     0.00       0.00 r
  U2071/X (nor_x1_sg)                                    11.78      11.78 f
  n400 (net)                                    1         0.00      11.78 f
  U1529/A (inv_x1_sg)                                     0.00      11.78 f
  U1529/X (inv_x1_sg)                                    10.62      22.40 r
  prdata[0] (net)                               1         0.00      22.40 r
  prdata[0] (out)                                         0.00      22.40 r
  data arrival time                                                 22.40

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -22.40
  --------------------------------------------------------------------------
  slack (MET)                                                     1406.60


1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : clock_skew
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : net fanout
        -high_fanout
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:52:59 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
dma_axi64              1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
