/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  reg [3:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire [24:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [49:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_1z[2] ? celloutsig_0_5z[1] : celloutsig_0_2z[4];
  assign celloutsig_1_7z = !(celloutsig_1_3z[2] ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_3z[5] ? celloutsig_1_3z[3] : celloutsig_1_2z);
  assign celloutsig_1_12z = !(in_data[185] ? celloutsig_1_4z[2] : celloutsig_1_2z);
  assign celloutsig_1_15z = !(celloutsig_1_10z ? celloutsig_1_10z : celloutsig_1_9z);
  assign celloutsig_0_23z = !(celloutsig_0_8z[0] ? celloutsig_0_1z[0] : celloutsig_0_13z[1]);
  assign celloutsig_0_27z = !(celloutsig_0_18z ? celloutsig_0_4z[0] : celloutsig_0_2z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[1] | celloutsig_0_1z[1]) & celloutsig_0_4z[2]);
  assign celloutsig_1_14z = ~((celloutsig_1_13z | celloutsig_1_3z[1]) & celloutsig_1_11z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z[3] | celloutsig_0_4z[1]) & (celloutsig_0_1z[1] | celloutsig_0_11z[3]));
  assign celloutsig_0_26z = in_data[71] | ~(celloutsig_0_17z);
  assign celloutsig_1_1z = in_data[177] | in_data[181];
  assign celloutsig_1_0z = in_data[145] ^ in_data[178];
  assign celloutsig_1_2z = in_data[176] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_4z[20] ^ celloutsig_1_5z[0];
  assign celloutsig_0_17z = celloutsig_0_4z[3] ^ celloutsig_0_3z[3];
  assign celloutsig_0_20z = celloutsig_0_18z ^ celloutsig_0_19z;
  assign celloutsig_0_11z = { in_data[17:15], celloutsig_0_5z, celloutsig_0_1z } + { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_6z / { 1'h1, celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_18z };
  assign celloutsig_0_1z = in_data[17:15] / { 1'h1, in_data[52:51] };
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z } / { 1'h1, celloutsig_0_10z[1:0] };
  assign celloutsig_0_2z = { in_data[60], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[32:29] };
  assign celloutsig_0_25z = { celloutsig_0_8z[4:2], celloutsig_0_22z, celloutsig_0_8z } / { 1'h1, celloutsig_0_13z[5:3], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_0_18z = celloutsig_0_11z[4:0] == { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[5:0] === in_data[42:37];
  assign celloutsig_1_18z = celloutsig_1_17z === { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_15z = in_data[87:73] === { in_data[24], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z } >= celloutsig_0_11z[7:0];
  assign celloutsig_1_13z = { celloutsig_1_3z[5:2], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z } && celloutsig_1_3z;
  assign celloutsig_0_24z = celloutsig_0_2z[3:1] && { celloutsig_0_8z[3:2], celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_13z || { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z } < { in_data[29:26], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_46z = celloutsig_0_5z[3] & ~(celloutsig_0_24z);
  assign celloutsig_0_5z = in_data[71:67] * { in_data[48:47], celloutsig_0_1z };
  assign celloutsig_1_17z = { celloutsig_1_8z[3:2], celloutsig_1_10z } * { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_3z = - { in_data[5], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = - { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_0_67z = - { celloutsig_0_2z[4:1], celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_66z, celloutsig_0_46z };
  assign celloutsig_1_4z = - { in_data[185:162], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = - { celloutsig_1_4z[39:26], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = - { celloutsig_0_11z[4:1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_66z = & { celloutsig_0_30z, celloutsig_0_28z[10:3] };
  assign celloutsig_1_10z = | celloutsig_1_6z[10:6];
  assign celloutsig_0_14z = | { in_data[46], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_35z = celloutsig_0_10z[2] & in_data[16];
  assign celloutsig_1_8z = in_data[190:175] >> { celloutsig_1_6z[12:4], celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_19z } <<< { celloutsig_0_4z[1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_4z = in_data[41:38] ~^ { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[165:161], celloutsig_1_1z, celloutsig_1_2z } ~^ in_data[129:123];
  assign celloutsig_0_8z = celloutsig_0_3z ~^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[135:129], celloutsig_1_0z } ^ { in_data[188:183], celloutsig_1_2z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_10z = in_data[59:57];
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_30z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_30z = celloutsig_0_28z[3:0];
  assign { out_data[128], out_data[111:96], out_data[32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
