{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1440183276746 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1440183276750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440183277739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus II 64-Bit " "Running Quartus II 64-Bit MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440183277739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 21:54:37 2015 " "Processing started: Fri Aug 21 21:54:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440183277739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440183277739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb jtag_prog -c top --update_mif " "Command: quartus_cdb jtag_prog -c top --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440183277740 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 26 C:/Users/vvvv32vvvv/FPGA/cpu/prog.hex " "Memory depth (128) in the design file differs from memory depth (26) in the Memory Initialization File \"C:/Users/vvvv32vvvv/FPGA/cpu/prog.hex\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1440183278187 ""}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/Users/vvvv32vvvv/FPGA/cpu/prog.hex " "Processed Memory Initialization File C:/Users/vvvv32vvvv/FPGA/cpu/prog.hex" {  } { { "../../prog.hex" "" { Text "C:/Users/vvvv32vvvv/FPGA/cpu/prog.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Quartus II" 0 -1 1440183278221 ""}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "Quartus II" 0 -1 1440183278221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440183278262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 21:54:38 2015 " "Processing ended: Fri Aug 21 21:54:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440183278262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440183278262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440183278262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440183278262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440183279749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440183279749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 21:54:39 2015 " "Processing started: Fri Aug 21 21:54:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440183279749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1440183279749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=on --write_settings_files=off jtag_prog -c top " "Command: quartus_asm --read_settings_files=on --write_settings_files=off jtag_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1440183279749 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1440183280493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1440183280513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440183280768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 21:54:40 2015 " "Processing ended: Fri Aug 21 21:54:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440183280768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440183280768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440183280768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1440183280768 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1440183281374 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Assembler" 0 -1 1440183281374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1440183282287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440183282287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 21:54:42 2015 " "Processing started: Fri Aug 21 21:54:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440183282287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440183282287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off jtag_prog -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off jtag_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440183282287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183282695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183282759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183282814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183282870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183282944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183283000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183283050 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/cpu/verilog/jtag_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1440183283103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440183283184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 21:54:43 2015 " "Processing ended: Fri Aug 21 21:54:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440183283184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440183283184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440183283184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440183283184 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Quartus II Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440183283777 ""}
