
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version H-2013.03-SP1 for RHEL64 -- Apr 21, 2013
               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Variable                Value     Type    Default    Constraints
----------------------- --------- ------- ---------- ----------------------- 
verilogout_equation     false     string  false
verilogout_higher_designs_first true string FALSE
verilogout_ignore_case  false     string  false
verilogout_include_files          string  
verilogout_indirect_inout_connection FALSE string FALSE
verilogout_no_tri       false     string  false
verilogout_show_unconnected_pins true string FALSE
verilogout_single_bit   false     string  false
verilogout_unconnected_prefix _UNCNTD_ string SYNOPSYS_UNCONNECTED_
MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db * MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db dw_foundation.sldb
getenv PJ_PATH
/mnt/app1/ray/project/can1127
getenv DCODE
20230313
set std_cell worst
worst
set top chiptop_1127a0
chiptop_1127a0
read_ddc ./syn/$top.ddc
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'
Loading db file '/mnt/tools/eda_tool/DC/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/tools/eda_tool/DC/libraries/syn/gtech.db'
Loading db file '/mnt/tools/eda_tool/DC/libraries/syn/standard.sldb'
  Loading link library 'MSL18B_1536X8_RW10TM4_16_20210603_worst_syn'
  Loading link library 'worst'
  Loading link library 'STX018SIO1P4M_WORST'
  Loading link library 'ATO0008KX8MX180LBX4DA_SS_1p620v_125c'
  Loading link library 'gtech'
Reading ddc file '/mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 615 designs.
Current design is 'chiptop_1127a0'.
chiptop_1127a0 core_a0 mpb_a0 mcu51_a0 ictlr_a0 regbank_a0 i2cslv_a0 updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6 dacmux_a0 fcp_a0 cvctl_a0 regx_a0 srambist_a0 divclk_a0 glpwm_a0_0 glpwm_a0_1 SNPS_CLOCK_GATE_HIGH_core_a0 mcu51_cpu_a0 syncneg_a0 sfrmux_a0 pmurstctrl_a0 wakeupctrl_a0 mdu_a0 ports_a0 serial0_a0 timer0_a0 timer1_a0 watchdog_a0 isr_a0 extint_a0 i2c_a0 softrstctrl_a0 mcu51_a0_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_ictlr_a0_0 SNPS_CLOCK_GATE_HIGH_ictlr_a0_29 SNPS_CLOCK_GATE_HIGH_ictlr_a0_28 SNPS_CLOCK_GATE_HIGH_ictlr_a0_27 SNPS_CLOCK_GATE_HIGH_ictlr_a0_26 SNPS_CLOCK_GATE_HIGH_ictlr_a0_25 SNPS_CLOCK_GATE_HIGH_ictlr_a0_24 SNPS_CLOCK_GATE_HIGH_ictlr_a0_23 SNPS_CLOCK_GATE_HIGH_ictlr_a0_22 SNPS_CLOCK_GATE_HIGH_ictlr_a0_21 SNPS_CLOCK_GATE_HIGH_ictlr_a0_20 SNPS_CLOCK_GATE_HIGH_ictlr_a0_19 SNPS_CLOCK_GATE_HIGH_ictlr_a0_18 SNPS_CLOCK_GATE_HIGH_ictlr_a0_17 SNPS_CLOCK_GATE_HIGH_ictlr_a0_16 SNPS_CLOCK_GATE_HIGH_ictlr_a0_15 SNPS_CLOCK_GATE_HIGH_ictlr_a0_14 SNPS_CLOCK_GATE_HIGH_ictlr_a0_13 SNPS_CLOCK_GATE_HIGH_ictlr_a0_12 SNPS_CLOCK_GATE_HIGH_ictlr_a0_11 SNPS_CLOCK_GATE_HIGH_ictlr_a0_10 SNPS_CLOCK_GATE_HIGH_ictlr_a0_9 SNPS_CLOCK_GATE_HIGH_ictlr_a0_8 SNPS_CLOCK_GATE_HIGH_ictlr_a0_7 SNPS_CLOCK_GATE_HIGH_ictlr_a0_6 SNPS_CLOCK_GATE_HIGH_ictlr_a0_5 SNPS_CLOCK_GATE_HIGH_ictlr_a0_4 SNPS_CLOCK_GATE_HIGH_ictlr_a0_3 SNPS_CLOCK_GATE_HIGH_ictlr_a0_2 SNPS_CLOCK_GATE_HIGH_ictlr_a0_1 ictlr_a0_DW01_inc_1 ictlr_a0_DW01_inc_2 glreg_a0_79 glreg_a0_78 glsta_a0_6 glsta_a0_5 glreg_a0_77 glreg_a0_76 glreg_a0_75 glreg_a0_74 glreg_WIDTH5_2 glreg_a0_73 glreg_a0_72 glreg_a0_71 glreg_a0_70 glreg_a0_69 glreg_6_00000018 glreg_WIDTH1_6 glreg_1_1 glreg_7_70 glreg_a0_68 glsta_a0_4 glreg_a0_67 glreg_8_00000001 glreg_8_00000011 glreg_WIDTH3 glreg_WIDTH2_2 glreg_WIDTH1_5 glreg_WIDTH1_4 glreg_WIDTH1_3 glreg_8_000000f0 glreg_8_00000098 glreg_8_00000032 glreg_a0_66 glreg_a0_65 glsta_a0_3 glreg_a0_64 glreg_WIDTH4 glreg_a0_63 glreg_a0_62 glreg_a0_61 glreg_a0_60 glreg_a0_59 glreg_a0_58 glreg_a0_57 glreg_a0_56 glreg_8_00000028 dbnc_WIDTH4_TIMEOUT14_2 dbnc_WIDTH4_TIMEOUT14_1 dbnc_WIDTH4_TIMEOUT14_0 dbnc_a0_2 dbnc_WIDTH3_TIMEOUT5_4 dbnc_WIDTH3_TIMEOUT5_3 dbnc_WIDTH3_TIMEOUT5_2 dbnc_WIDTH3_TIMEOUT5_1 dbnc_WIDTH3_TIMEOUT5_0 dbnc_WIDTH2_TIMEOUT2_13 dbnc_WIDTH2_TIMEOUT2_12 dbnc_WIDTH2_TIMEOUT2_11 dbnc_WIDTH2_TIMEOUT2_10 dbnc_WIDTH2_TIMEOUT2_9 dbnc_WIDTH2_TIMEOUT2_8 glsta_a0_2 glreg_a0_55 glreg_a0_54 glreg_4_00000004 glreg_8_00000004 glreg_8_0000001f glreg_a0_53 glreg_a0_52 glreg_a0_51 glreg_a0_50 glreg_a0_49 SNPS_CLOCK_GATE_HIGH_regbank_a0 regbank_a0_DW01_add_0 regbank_a0_DW01_inc_0 regbank_a0_DW_rightsh_0 i2cdbnc_a0_1 i2cdbnc_a0_0 SNPS_CLOCK_GATE_HIGH_i2cslv_a0_0 SNPS_CLOCK_GATE_HIGH_i2cslv_a0_4 SNPS_CLOCK_GATE_HIGH_i2cslv_a0_3 SNPS_CLOCK_GATE_HIGH_i2cslv_a0_2 SNPS_CLOCK_GATE_HIGH_i2cslv_a0_1 phyrx_a0 phyidd_a0 phytx_a0 phycrc_a0 phyff_DEPTH_NUM34_DEPTH_NBT6 updprl_a0 dbnc_WIDTH3 SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6 glreg_00000012 dac2sar_a0 shmux_00000005_00000012_00000012 glreg_WIDTH7_1 glreg_a0_48 glreg_a0_47 glreg_WIDTH6_2 glreg_a0_46 glreg_a0_45 glreg_a0_44 glreg_a0_43 glreg_a0_42 glreg_a0_41 glreg_a0_40 glreg_a0_39 glreg_a0_38 glreg_a0_37 glreg_a0_36 glreg_a0_35 glreg_a0_34 glreg_a0_33 glreg_a0_32 glreg_a0_31 glreg_a0_30 glreg_a0_29 glsta_a0_1 glreg_a0_28 glreg_a0_27 glreg_a0_26 glreg_a0_25 glreg_WIDTH2_1 glreg_WIDTH2_0 dacmux_a0_DW01_add_0 dacmux_a0_DW01_add_1 dacmux_a0_DW01_add_2 dacmux_a0_DW01_add_3 dacmux_a0_DW01_add_4 dacmux_a0_DW01_add_5 dacmux_a0_DW01_add_6 dacmux_a0_DW01_add_7 dacmux_a0_DW01_add_8 dacmux_a0_DW01_add_9 dacmux_a0_DW01_add_10 dacmux_a0_DW01_add_11 dacmux_a0_DW01_add_12 dacmux_a0_DW01_add_13 dacmux_a0_DW01_add_14 dacmux_a0_DW01_add_15 dacmux_a0_DW01_add_16 dacmux_a0_DW01_add_17 dpdmacc_a0 fcpegn_a0 fcpcrc_a0 glreg_a0_24 glreg_a0_23 glreg_a0_22 glreg_a0_21 glreg_a0_20 glreg_a0_19 SNPS_CLOCK_GATE_HIGH_cvctl_a0 cvctl_a0_DW01_add_0 cvctl_a0_DW01_sub_1 cvctl_a0_DW01_add_2 cvctl_a0_DW01_add_1 glreg_a0_18 glreg_a0_17 glreg_a0_16 glreg_WIDTH1_2 glreg_6_00000002 glreg_a0_15 glreg_WIDTH6_1 glreg_WIDTH6_0 glreg_a0_14 glreg_a0_13 glreg_a0_12 glreg_a0_11 glreg_a0_10 dbnc_WIDTH2_TIMEOUT2_7 glreg_WIDTH7_0 glreg_WIDTH1_1 glreg_a0_9 glreg_a0_8 glreg_a0_7 dbnc_WIDTH2_TIMEOUT2_6 dbnc_WIDTH2_TIMEOUT2_5 dbnc_WIDTH2_TIMEOUT2_4 dbnc_WIDTH2_TIMEOUT2_3 dbnc_WIDTH2_TIMEOUT2_2 dbnc_WIDTH2_TIMEOUT2_1 dbnc_WIDTH2_TIMEOUT2_0 dbnc_a0_1 dbnc_a0_0 SNPS_CLOCK_GATE_HIGH_regx_a0 regx_a0_DW_rightsh_0 glreg_WIDTH1_0 glreg_WIDTH5_1 glreg_a0_6 SNPS_CLOCK_GATE_HIGH_srambist_a0 srambist_a0_DW01_inc_0 divclk_a0_DW01_inc_0 glreg_a0_0 SNPS_CLOCK_GATE_HIGH_glpwm_a0_0 glreg_a0_1 SNPS_CLOCK_GATE_HIGH_glpwm_a0_1 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_0 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_54 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_53 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_52 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_51 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_50 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_49 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_48 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_47 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_46 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_45 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_44 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_43 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_42 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_41 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_40 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_39 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_38 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_37 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_36 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_35 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_34 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_33 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_32 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_31 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_30 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_29 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_28 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_27 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_26 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_25 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_24 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_23 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_22 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_21 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_20 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_19 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_18 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_17 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_16 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_15 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_14 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_13 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_12 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_11 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_10 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_9 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_8 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_7 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_6 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_5 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_4 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_3 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_2 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_1 mcu51_cpu_a0_DW01_add_0 mcu51_cpu_a0_DW01_sub_0 mcu51_cpu_a0_DW01_sub_1 mcu51_cpu_a0_DW01_inc_0 mcu51_cpu_a0_DW01_inc_1 mcu51_cpu_a0_DW01_inc_2 mcu51_cpu_a0_DW01_add_8 mcu51_cpu_a0_DW01_add_7 SNPS_CLOCK_GATE_HIGH_mdu_a0_0 SNPS_CLOCK_GATE_HIGH_mdu_a0_6 SNPS_CLOCK_GATE_HIGH_mdu_a0_5 SNPS_CLOCK_GATE_HIGH_mdu_a0_4 SNPS_CLOCK_GATE_HIGH_mdu_a0_3 SNPS_CLOCK_GATE_HIGH_mdu_a0_2 SNPS_CLOCK_GATE_HIGH_mdu_a0_1 mdu_a0_DW01_add_0 mdu_a0_DW01_add_1 SNPS_CLOCK_GATE_HIGH_ports_a0 SNPS_CLOCK_GATE_HIGH_serial0_a0_0 SNPS_CLOCK_GATE_HIGH_serial0_a0_10 SNPS_CLOCK_GATE_HIGH_serial0_a0_9 SNPS_CLOCK_GATE_HIGH_serial0_a0_8 SNPS_CLOCK_GATE_HIGH_serial0_a0_7 SNPS_CLOCK_GATE_HIGH_serial0_a0_6 SNPS_CLOCK_GATE_HIGH_serial0_a0_5 SNPS_CLOCK_GATE_HIGH_serial0_a0_4 SNPS_CLOCK_GATE_HIGH_serial0_a0_3 SNPS_CLOCK_GATE_HIGH_serial0_a0_2 SNPS_CLOCK_GATE_HIGH_serial0_a0_1 serial0_a0_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_timer0_a0_0 SNPS_CLOCK_GATE_HIGH_timer0_a0_2 SNPS_CLOCK_GATE_HIGH_timer0_a0_1 timer0_a0_DW01_inc_0 timer0_a0_DW01_inc_1 SNPS_CLOCK_GATE_HIGH_timer1_a0_0 SNPS_CLOCK_GATE_HIGH_timer1_a0_2 SNPS_CLOCK_GATE_HIGH_timer1_a0_1 timer1_a0_DW01_inc_0 timer1_a0_DW01_inc_1 SNPS_CLOCK_GATE_HIGH_watchdog_a0_0 SNPS_CLOCK_GATE_HIGH_watchdog_a0_4 SNPS_CLOCK_GATE_HIGH_watchdog_a0_3 SNPS_CLOCK_GATE_HIGH_watchdog_a0_2 SNPS_CLOCK_GATE_HIGH_watchdog_a0_1 watchdog_a0_DW01_inc_0 watchdog_a0_DW01_inc_1 SNPS_CLOCK_GATE_HIGH_isr_a0_0 SNPS_CLOCK_GATE_HIGH_isr_a0_5 SNPS_CLOCK_GATE_HIGH_isr_a0_4 SNPS_CLOCK_GATE_HIGH_isr_a0_3 SNPS_CLOCK_GATE_HIGH_isr_a0_2 SNPS_CLOCK_GATE_HIGH_isr_a0_1 SNPS_CLOCK_GATE_HIGH_i2c_a0_0 SNPS_CLOCK_GATE_HIGH_i2c_a0_8 SNPS_CLOCK_GATE_HIGH_i2c_a0_7 SNPS_CLOCK_GATE_HIGH_i2c_a0_6 SNPS_CLOCK_GATE_HIGH_i2c_a0_5 SNPS_CLOCK_GATE_HIGH_i2c_a0_4 SNPS_CLOCK_GATE_HIGH_i2c_a0_3 SNPS_CLOCK_GATE_HIGH_i2c_a0_2 SNPS_CLOCK_GATE_HIGH_i2c_a0_1 SNPS_CLOCK_GATE_HIGH_softrstctrl_a0 SNPS_CLOCK_GATE_HIGH_glreg_a0_79 SNPS_CLOCK_GATE_HIGH_glreg_a0_78 glreg_WIDTH8_6 glreg_WIDTH8_5 SNPS_CLOCK_GATE_HIGH_glreg_a0_77 SNPS_CLOCK_GATE_HIGH_glreg_a0_76 SNPS_CLOCK_GATE_HIGH_glreg_a0_75 SNPS_CLOCK_GATE_HIGH_glreg_a0_74 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_2 SNPS_CLOCK_GATE_HIGH_glreg_a0_73 SNPS_CLOCK_GATE_HIGH_glreg_a0_72 SNPS_CLOCK_GATE_HIGH_glreg_a0_71 SNPS_CLOCK_GATE_HIGH_glreg_a0_70 SNPS_CLOCK_GATE_HIGH_glreg_a0_69 SNPS_CLOCK_GATE_HIGH_glreg_6_00000018 SNPS_CLOCK_GATE_HIGH_glreg_7_70 SNPS_CLOCK_GATE_HIGH_glreg_a0_68 glreg_WIDTH8_4 SNPS_CLOCK_GATE_HIGH_glreg_a0_67 SNPS_CLOCK_GATE_HIGH_glreg_8_00000001 SNPS_CLOCK_GATE_HIGH_glreg_8_00000011 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH3 SNPS_CLOCK_GATE_HIGH_glreg_8_000000f0 SNPS_CLOCK_GATE_HIGH_glreg_8_00000098 SNPS_CLOCK_GATE_HIGH_glreg_8_00000032 SNPS_CLOCK_GATE_HIGH_glreg_a0_66 SNPS_CLOCK_GATE_HIGH_glreg_a0_65 glreg_WIDTH8_3 SNPS_CLOCK_GATE_HIGH_glreg_a0_64 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH4 SNPS_CLOCK_GATE_HIGH_glreg_a0_63 SNPS_CLOCK_GATE_HIGH_glreg_a0_62 SNPS_CLOCK_GATE_HIGH_glreg_a0_61 SNPS_CLOCK_GATE_HIGH_glreg_a0_60 SNPS_CLOCK_GATE_HIGH_glreg_a0_59 SNPS_CLOCK_GATE_HIGH_glreg_a0_58 SNPS_CLOCK_GATE_HIGH_glreg_a0_57 SNPS_CLOCK_GATE_HIGH_glreg_a0_56 SNPS_CLOCK_GATE_HIGH_glreg_8_00000028 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_2 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_1 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_0 SNPS_CLOCK_GATE_HIGH_dbnc_a0_2 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_4 
SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_3 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_2 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_1 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_0 glreg_WIDTH8_2 SNPS_CLOCK_GATE_HIGH_glreg_a0_55 SNPS_CLOCK_GATE_HIGH_glreg_a0_54 SNPS_CLOCK_GATE_HIGH_glreg_4_00000004 SNPS_CLOCK_GATE_HIGH_glreg_8_00000004 SNPS_CLOCK_GATE_HIGH_glreg_8_0000001f SNPS_CLOCK_GATE_HIGH_glreg_a0_53 SNPS_CLOCK_GATE_HIGH_glreg_a0_52 SNPS_CLOCK_GATE_HIGH_glreg_a0_51 SNPS_CLOCK_GATE_HIGH_glreg_a0_50 SNPS_CLOCK_GATE_HIGH_glreg_a0_49 phyrx_db phyrx_adp SNPS_CLOCK_GATE_HIGH_phyrx_a0_0 SNPS_CLOCK_GATE_HIGH_phyrx_a0_6 SNPS_CLOCK_GATE_HIGH_phyrx_a0_5 SNPS_CLOCK_GATE_HIGH_phyrx_a0_4 SNPS_CLOCK_GATE_HIGH_phyrx_a0_3 SNPS_CLOCK_GATE_HIGH_phyrx_a0_2 SNPS_CLOCK_GATE_HIGH_phyrx_a0_1 SNPS_CLOCK_GATE_HIGH_phyidd_a0_0 SNPS_CLOCK_GATE_HIGH_phyidd_a0_2 SNPS_CLOCK_GATE_HIGH_phyidd_a0_1 phyidd_a0_DW01_sub_0 phyidd_a0_DW01_sub_1 phyidd_a0_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_phytx_a0_0 SNPS_CLOCK_GATE_HIGH_phytx_a0_1 SNPS_CLOCK_GATE_HIGH_phycrc_a0 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_0 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_34 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_33 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_32 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_31 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_30 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_29 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_28 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_27 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_26 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_25 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_24 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_23 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_22 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_21 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_20 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_19 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_18 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_17 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_16 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_15 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_14 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_13 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_12 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_11 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_10 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_9 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_8 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_7 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_6 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_5 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_4 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_3 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_2 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_1 PrlTimer_1112a0 SNPS_CLOCK_GATE_HIGH_updprl_a0_0 SNPS_CLOCK_GATE_HIGH_updprl_a0_4 SNPS_CLOCK_GATE_HIGH_updprl_a0_3 SNPS_CLOCK_GATE_HIGH_updprl_a0_2 SNPS_CLOCK_GATE_HIGH_updprl_a0_1 updprl_a0_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3 SNPS_CLOCK_GATE_HIGH_glreg_00000012 glreg_WIDTH10_2 glreg_WIDTH10_1 glreg_WIDTH10_0 SNPS_CLOCK_GATE_HIGH_dac2sar_a0_0 SNPS_CLOCK_GATE_HIGH_dac2sar_a0_1 dac2sar_a0_DW01_add_0 dac2sar_a0_DW01_add_2 dac2sar_a0_DW01_inc_0 dac2sar_a0_DW01_add_3 SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_0 SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_1 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_1 SNPS_CLOCK_GATE_HIGH_glreg_a0_48 SNPS_CLOCK_GATE_HIGH_glreg_a0_47 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_2 SNPS_CLOCK_GATE_HIGH_glreg_a0_46 SNPS_CLOCK_GATE_HIGH_glreg_a0_45 SNPS_CLOCK_GATE_HIGH_glreg_a0_44 SNPS_CLOCK_GATE_HIGH_glreg_a0_43 SNPS_CLOCK_GATE_HIGH_glreg_a0_42 SNPS_CLOCK_GATE_HIGH_glreg_a0_41 SNPS_CLOCK_GATE_HIGH_glreg_a0_40 SNPS_CLOCK_GATE_HIGH_glreg_a0_39 SNPS_CLOCK_GATE_HIGH_glreg_a0_38 SNPS_CLOCK_GATE_HIGH_glreg_a0_37 SNPS_CLOCK_GATE_HIGH_glreg_a0_36 SNPS_CLOCK_GATE_HIGH_glreg_a0_35 SNPS_CLOCK_GATE_HIGH_glreg_a0_34 SNPS_CLOCK_GATE_HIGH_glreg_a0_33 SNPS_CLOCK_GATE_HIGH_glreg_a0_32 SNPS_CLOCK_GATE_HIGH_glreg_a0_31 SNPS_CLOCK_GATE_HIGH_glreg_a0_30 SNPS_CLOCK_GATE_HIGH_glreg_a0_29 glreg_WIDTH8_1 SNPS_CLOCK_GATE_HIGH_glreg_a0_28 SNPS_CLOCK_GATE_HIGH_glreg_a0_27 SNPS_CLOCK_GATE_HIGH_glreg_a0_26 SNPS_CLOCK_GATE_HIGH_glreg_a0_25 ff_sync_2 ff_sync_1 ff_sync_0 filter150us_a0_1 filter150us_a0_0 glreg_a0_5 glreg_WIDTH5_0 glreg_8_00000000 glsta_a0_0 glreg_a0_4 glreg_a0_3 glreg_a0_2 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_0 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_4 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_3 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_2 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_1 fcpegn_a0_DW01_inc_0 fcpegn_a0_DW01_inc_1 fcpegn_a0_DW01_inc_2 SNPS_CLOCK_GATE_HIGH_fcpcrc_a0 SNPS_CLOCK_GATE_HIGH_glreg_a0_24 SNPS_CLOCK_GATE_HIGH_glreg_a0_23 SNPS_CLOCK_GATE_HIGH_glreg_a0_22 SNPS_CLOCK_GATE_HIGH_glreg_a0_21 SNPS_CLOCK_GATE_HIGH_glreg_a0_20 SNPS_CLOCK_GATE_HIGH_glreg_a0_19 SNPS_CLOCK_GATE_HIGH_glreg_a0_18 SNPS_CLOCK_GATE_HIGH_glreg_a0_17 SNPS_CLOCK_GATE_HIGH_glreg_a0_16 SNPS_CLOCK_GATE_HIGH_glreg_6_00000002 SNPS_CLOCK_GATE_HIGH_glreg_a0_15 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_1 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_0 SNPS_CLOCK_GATE_HIGH_glreg_a0_14 SNPS_CLOCK_GATE_HIGH_glreg_a0_13 SNPS_CLOCK_GATE_HIGH_glreg_a0_12 SNPS_CLOCK_GATE_HIGH_glreg_a0_11 SNPS_CLOCK_GATE_HIGH_glreg_a0_10 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_0 SNPS_CLOCK_GATE_HIGH_glreg_a0_9 SNPS_CLOCK_GATE_HIGH_glreg_a0_8 SNPS_CLOCK_GATE_HIGH_glreg_a0_7 SNPS_CLOCK_GATE_HIGH_dbnc_a0_1 SNPS_CLOCK_GATE_HIGH_dbnc_a0_0 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_1 SNPS_CLOCK_GATE_HIGH_glreg_a0_6 SNPS_CLOCK_GATE_HIGH_glreg_a0_0 SNPS_CLOCK_GATE_HIGH_glreg_a0_1 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_6 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_5 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_4 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_3 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_2 SNPS_CLOCK_GATE_HIGH_phyrx_adp_0 SNPS_CLOCK_GATE_HIGH_phyrx_adp_3 SNPS_CLOCK_GATE_HIGH_phyrx_adp_2 SNPS_CLOCK_GATE_HIGH_phyrx_adp_1 phyrx_adp_DW01_inc_0 phyrx_adp_DW_div_tc_6 SNPS_CLOCK_GATE_HIGH_PrlTimer_1112a0 PrlTimer_1112a0_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_2 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_1 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_0 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_1 SNPS_CLOCK_GATE_HIGH_filter150us_a0_1 filter150us_a0_1_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_filter150us_a0_0 filter150us_a0_0_DW01_inc_0 SNPS_CLOCK_GATE_HIGH_glreg_a0_5 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_0 SNPS_CLOCK_GATE_HIGH_glreg_8_00000000 glreg_WIDTH8_0 SNPS_CLOCK_GATE_HIGH_glreg_a0_4 SNPS_CLOCK_GATE_HIGH_glreg_a0_3 SNPS_CLOCK_GATE_HIGH_glreg_a0_2 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_0 anatop_1127a0
#  report_transitive_fanin  -nosplit -to   U0_CORE/U0_TCK_BUF/I ;# directly to GPIO3
#  report_transitive_fanout -nosplit -from U0_CORE/U0_TCK_BUF/O
set top core_a0 ;# renamed in syn.tcl
core_a0
current_design $top
Current design is 'core_a0'.
{core_a0}
link

  Linking design 'core_a0'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (615 designs)             /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0.ddc, etc
  MSL18B_1536X8_RW10TM4_16_20210603_worst_syn (library) /mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db
  worst (library)             /mnt/app1/ray/project/can1127/work1/std_worst.db
  STX018SIO1P4M_WORST (library) /mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db
  ATO0008KX8MX180LBX4DA_SS_1p620v_125c (library) /mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
  dw_foundation.sldb (library) /mnt/tools/eda_tool/DC/libraries/syn/dw_foundation.sldb

1
## dft clock ####
set period 40
40
set tRise [ expr $period/2-5 ]
15
set tFall [ expr $period-5 ]
35
create_clock -period $period -waveform [ list $tRise $period ] -name dft_clk [ get_ports DI_GPIO[4]]
1
set_clock_uncertainty -setup 0.5 [ all_clocks ]
1
set_clock_uncertainty -hold  0.5 [ all_clocks ]
1
source ../cmd/proc.tcl
#  set_wire_load_model [all_design] -name vis18_wl40 -library $std_cell
set_wire_load_mode top
1
set_operating_conditions PVT_1P62V_125C -library $std_cell
Using operating conditions 'PVT_1P62V_125C' found in library 'worst'.
1
set_max_fanout 10 $top
1
set dont_touch_cs [ get_cells -hier { U0_* } ]
{u0_regbank/U0_MASK_0 u0_regbank/U0_MASK_1 u0_regbank/U0_MASK_2 u0_regbank/U0_MASK_3 u0_regbank/U0_MASK_4 u0_divclk/U0_D1P5M_ICG u0_divclk/U0_D500K_ICG u0_divclk/U0_D100K_ICG u0_divclk/U0_D50K_ICG u0_divclk/U0_D0P5K_ICG U0_ASWCLK_BUF_0_ U0_ASWCLK_BUF_1_ U0_ASWCLK_BUF_2_ U0_ASWCLK_BUF_3_ U0_ASWCLK_BUF_4_ U0_ASWCLK_BUF_5_ U0_ASWCLK_BUF_6_ U0_ASWCLK_BUF_7_ U0_ASWCLK_BUF_8_ U0_ASWCLK_BUF_9_ U0_DETCLK_BUF_0_ U0_DETCLK_BUF_1_ U0_DETCLK_BUF_2_ U0_DETCLK_BUF_3_ U0_DETCLK_BUF_4_ U0_DETCLK_BUF_5_ U0_DETCLK_BUF_6_ U0_DETCLK_BUF_7_ U0_DETCLK_BUF_8_ U0_DETCLK_BUF_9_ U0_SCAN_EN U0_CLK_MUX U0_DCLKMUX U0_ACLKMUX U0_MCK_BUF U0_TCK_BUF U0_MCLK_ICG U0_SRAM_ICG U0_REVIDZ_0_ U0_REVIDZ_1_ U0_REVIDZ_2_ U0_REVIDZ_3_ U0_REVIDZ_4_ U0_REVIDZ_5_ U0_REVIDZ_6_}
set_dont_touch $dont_touch_cs
1
set dont_use_cs [ get_lib_cells [ list 			$std_cell/DLY* 			$std_cell/CK* 			$std_cell/*\[2-9\]\[0-9\] 			]]
{worst/BUFX20 worst/BUFX24 worst/BUFX30 worst/BUFX36 worst/CKBUFX20 worst/CKBUFX24 worst/CKBUFX30 worst/CKBUFX36 worst/CKINVX20 worst/CKINVX24 worst/CKINVX30 worst/CKINVX36 worst/GA_AOI21 worst/GA_AOI22 worst/GA_OAI21 worst/GA_OAI22 worst/INVX20 worst/INVX24 worst/INVX30 worst/INVX36 worst/CKAND2X1 worst/CKAND2X2 worst/CKAND2X4 worst/CKAND2XL worst/CKAND3X1 worst/CKAND3X2 worst/CKAND3X4 worst/CKAND3XL worst/CKBUFX1 worst/CKBUFX12 worst/CKBUFX16 worst/CKBUFX2 worst/CKBUFX20 worst/CKBUFX24 worst/CKBUFX3 worst/CKBUFX30 worst/CKBUFX36 worst/CKBUFX4 worst/CKBUFX6 worst/CKBUFX8 worst/CKBUFXL worst/CKINVX1 worst/CKINVX12 worst/CKINVX16 worst/CKINVX2 worst/CKINVX20 worst/CKINVX24 worst/CKINVX3 worst/CKINVX30 worst/CKINVX36 worst/CKINVX4 worst/CKINVX6 worst/CKINVX8 worst/CKINVXL worst/CKMUX2X1 worst/CKMUX2X2 worst/CKMUX2X4 worst/CKMUX2XL worst/CKMUX3X1 worst/CKMUX3X2 worst/CKMUX3X4 worst/CKNAND2X1 worst/CKNAND2X12 worst/CKNAND2X2 worst/CKNAND2X4 worst/CKNAND2X6 worst/CKNAND2X8 worst/CKNAND2XL worst/CKNAND3X1 worst/CKNAND3X12 worst/CKNAND3X2 worst/CKNAND3X4 worst/CKNAND3X8 worst/CKNAND3XL worst/CKNOR2X1 worst/CKNOR2X12 worst/CKNOR2X2 worst/CKNOR2X4 worst/CKNOR2X6 worst/CKNOR2X8 worst/CKNOR2XL worst/CKNOR3X1 worst/CKNOR3X12 worst/CKNOR3X2 worst/CKNOR3X4 worst/CKNOR3X8 worst/CKNOR3XL worst/CKOR2X1 worst/CKOR2X2 worst/CKOR2X4 worst/CKOR2XL worst/CKOR3X1 worst/CKOR3X2 worst/CKOR3X4 worst/CKOR3XL worst/DLY1X1 worst/DLY2X1 worst/DLY3X1 worst/DLY4X1}
#			$std_cell/DFXCN1Q #			$std_cell/DFXCN2Q #
set_dont_use $dont_use_cs
1
###########################################
##                DFT
## man test_variables
set test_default_period $period
40
set test_default_strobe [ expr $tRise-5 ]
10
set test_protocol_add_cycle false
false
print_variable_group test
test_allow_clock_reconvergence = "true"
test_capture_clock_skew   = "small_skew"
test_check_port_changes_in_capture = "true"
test_default_bidir_delay  = "0.0"
test_default_delay        = "0.0"
test_default_period       = "40"
test_default_scan_style   = "multiplexed_flip_flop"
test_default_strobe       = "10"
test_default_strobe_width = "0.0"
test_enable_capture_checks = "true"
test_infer_slave_clock_pulse_after_capture = "infer"
test_protocol_add_cycle   = "false"
test_rtldrc_latch_check_style = "default"
test_stil_max_line_length = "72"
test_stil_multiclock_capture_procedures = "true"
test_stil_netlist_format  = "db"
test_write_four_cycle_stil_protocol = "false"
1
###########################################
## Test mode ####
set_dft_signal -view exist -type Constant   -port i_rstz  -active 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view exist -type TestMode   -port atpg_en -active 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view exist -type ScanClock  -port DI_GPIO[4] -timing [ list $tRise $tFall ] -test_mode all_dft
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec  -type ScanClock  -port DI_GPIO[4] -hookup_pin U0_CLK_MUX/Y       -test_mode all_dft
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec  -type ScanEnable -port DI_GPIO[2] -hookup_pin U0_SCAN_EN/Y                                                              -active 1 -usage { clock_gating scan }
Accepted dft signal specification for modes: all_dft
1
set_dft_connect SCAN_CON_1 -source DI_GPIO[2] -type clock_gating_control -target [ list dft_clk ]
Accepted typed DFT connectivity association specification
1
## Scan in / Scan out ####
set_dft_signal -view spec -type ScanDataIn  -port DI_GPIO[0]
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec -type ScanDataOut -port DO_GPIO[5] 
Accepted dft signal specification for modes: all_dft
1
set_scan_path chain_0 -scan_enable  DI_GPIO[2] -complete false               -view spec -scan_data_in DI_GPIO[0] -scan_data_out DO_GPIO[5]
Accepted scan path specification for mode: Internal_scan
1
set_dft_signal -view spec -type ScanDataIn  -port DI_GPIO[1]
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec -type ScanDataOut -port DO_GPIO[6] 
Accepted dft signal specification for modes: all_dft
1
set_scan_path chain_1 -scan_enable  DI_GPIO[2] -complete false               -view spec -scan_data_in DI_GPIO[1] -scan_data_out DO_GPIO[6]
Accepted scan path specification for mode: Internal_scan
1
set_scan_configuration -chain_count 2
Accepted scan configuration for modes: all_dft
1
#  set_scan_configuration -clock_mixing mix_edges -replace false
set_scan_configuration -clock_mixing mix_edges -replace true
Accepted scan configuration for modes: all_dft
1
## AUTOFIX ####
set_dft_configuration -scan enable
Accepted dft configuration specification.
1
set_dft_configuration -fix_bus disable
Accepted dft configuration specification.
1
set_dft_configuration -fix_reset disable
Accepted dft configuration specification.
1
set_dft_configuration -fix_bidirectional enable ;# fix SI from PAD
Accepted dft configuration specification.
1
#  set_dft_configuration -fix_xpropagation enable
#  set_dft_configuration -control_points enable
#  set_dft_configuration -observe_points enable
#  set_dft_configuration -test_points enable
#  set_test_point_configuration -target testability -clock_type dominant #                               -power_saving enable #                               -max_observe_points 32 #                               -max_control_points 32
## Identify tool inserted clock gates ####
set_dft_configuration -connect_clock_gating enable
Accepted dft configuration specification.
1
identify_clock_gating
Warning: A non-unate path in clock network for clock 'dft_clk'
 from pin 'u0_regbank/U466/Y' is detected. (TIM-052)
Warning: IO pad 'IODMURUDA_A0' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'IOBMURUDA_A0' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'IOBMURUDA_A1' is unusable: unknown logic function.  (OPT-1022)
Information: Starting design-scope CG identification (PWR-876)
Warning: Not identifying 'U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, u0_pwm_1_/clk_gate_pwmcnt_reg, u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, u0_pwm_0_/clk_gate_pwmcnt_reg, u0_srambist/u0_bistdat/clk_gate_mem_reg, u0_srambist/u0_bistctl/clk_gate_mem_reg, u0_srambist/clk_gate_adr_reg, u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, u0_regx/u0_reg1E/clk_gate_mem_reg, u0_regx/u0_reg1D/clk_gate_mem_reg, u0_regx/u0_reg1C/clk_gate_mem_reg, u0_regx/u0_reg1B/clk_gate_mem_reg, u0_regx/u0_reg1A/clk_gate_mem_reg, u0_regx/u0_reg19/clk_gate_mem_reg, u0_regx/u0_reg18/clk_gate_mem_reg, u0_regx/u0_tmp18/clk_gate_mem_reg, u0_regx/u0_reg17/clk_gate_mem_reg, u0_regx/u1_reg15/clk_gate_mem_reg, u0_regx/u0_reg15/clk_gate_mem_reg, u0_regx/u0_reg13/clk_gate_mem_reg, u0_regx/u0_reg12/clk_gate_mem_reg, u0_regx/u0_reg07/clk_gate_mem_reg, u0_regx/u0_reg05/clk_gate_mem_reg, u0_regx/u0_reg04/clk_gate_mem_reg, u0_regx/clk_gate_d_lt_gpi_reg, u0_cvctl/u0_sdischg/clk_gate_mem_reg, u0_cvctl/u0_cvofs23/clk_gate_mem_reg, u0_cvctl/u0_cvofs01/clk_gate_mem_reg, u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, u0_cvctl/u0_idac_shift/clk_gate_mem_reg, u0_cvctl/u0_v_comp/clk_gate_mem_reg, u0_cvctl/clk_gate_sdischg_cnt_reg, u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, u0_dacmux/u1_saren/clk_gate_mem_reg, u0_dacmux/u1_dacen/clk_gate_mem_reg, u0_dacmux/u0_isofs/clk_gate_mem_reg, u0_dacmux/u0_adofs/clk_gate_mem_reg, u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, u0_dacmux/u0_daclsb/clk_gate_mem_reg, u0_dacmux/u0_saren/clk_gate_mem_reg, u0_dacmux/u0_dacen/clk_gate_mem_reg, u0_dacmux/u0_dactl/clk_gate_mem_reg, u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, u0_dacmux/u0_compi/clk_gate_mem_reg, u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, u0_updphy/u0_updprl/clk_gate_c0_adr_reg, u0_updphy/u0_updprl/clk_gate_txbuf_reg, u0_updphy/u0_phyff/clk_gate_pshptr_reg, u0_updphy/u0_phyff/clk_gate_mem_reg_33_, u0_updphy/u0_phyff/clk_gate_mem_reg_32_, u0_updphy/u0_phyff/clk_gate_mem_reg_31_, u0_updphy/u0_phyff/clk_gate_mem_reg_30_, u0_updphy/u0_phyff/clk_gate_mem_reg_29_, u0_updphy/u0_phyff/clk_gate_mem_reg_28_, u0_updphy/u0_phyff/clk_gate_mem_reg_27_, u0_updphy/u0_phyff/clk_gate_mem_reg_26_, u0_updphy/u0_phyff/clk_gate_mem_reg_25_, u0_updphy/u0_phyff/clk_gate_mem_reg_24_, u0_updphy/u0_phyff/clk_gate_mem_reg_23_, u0_updphy/u0_phyff/clk_gate_mem_reg_22_, u0_updphy/u0_phyff/clk_gate_mem_reg_21_, u0_updphy/u0_phyff/clk_gate_mem_reg_20_, u0_updphy/u0_phyff/clk_gate_mem_reg_19_, u0_updphy/u0_phyff/clk_gate_mem_reg_18_, u0_updphy/u0_phyff/clk_gate_mem_reg_17_, u0_updphy/u0_phyff/clk_gate_mem_reg_16_, u0_updphy/u0_phyff/clk_gate_mem_reg_15_, u0_updphy/u0_phyff/clk_gate_mem_reg_14_, u0_updphy/u0_phyff/clk_gate_mem_reg_13_, u0_updphy/u0_phyff/clk_gate_mem_reg_12_, u0_updphy/u0_phyff/clk_gate_mem_reg_11_, u0_updphy/u0_phyff/clk_gate_mem_reg_10_, u0_updphy/u0_phyff/clk_gate_mem_reg_9_, u0_updphy/u0_phyff/clk_gate_mem_reg_8_, u0_updphy/u0_phyff/clk_gate_mem_reg_7_, u0_updphy/u0_phyff/clk_gate_mem_reg_6_, u0_updphy/u0_phyff/clk_gate_mem_reg_5_, u0_updphy/u0_phyff/clk_gate_mem_reg_4_, u0_updphy/u0_phyff/clk_gate_mem_reg_3_, u0_updphy/u0_phyff/clk_gate_mem_reg_2_, u0_updphy/u0_phyff/clk_gate_mem_reg_1_, u0_updphy/u0_phyff/clk_gate_mem_reg_0_, u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, u0_updphy/u0_phytx/clk_gate_bytcnt_reg, u0_updphy/u0_phytx/clk_gate_bitcnt_reg, u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, u0_updphy/u0_phyidd/clk_gate_trans0_reg, u0_updphy/u0_phyidd/clk_gate_trans1_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, u0_updphy/u0_phyrx/clk_gate_bcnt_reg, u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, u0_updphy/u0_phyrx/clk_gate_cccnt_reg, u0_updphy/clk_gate_cclow_cnt_reg, u0_i2cslv/clk_gate_lt_ofs_reg, u0_i2cslv/clk_gate_lt_buf_reg, u0_i2cslv/clk_gate_rwbuf_reg, u0_i2cslv/clk_gate_adcnt_reg, u0_i2cslv/clk_gate_cs_bit_reg, u0_regbank/u0_regF6/clk_gate_mem_reg, u0_regbank/u0_regF5/clk_gate_mem_reg, u0_regbank/u0_regE8/clk_gate_mem_reg, u0_regbank/u0_regE7/clk_gate_mem_reg, u0_regbank/u0_regE6/clk_gate_mem_reg, u0_regbank/u0_regE5/clk_gate_mem_reg, u0_regbank/u0_regE4/clk_gate_mem_reg, u0_regbank/u1_regE4/clk_gate_mem_reg, u0_regbank/u0_regE3/clk_gate_mem_reg, u0_regbank/u0_regAF/clk_gate_mem_reg, u0_regbank/u0_regAE/u0/clk_gate_mem_reg, u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, u0_regbank/u0_regAC/clk_gate_mem_reg, u0_regbank/u0_regAB/clk_gate_mem_reg, u0_regbank/u0_regA7/clk_gate_mem_reg, u0_regbank/u0_regA6/clk_gate_mem_reg, u0_regbank/u0_regA5/clk_gate_mem_reg, u0_regbank/u0_regA4/clk_gate_mem_reg, u0_regbank/u0_regA3/clk_gate_mem_reg, u0_regbank/u0_regA2/clk_gate_mem_reg, u0_regbank/u0_regA1/clk_gate_mem_reg, u0_regbank/u0_reg94/clk_gate_mem_reg, u0_regbank/u0_reg8F/clk_gate_mem_reg, u0_regbank/u0_regDF/u0/clk_gate_mem_reg, u0_regbank/u0_regDE/clk_gate_mem_reg, u0_regbank/u0_regD9/clk_gate_mem_reg, u0_regbank/u0_regD7/clk_gate_mem_reg, u0_regbank/u0_regD6/clk_gate_mem_reg, u0_regbank/u0_regD5/clk_gate_mem_reg, u0_regbank/u4_regD4/clk_gate_mem_reg, u0_regbank/u0_regD3/clk_gate_mem_reg, u0_regbank/u0_regD1/clk_gate_mem_reg, u0_regbank/u0_reg31/clk_gate_mem_reg, u0_regbank/u0_reg28/u0/clk_gate_mem_reg, u0_regbank/u0_reg27/clk_gate_mem_reg, u0_regbank/u2_reg26/clk_gate_mem_reg, u0_regbank/u0_reg25/clk_gate_mem_reg, u0_regbank/u0_reg21/clk_gate_mem_reg, u0_regbank/u0_reg20/clk_gate_mem_reg, u0_regbank/u0_reg19/clk_gate_mem_reg, u0_regbank/u0_reg18/clk_gate_mem_reg, u0_regbank/u0_reg15/clk_gate_mem_reg, u0_regbank/u0_reg14/clk_gate_mem_reg, u0_regbank/u0_reg12/clk_gate_mem_reg, u0_regbank/u0_reg11/clk_gate_mem_reg, u0_regbank/u0_reg06/clk_gate_mem_reg, u0_regbank/u0_reg05/clk_gate_mem_reg, u0_regbank/u0_reg04/u0/clk_gate_mem_reg, u0_regbank/u0_reg03/u0/clk_gate_mem_reg, u0_regbank/u0_reg01/clk_gate_mem_reg, u0_regbank/u0_reg00/clk_gate_mem_reg, u0_regbank/clk_gate_rstcnt_reg, u0_ictlr/clk_gate_cs_ft_reg, u0_ictlr/clk_gate_c_adr_reg, u0_ictlr/clk_gate_c_ptr_reg, u0_ictlr/clk_gate_c_buf_reg_0_, u0_ictlr/clk_gate_c_buf_reg_1_, u0_ictlr/clk_gate_c_buf_reg_2_, u0_ictlr/clk_gate_c_buf_reg_3_, u0_ictlr/clk_gate_c_buf_reg_4_, u0_ictlr/clk_gate_c_buf_reg_5_, u0_ictlr/clk_gate_c_buf_reg_6_, u0_ictlr/clk_gate_c_buf_reg_7_, u0_ictlr/clk_gate_c_buf_reg_8_, u0_ictlr/clk_gate_c_buf_reg_9_, u0_ictlr/clk_gate_c_buf_reg_10_, u0_ictlr/clk_gate_c_buf_reg_11_, u0_ictlr/clk_gate_c_buf_reg_12_, u0_ictlr/clk_gate_c_buf_reg_13_, u0_ictlr/clk_gate_c_buf_reg_14_, u0_ictlr/clk_gate_c_buf_reg_15_, u0_ictlr/clk_gate_c_buf_reg_16_, u0_ictlr/clk_gate_c_buf_reg_17_, u0_ictlr/clk_gate_c_buf_reg_18_, u0_ictlr/clk_gate_c_buf_reg_19_, u0_ictlr/clk_gate_c_buf_reg_20_, u0_ictlr/clk_gate_c_buf_reg_21_, u0_ictlr/clk_gate_c_buf_reg_22_, u0_ictlr/clk_gate_c_buf_reg_23_, u0_ictlr/clk_gate_adr_p_reg, u0_ictlr/clk_gate_a_bit_reg, u0_ictlr/clk_gate_wspp_cnt_reg, u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, u0_mcu/u_i2c/clk_gate_fsmsta_reg, u0_mcu/u_i2c/clk_gate_clk_count2_reg, u0_mcu/u_i2c/clk_gate_clk_count1_reg, u0_mcu/u_i2c/clk_gate_framesync_reg, u0_mcu/u_i2c/clk_gate_indelay_reg, u0_mcu/u_i2c/clk_gate_i2cadr_reg, u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, u0_mcu/u_i2c/clk_gate_i2cdat_reg, u0_mcu/u_i2c/clk_gate_i2ccon_reg, u0_mcu/u_isr/clk_gate_intvect_reg_reg, u0_mcu/u_isr/clk_gate_ip1_reg_reg, u0_mcu/u_isr/clk_gate_ip0_reg_reg, u0_mcu/u_isr/clk_gate_ien2_reg_reg, u0_mcu/u_isr/clk_gate_ien1_reg_reg, u0_mcu/u_isr/clk_gate_ien0_reg_reg, u0_mcu/u_watchdog/clk_gate_wdtl_reg, u0_mcu/u_watchdog/clk_gate_wdth_reg, u0_mcu/u_watchdog/clk_gate_pres_16_reg, u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, u0_mcu/u_timer1/clk_gate_th1_s_reg, u0_mcu/u_timer1/clk_gate_tl1_s_reg, u0_mcu/u_timer1/clk_gate_t1_mode_reg, u0_mcu/u_timer0/clk_gate_tl0_s_reg, u0_mcu/u_timer0/clk_gate_th0_s_reg, u0_mcu/u_timer0/clk_gate_t0_ct_reg, u0_mcu/u_serial0/clk_gate_s0buf_r_reg, u0_mcu/u_serial0/clk_gate_r_shift_count_reg, u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, u0_mcu/u_serial0/clk_gate_r_baud_count_reg, u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, u0_mcu/u_serial0/clk_gate_t_baud_count_reg, u0_mcu/u_serial0/clk_gate_tim_baud_reg, u0_mcu/u_serial0/clk_gate_s0relh_s_reg, u0_mcu/u_serial0/clk_gate_s0rell_s_reg, u0_mcu/u_serial0/clk_gate_s0con_s_reg, u0_mcu/u_ports/clk_gate_p0_reg, u0_mcu/u_mdu/clk_gate_md5_s_reg, u0_mcu/u_mdu/clk_gate_md4_s_reg, u0_mcu/u_mdu/clk_gate_md3_s_reg, u0_mcu/u_mdu/clk_gate_md2_s_reg, u0_mcu/u_mdu/clk_gate_md1_s_reg, u0_mcu/u_mdu/clk_gate_md0_s_reg, u0_mcu/u_mdu/clk_gate_arcon_s_reg, u0_mcu/u_cpu/clk_gate_divtempreg_reg, u0_mcu/u_cpu/clk_gate_multempreg_reg, u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, u0_mcu/u_cpu/clk_gate_waitcnt_reg, u0_mcu/u_cpu/clk_gate_temp_reg, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, u0_mcu/u_cpu/clk_gate_bitno_reg, u0_mcu/u_cpu/clk_gate_instr_reg, u0_mcu/u_cpu/clk_gate_finishmul_reg, clk_gate_d_dodat_reg}
1
set_dft_insertion_configuration -preserve_design_name true -synthesis_optimization none -map_effort low
Accepted insert_dft configuration specification.
1
## Test Protocal creation ####
create_test_protocol -infer_asynch -infer_clock
In mode: all_dft...
Warning: The trip points for the library named STX018SIO1P4M_WORST differ from those in the library named MSL18B_1536X8_RW10TM4_16_20210603_worst_syn. (TIM-164)

Information: Starting test protocol creation. (TEST-219)
  ...inferring clock signals...
Information: Inferred system/test clock port DI_GPIO[4] (15.0,35.0). (TEST-260)
  ...inferring asynchronous signals...
1
dft_drc -pre_dft -verbose ;# > rpt/dft_drc_prescan.rpt
In mode: all_dft...
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'core_a0'. (PWR-757)
Warning: Not identifying 'U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, u0_pwm_1_/clk_gate_pwmcnt_reg, u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, u0_pwm_0_/clk_gate_pwmcnt_reg, u0_srambist/u0_bistdat/clk_gate_mem_reg, u0_srambist/u0_bistctl/clk_gate_mem_reg, u0_srambist/clk_gate_adr_reg, u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, u0_regx/u0_reg1E/clk_gate_mem_reg, u0_regx/u0_reg1D/clk_gate_mem_reg, u0_regx/u0_reg1C/clk_gate_mem_reg, u0_regx/u0_reg1B/clk_gate_mem_reg, u0_regx/u0_reg1A/clk_gate_mem_reg, u0_regx/u0_reg19/clk_gate_mem_reg, u0_regx/u0_reg18/clk_gate_mem_reg, u0_regx/u0_tmp18/clk_gate_mem_reg, u0_regx/u0_reg17/clk_gate_mem_reg, u0_regx/u1_reg15/clk_gate_mem_reg, u0_regx/u0_reg15/clk_gate_mem_reg, u0_regx/u0_reg13/clk_gate_mem_reg, u0_regx/u0_reg12/clk_gate_mem_reg, u0_regx/u0_reg07/clk_gate_mem_reg, u0_regx/u0_reg05/clk_gate_mem_reg, u0_regx/u0_reg04/clk_gate_mem_reg, u0_regx/clk_gate_d_lt_gpi_reg, u0_cvctl/u0_sdischg/clk_gate_mem_reg, u0_cvctl/u0_cvofs23/clk_gate_mem_reg, u0_cvctl/u0_cvofs01/clk_gate_mem_reg, u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, u0_cvctl/u0_idac_shift/clk_gate_mem_reg, u0_cvctl/u0_v_comp/clk_gate_mem_reg, u0_cvctl/clk_gate_sdischg_cnt_reg, u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, u0_dacmux/u1_saren/clk_gate_mem_reg, u0_dacmux/u1_dacen/clk_gate_mem_reg, u0_dacmux/u0_isofs/clk_gate_mem_reg, u0_dacmux/u0_adofs/clk_gate_mem_reg, u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, u0_dacmux/u0_daclsb/clk_gate_mem_reg, u0_dacmux/u0_saren/clk_gate_mem_reg, u0_dacmux/u0_dacen/clk_gate_mem_reg, u0_dacmux/u0_dactl/clk_gate_mem_reg, u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, u0_dacmux/u0_compi/clk_gate_mem_reg, u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, u0_updphy/u0_updprl/clk_gate_c0_adr_reg, u0_updphy/u0_updprl/clk_gate_txbuf_reg, u0_updphy/u0_phyff/clk_gate_pshptr_reg, u0_updphy/u0_phyff/clk_gate_mem_reg_33_, u0_updphy/u0_phyff/clk_gate_mem_reg_32_, u0_updphy/u0_phyff/clk_gate_mem_reg_31_, u0_updphy/u0_phyff/clk_gate_mem_reg_30_, u0_updphy/u0_phyff/clk_gate_mem_reg_29_, u0_updphy/u0_phyff/clk_gate_mem_reg_28_, u0_updphy/u0_phyff/clk_gate_mem_reg_27_, u0_updphy/u0_phyff/clk_gate_mem_reg_26_, u0_updphy/u0_phyff/clk_gate_mem_reg_25_, u0_updphy/u0_phyff/clk_gate_mem_reg_24_, u0_updphy/u0_phyff/clk_gate_mem_reg_23_, u0_updphy/u0_phyff/clk_gate_mem_reg_22_, u0_updphy/u0_phyff/clk_gate_mem_reg_21_, u0_updphy/u0_phyff/clk_gate_mem_reg_20_, u0_updphy/u0_phyff/clk_gate_mem_reg_19_, u0_updphy/u0_phyff/clk_gate_mem_reg_18_, u0_updphy/u0_phyff/clk_gate_mem_reg_17_, u0_updphy/u0_phyff/clk_gate_mem_reg_16_, u0_updphy/u0_phyff/clk_gate_mem_reg_15_, u0_updphy/u0_phyff/clk_gate_mem_reg_14_, u0_updphy/u0_phyff/clk_gate_mem_reg_13_, u0_updphy/u0_phyff/clk_gate_mem_reg_12_, u0_updphy/u0_phyff/clk_gate_mem_reg_11_, u0_updphy/u0_phyff/clk_gate_mem_reg_10_, u0_updphy/u0_phyff/clk_gate_mem_reg_9_, u0_updphy/u0_phyff/clk_gate_mem_reg_8_, u0_updphy/u0_phyff/clk_gate_mem_reg_7_, u0_updphy/u0_phyff/clk_gate_mem_reg_6_, u0_updphy/u0_phyff/clk_gate_mem_reg_5_, u0_updphy/u0_phyff/clk_gate_mem_reg_4_, u0_updphy/u0_phyff/clk_gate_mem_reg_3_, u0_updphy/u0_phyff/clk_gate_mem_reg_2_, u0_updphy/u0_phyff/clk_gate_mem_reg_1_, u0_updphy/u0_phyff/clk_gate_mem_reg_0_, u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, u0_updphy/u0_phytx/clk_gate_bytcnt_reg, u0_updphy/u0_phytx/clk_gate_bitcnt_reg, u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, u0_updphy/u0_phyidd/clk_gate_trans0_reg, u0_updphy/u0_phyidd/clk_gate_trans1_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, u0_updphy/u0_phyrx/clk_gate_bcnt_reg, u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, u0_updphy/u0_phyrx/clk_gate_cccnt_reg, u0_updphy/clk_gate_cclow_cnt_reg, u0_i2cslv/clk_gate_lt_ofs_reg, u0_i2cslv/clk_gate_lt_buf_reg, u0_i2cslv/clk_gate_rwbuf_reg, u0_i2cslv/clk_gate_adcnt_reg, u0_i2cslv/clk_gate_cs_bit_reg, u0_regbank/u0_regF6/clk_gate_mem_reg, u0_regbank/u0_regF5/clk_gate_mem_reg, u0_regbank/u0_regE8/clk_gate_mem_reg, u0_regbank/u0_regE7/clk_gate_mem_reg, u0_regbank/u0_regE6/clk_gate_mem_reg, u0_regbank/u0_regE5/clk_gate_mem_reg, u0_regbank/u0_regE4/clk_gate_mem_reg, u0_regbank/u1_regE4/clk_gate_mem_reg, u0_regbank/u0_regE3/clk_gate_mem_reg, u0_regbank/u0_regAF/clk_gate_mem_reg, u0_regbank/u0_regAE/u0/clk_gate_mem_reg, u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, u0_regbank/u0_regAC/clk_gate_mem_reg, u0_regbank/u0_regAB/clk_gate_mem_reg, u0_regbank/u0_regA7/clk_gate_mem_reg, u0_regbank/u0_regA6/clk_gate_mem_reg, u0_regbank/u0_regA5/clk_gate_mem_reg, u0_regbank/u0_regA4/clk_gate_mem_reg, u0_regbank/u0_regA3/clk_gate_mem_reg, u0_regbank/u0_regA2/clk_gate_mem_reg, u0_regbank/u0_regA1/clk_gate_mem_reg, u0_regbank/u0_reg94/clk_gate_mem_reg, u0_regbank/u0_reg8F/clk_gate_mem_reg, u0_regbank/u0_regDF/u0/clk_gate_mem_reg, u0_regbank/u0_regDE/clk_gate_mem_reg, u0_regbank/u0_regD9/clk_gate_mem_reg, u0_regbank/u0_regD7/clk_gate_mem_reg, u0_regbank/u0_regD6/clk_gate_mem_reg, u0_regbank/u0_regD5/clk_gate_mem_reg, u0_regbank/u4_regD4/clk_gate_mem_reg, u0_regbank/u0_regD3/clk_gate_mem_reg, u0_regbank/u0_regD1/clk_gate_mem_reg, u0_regbank/u0_reg31/clk_gate_mem_reg, u0_regbank/u0_reg28/u0/clk_gate_mem_reg, u0_regbank/u0_reg27/clk_gate_mem_reg, u0_regbank/u2_reg26/clk_gate_mem_reg, u0_regbank/u0_reg25/clk_gate_mem_reg, u0_regbank/u0_reg21/clk_gate_mem_reg, u0_regbank/u0_reg20/clk_gate_mem_reg, u0_regbank/u0_reg19/clk_gate_mem_reg, u0_regbank/u0_reg18/clk_gate_mem_reg, u0_regbank/u0_reg15/clk_gate_mem_reg, u0_regbank/u0_reg14/clk_gate_mem_reg, u0_regbank/u0_reg12/clk_gate_mem_reg, u0_regbank/u0_reg11/clk_gate_mem_reg, u0_regbank/u0_reg06/clk_gate_mem_reg, u0_regbank/u0_reg05/clk_gate_mem_reg, u0_regbank/u0_reg04/u0/clk_gate_mem_reg, u0_regbank/u0_reg03/u0/clk_gate_mem_reg, u0_regbank/u0_reg01/clk_gate_mem_reg, u0_regbank/u0_reg00/clk_gate_mem_reg, u0_regbank/clk_gate_rstcnt_reg, u0_ictlr/clk_gate_cs_ft_reg, u0_ictlr/clk_gate_c_adr_reg, u0_ictlr/clk_gate_c_ptr_reg, u0_ictlr/clk_gate_c_buf_reg_0_, u0_ictlr/clk_gate_c_buf_reg_1_, u0_ictlr/clk_gate_c_buf_reg_2_, u0_ictlr/clk_gate_c_buf_reg_3_, u0_ictlr/clk_gate_c_buf_reg_4_, u0_ictlr/clk_gate_c_buf_reg_5_, u0_ictlr/clk_gate_c_buf_reg_6_, u0_ictlr/clk_gate_c_buf_reg_7_, u0_ictlr/clk_gate_c_buf_reg_8_, u0_ictlr/clk_gate_c_buf_reg_9_, u0_ictlr/clk_gate_c_buf_reg_10_, u0_ictlr/clk_gate_c_buf_reg_11_, u0_ictlr/clk_gate_c_buf_reg_12_, u0_ictlr/clk_gate_c_buf_reg_13_, u0_ictlr/clk_gate_c_buf_reg_14_, u0_ictlr/clk_gate_c_buf_reg_15_, u0_ictlr/clk_gate_c_buf_reg_16_, u0_ictlr/clk_gate_c_buf_reg_17_, u0_ictlr/clk_gate_c_buf_reg_18_, u0_ictlr/clk_gate_c_buf_reg_19_, u0_ictlr/clk_gate_c_buf_reg_20_, u0_ictlr/clk_gate_c_buf_reg_21_, u0_ictlr/clk_gate_c_buf_reg_22_, u0_ictlr/clk_gate_c_buf_reg_23_, u0_ictlr/clk_gate_adr_p_reg, u0_ictlr/clk_gate_a_bit_reg, u0_ictlr/clk_gate_wspp_cnt_reg, u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, u0_mcu/u_i2c/clk_gate_fsmsta_reg, u0_mcu/u_i2c/clk_gate_clk_count2_reg, u0_mcu/u_i2c/clk_gate_clk_count1_reg, u0_mcu/u_i2c/clk_gate_framesync_reg, u0_mcu/u_i2c/clk_gate_indelay_reg, u0_mcu/u_i2c/clk_gate_i2cadr_reg, u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, u0_mcu/u_i2c/clk_gate_i2cdat_reg, u0_mcu/u_i2c/clk_gate_i2ccon_reg, u0_mcu/u_isr/clk_gate_intvect_reg_reg, u0_mcu/u_isr/clk_gate_ip1_reg_reg, u0_mcu/u_isr/clk_gate_ip0_reg_reg, u0_mcu/u_isr/clk_gate_ien2_reg_reg, u0_mcu/u_isr/clk_gate_ien1_reg_reg, u0_mcu/u_isr/clk_gate_ien0_reg_reg, u0_mcu/u_watchdog/clk_gate_wdtl_reg, u0_mcu/u_watchdog/clk_gate_wdth_reg, u0_mcu/u_watchdog/clk_gate_pres_16_reg, u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, u0_mcu/u_timer1/clk_gate_th1_s_reg, u0_mcu/u_timer1/clk_gate_tl1_s_reg, u0_mcu/u_timer1/clk_gate_t1_mode_reg, u0_mcu/u_timer0/clk_gate_tl0_s_reg, u0_mcu/u_timer0/clk_gate_th0_s_reg, u0_mcu/u_timer0/clk_gate_t0_ct_reg, u0_mcu/u_serial0/clk_gate_s0buf_r_reg, u0_mcu/u_serial0/clk_gate_r_shift_count_reg, u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, u0_mcu/u_serial0/clk_gate_r_baud_count_reg, u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, u0_mcu/u_serial0/clk_gate_t_baud_count_reg, u0_mcu/u_serial0/clk_gate_tim_baud_reg, u0_mcu/u_serial0/clk_gate_s0relh_s_reg, u0_mcu/u_serial0/clk_gate_s0rell_s_reg, u0_mcu/u_serial0/clk_gate_s0con_s_reg, u0_mcu/u_ports/clk_gate_p0_reg, u0_mcu/u_mdu/clk_gate_md5_s_reg, u0_mcu/u_mdu/clk_gate_md4_s_reg, u0_mcu/u_mdu/clk_gate_md3_s_reg, u0_mcu/u_mdu/clk_gate_md2_s_reg, u0_mcu/u_mdu/clk_gate_md1_s_reg, u0_mcu/u_mdu/clk_gate_md0_s_reg, u0_mcu/u_mdu/clk_gate_arcon_s_reg, u0_mcu/u_cpu/clk_gate_divtempreg_reg, u0_mcu/u_cpu/clk_gate_multempreg_reg, u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, u0_mcu/u_cpu/clk_gate_waitcnt_reg, u0_mcu/u_cpu/clk_gate_temp_reg, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, u0_mcu/u_cpu/clk_gate_bitno_reg, u0_mcu/u_cpu/clk_gate_instr_reg, u0_mcu/u_cpu/clk_gate_finishmul_reg, clk_gate_d_dodat_reg}

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...

Scan equivalent mappings for target library are:

	DFFSRQXXL -> SDFFSRQXXL SDFFSRQXX4 SDFFSRQXX2 SDFFSRQXX1 
	DFFSRQXX4 -> SDFFSRQXXL SDFFSRQXX4 SDFFSRQXX2 SDFFSRQXX1 
	DFFSRQXX2 -> SDFFSRQXXL SDFFSRQXX4 SDFFSRQXX2 SDFFSRQXX1 
	DFFSRQXX1 -> SDFFSRQXXL SDFFSRQXX4 SDFFSRQXX2 SDFFSRQXX1 
	DFFSRQXL -> SDFFSRQXL SDFFSRQX4 SDFFSRQX2 SDFFSRQX1 
	DFFSRQX4 -> SDFFSRQXL SDFFSRQX4 SDFFSRQX2 SDFFSRQX1 
	DFFSRQX2 -> SDFFSRQXL SDFFSRQX4 SDFFSRQX2 SDFFSRQX1 
	DFFSRQX1 -> SDFFSRQXL SDFFSRQX4 SDFFSRQX2 SDFFSRQX1 
	DFFSQXXL -> SDFFSQXXL SDFFSQXX4 SDFFSQXX2 SDFFSQXX1 
	DFFSQXX4 -> SDFFSQXXL SDFFSQXX4 SDFFSQXX2 SDFFSQXX1 
	DFFSQXX2 -> SDFFSQXXL SDFFSQXX4 SDFFSQXX2 SDFFSQXX1 
	DFFSQXX1 -> SDFFSQXXL SDFFSQXX4 SDFFSQXX2 SDFFSQXX1 
	DFFSQXL  -> SDFFSQXL SDFFSQX4 SDFFSQX2 SDFFSQX1 
	DFFSQX4  -> SDFFSQXL SDFFSQX4 SDFFSQX2 SDFFSQX1 
	DFFSQX2  -> SDFFSQXL SDFFSQX4 SDFFSQX2 SDFFSQX1 
	DFFSQX1  -> SDFFSQXL SDFFSQX4 SDFFSQX2 SDFFSQX1 
	DFFRQXXL -> SDFFRQXXL SDFFRQXX4 SDFFRQXX2 SDFFRQXX1 
	DFFRQXX4 -> SDFFRQXXL SDFFRQXX4 SDFFRQXX2 SDFFRQXX1 
	DFFRQXX2 -> SDFFRQXXL SDFFRQXX4 SDFFRQXX2 SDFFRQXX1 
	DFFRQXX1 -> SDFFRQXXL SDFFRQXX4 SDFFRQXX2 SDFFRQXX1 
	DFFRQXL  -> SDFFRQXL SDFFRQX4 SDFFRQX2 SDFFRQX1 
	DFFRQX4  -> SDFFRQXL SDFFRQX4 SDFFRQX2 SDFFRQX1 
	DFFRQX2  -> SDFFRQXL SDFFRQX4 SDFFRQX2 SDFFRQX1 
	DFFRQX1  -> SDFFRQXL SDFFRQX4 SDFFRQX2 SDFFRQX1 
	DFFQXXL  -> SDFFQXXL SDFFQXX4 SDFFQXX2 SDFFQXX1 
	DFFQXX4  -> SDFFQXXL SDFFQXX4 SDFFQXX2 SDFFQXX1 
	DFFQXX2  -> SDFFQXXL SDFFQXX4 SDFFQXX2 SDFFQXX1 
	DFFQXX1  -> SDFFQXXL SDFFQXX4 SDFFQXX2 SDFFQXX1 
	DFFQXL   -> SDFFQXL SDFFQX4 SDFFQX2 SDFFQX1 
	DFFQX4   -> SDFFQXL SDFFQX4 SDFFQX2 SDFFQX1 
	DFFQX2   -> SDFFQXL SDFFQX4 SDFFQX2 SDFFQX1 
	DFFQX1   -> SDFFQXL SDFFQX4 SDFFQX2 SDFFQX1 
	DFFNSRQXXL -> SDFFNSRQXXL SDFFNSRQXX4 SDFFNSRQXX2 SDFFNSRQXX1 
	DFFNSRQXX4 -> SDFFNSRQXXL SDFFNSRQXX4 SDFFNSRQXX2 SDFFNSRQXX1 
	DFFNSRQXX2 -> SDFFNSRQXXL SDFFNSRQXX4 SDFFNSRQXX2 SDFFNSRQXX1 
	DFFNSRQXX1 -> SDFFNSRQXXL SDFFNSRQXX4 SDFFNSRQXX2 SDFFNSRQXX1 
	DFFNSRQXL -> SDFFNSRQXL SDFFNSRQX4 SDFFNSRQX2 SDFFNSRQX1 
	DFFNSRQX4 -> SDFFNSRQXL SDFFNSRQX4 SDFFNSRQX2 SDFFNSRQX1 
	DFFNSRQX2 -> SDFFNSRQXL SDFFNSRQX4 SDFFNSRQX2 SDFFNSRQX1 
	DFFNSRQX1 -> SDFFNSRQXL SDFFNSRQX4 SDFFNSRQX2 SDFFNSRQX1 
	DFFNSQXXL -> SDFFNSQXXL SDFFNSQXX4 SDFFNSQXX2 SDFFNSQXX1 
	DFFNSQXX4 -> SDFFNSQXXL SDFFNSQXX4 SDFFNSQXX2 SDFFNSQXX1 
	DFFNSQXX2 -> SDFFNSQXXL SDFFNSQXX4 SDFFNSQXX2 SDFFNSQXX1 
	DFFNSQXX1 -> SDFFNSQXXL SDFFNSQXX4 SDFFNSQXX2 SDFFNSQXX1 
	DFFNSQXL -> SDFFNSQXL SDFFNSQX4 SDFFNSQX2 SDFFNSQX1 
	DFFNSQX4 -> SDFFNSQXL SDFFNSQX4 SDFFNSQX2 SDFFNSQX1 
	DFFNSQX2 -> SDFFNSQXL SDFFNSQX4 SDFFNSQX2 SDFFNSQX1 
	DFFNSQX1 -> SDFFNSQXL SDFFNSQX4 SDFFNSQX2 SDFFNSQX1 
	DFFNRQXXL -> SDFFNRQXXL SDFFNRQXX4 SDFFNRQXX2 SDFFNRQXX1 
	DFFNRQXX4 -> SDFFNRQXXL SDFFNRQXX4 SDFFNRQXX2 SDFFNRQXX1 
	DFFNRQXX2 -> SDFFNRQXXL SDFFNRQXX4 SDFFNRQXX2 SDFFNRQXX1 
	DFFNRQXX1 -> SDFFNRQXXL SDFFNRQXX4 SDFFNRQXX2 SDFFNRQXX1 
	DFFNRQXL -> SDFFNRQXL SDFFNRQX4 SDFFNRQX2 SDFFNRQX1 
	DFFNRQX4 -> SDFFNRQXL SDFFNRQX4 SDFFNRQX2 SDFFNRQX1 
	DFFNRQX2 -> SDFFNRQXL SDFFNRQX4 SDFFNRQX2 SDFFNRQX1 
	DFFNRQX1 -> SDFFNRQXL SDFFNRQX4 SDFFNRQX2 SDFFNRQX1 
	DFFNQXXL -> SDFFNQXXL SDFFNQXX4 SDFFNQXX2 SDFFNQXX1 
	DFFNQXX4 -> SDFFNQXXL SDFFNQXX4 SDFFNQXX2 SDFFNQXX1 
	DFFNQXX2 -> SDFFNQXXL SDFFNQXX4 SDFFNQXX2 SDFFNQXX1 
	DFFNQXX1 -> SDFFNQXXL SDFFNQXX4 SDFFNQXX2 SDFFNQXX1 
	DFFNQXL  -> SDFFNQXL SDFFNQX4 SDFFNQX2 SDFFNQX1 
	DFFNQX4  -> SDFFNQXL SDFFNQX4 SDFFNQX2 SDFFNQX1 
	DFFNQX2  -> SDFFNQXL SDFFNQX4 SDFFNQX2 SDFFNQX1 
	DFFNQX1  -> SDFFNQXL SDFFNQX4 SDFFNQX2 SDFFNQX1 

  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: No scan equivalent exists for cell r_lt_gpi_reg_1_ (DLNQX1). (TEST-120)
Information: Cells with this violation : r_lt_gpi_reg_0_, r_lt_gpi_reg_1_, r_lt_gpi_reg_2_, r_lt_gpi_reg_3_. (TEST-283)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_ictlr/ck_n_reg_0_. (D14-1)
         Source of violation: input C of DFF u0_ictlr/cs_ft_reg_3_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_ictlr/cs_n_reg. (D14-2)
         Source of violation: input C of DFF u0_ictlr/cs_ft_reg_0_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_ictlr/ck_n_reg_1_. (D14-3)
         Source of violation: input C of DFF u0_ictlr/cs_ft_reg_3_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_regbank/osc_gate_n_reg_0_. (D14-4)
         Source of violation: input C of DFF u0_regbank/oscdwn_shft_reg_2_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_dac2sar/sh_rst_n_reg. (D14-5)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/cs_mux_reg_5_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_0_. (D14-6)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_0_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_1_. (D14-7)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_1_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_2_. (D14-8)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_2_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_3_. (D14-9)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_3_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_4_. (D14-10)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_4_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_5_. (D14-11)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_5_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_6_. (D14-12)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_6_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_7_. (D14-13)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_7_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_8_. (D14-14)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_8_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_9_. (D14-15)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_9_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_10_. (D14-16)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_10_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_11_. (D14-17)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_11_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_12_. (D14-18)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_12_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_13_. (D14-19)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_13_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_14_. (D14-20)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_14_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_15_. (D14-21)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_15_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_16_. (D14-22)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_16_.
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_dacmux/u0_shmux/neg_dacis_reg_17_. (D14-23)
         Source of violation: input C of DFF u0_dacmux/u0_shmux/r_dacis_reg_17_.
Warning: Clock gating cell clk_gate_d_dodat_reg has unconnected test pin. (TEST-130)
Information: Cells with this violation : clk_gate_d_dodat_reg, u0_cvctl/clk_gate_sdischg_cnt_reg, u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, u0_cvctl/u0_cvofs01/clk_gate_mem_reg, u0_cvctl/u0_cvofs23/clk_gate_mem_reg, u0_cvctl/u0_idac_shift/clk_gate_mem_reg, u0_cvctl/u0_sdischg/clk_gate_mem_reg, u0_cvctl/u0_v_comp/clk_gate_mem_reg, u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, u0_dacmux/u0_adofs/clk_gate_mem_reg, u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, u0_dacmux/u0_compi/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, u0_dacmux/u0_dacen/clk_gate_mem_reg, u0_dacmux/u0_daclsb/clk_gate_mem_reg, u0_dacmux/u0_dactl/clk_gate_mem_reg, u0_dacmux/u0_isofs/clk_gate_mem_reg, u0_dacmux/u0_saren/clk_gate_mem_reg, u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, u0_dacmux/u1_dacen/clk_gate_mem_reg, u0_dacmux/u1_saren/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, u0_i2cslv/clk_gate_adcnt_reg, u0_i2cslv/clk_gate_cs_bit_reg, u0_i2cslv/clk_gate_lt_buf_reg, u0_i2cslv/clk_gate_lt_ofs_reg, u0_i2cslv/clk_gate_rwbuf_reg, u0_ictlr/clk_gate_a_bit_reg, u0_ictlr/clk_gate_adr_p_reg, u0_ictlr/clk_gate_c_adr_reg, u0_ictlr/clk_gate_c_buf_reg_0_, u0_ictlr/clk_gate_c_buf_reg_1_, u0_ictlr/clk_gate_c_buf_reg_2_, u0_ictlr/clk_gate_c_buf_reg_3_, u0_ictlr/clk_gate_c_buf_reg_4_, u0_ictlr/clk_gate_c_buf_reg_5_, u0_ictlr/clk_gate_c_buf_reg_6_, u0_ictlr/clk_gate_c_buf_reg_7_, u0_ictlr/clk_gate_c_buf_reg_8_, u0_ictlr/clk_gate_c_buf_reg_9_, u0_ictlr/clk_gate_c_buf_reg_10_, u0_ictlr/clk_gate_c_buf_reg_11_, u0_ictlr/clk_gate_c_buf_reg_12_, u0_ictlr/clk_gate_c_buf_reg_13_, u0_ictlr/clk_gate_c_buf_reg_14_, u0_ictlr/clk_gate_c_buf_reg_15_, u0_ictlr/clk_gate_c_buf_reg_16_, u0_ictlr/clk_gate_c_buf_reg_17_, u0_ictlr/clk_gate_c_buf_reg_18_, u0_ictlr/clk_gate_c_buf_reg_19_, u0_ictlr/clk_gate_c_buf_reg_20_, u0_ictlr/clk_gate_c_buf_reg_21_, u0_ictlr/clk_gate_c_buf_reg_22_, u0_ictlr/clk_gate_c_buf_reg_23_, u0_ictlr/clk_gate_c_ptr_reg, u0_ictlr/clk_gate_cs_ft_reg, u0_ictlr/clk_gate_wspp_cnt_reg, u0_mcu/u_cpu/clk_gate_bitno_reg, u0_mcu/u_cpu/clk_gate_divtempreg_reg, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, u0_mcu/u_cpu/clk_gate_finishmul_reg, u0_mcu/u_cpu/clk_gate_instr_reg, u0_mcu/u_cpu/clk_gate_multempreg_reg, u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, u0_mcu/u_cpu/clk_gate_temp_reg, u0_mcu/u_cpu/clk_gate_waitcnt_reg, u0_mcu/u_i2c/clk_gate_clk_count1_reg, u0_mcu/u_i2c/clk_gate_clk_count2_reg, u0_mcu/u_i2c/clk_gate_framesync_reg, u0_mcu/u_i2c/clk_gate_fsmsta_reg, u0_mcu/u_i2c/clk_gate_i2cadr_reg, u0_mcu/u_i2c/clk_gate_i2ccon_reg, u0_mcu/u_i2c/clk_gate_i2cdat_reg, u0_mcu/u_i2c/clk_gate_indelay_reg, u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, u0_mcu/u_isr/clk_gate_ien0_reg_reg, u0_mcu/u_isr/clk_gate_ien1_reg_reg, u0_mcu/u_isr/clk_gate_ien2_reg_reg, u0_mcu/u_isr/clk_gate_intvect_reg_reg, u0_mcu/u_isr/clk_gate_ip0_reg_reg, u0_mcu/u_isr/clk_gate_ip1_reg_reg, u0_mcu/u_mdu/clk_gate_arcon_s_reg, u0_mcu/u_mdu/clk_gate_md0_s_reg, u0_mcu/u_mdu/clk_gate_md1_s_reg, u0_mcu/u_mdu/clk_gate_md2_s_reg, u0_mcu/u_mdu/clk_gate_md3_s_reg, u0_mcu/u_mdu/clk_gate_md4_s_reg, u0_mcu/u_mdu/clk_gate_md5_s_reg, u0_mcu/u_ports/clk_gate_p0_reg, u0_mcu/u_serial0/clk_gate_r_baud_count_reg, u0_mcu/u_serial0/clk_gate_r_shift_count_reg, u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, u0_mcu/u_serial0/clk_gate_s0buf_r_reg, u0_mcu/u_serial0/clk_gate_s0con_s_reg, u0_mcu/u_serial0/clk_gate_s0relh_s_reg, u0_mcu/u_serial0/clk_gate_s0rell_s_reg, u0_mcu/u_serial0/clk_gate_t_baud_count_reg, u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, u0_mcu/u_serial0/clk_gate_tim_baud_reg, u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, u0_mcu/u_timer0/clk_gate_t0_ct_reg, u0_mcu/u_timer0/clk_gate_th0_s_reg, u0_mcu/u_timer0/clk_gate_tl0_s_reg, u0_mcu/u_timer1/clk_gate_t1_mode_reg, u0_mcu/u_timer1/clk_gate_th1_s_reg, u0_mcu/u_timer1/clk_gate_tl1_s_reg, u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, u0_mcu/u_watchdog/clk_gate_pres_16_reg, u0_mcu/u_watchdog/clk_gate_wdth_reg, u0_mcu/u_watchdog/clk_gate_wdtl_reg, u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, u0_pwm_0_/clk_gate_pwmcnt_reg, u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, u0_pwm_1_/clk_gate_pwmcnt_reg, u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, u0_regbank/clk_gate_rstcnt_reg, u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, u0_regbank/u0_reg00/clk_gate_mem_reg, u0_regbank/u0_reg01/clk_gate_mem_reg, u0_regbank/u0_reg03/u0/clk_gate_mem_reg, u0_regbank/u0_reg04/u0/clk_gate_mem_reg, u0_regbank/u0_reg05/clk_gate_mem_reg, u0_regbank/u0_reg06/clk_gate_mem_reg, u0_regbank/u0_reg8F/clk_gate_mem_reg, u0_regbank/u0_reg11/clk_gate_mem_reg, u0_regbank/u0_reg12/clk_gate_mem_reg, u0_regbank/u0_reg14/clk_gate_mem_reg, u0_regbank/u0_reg15/clk_gate_mem_reg, u0_regbank/u0_reg18/clk_gate_mem_reg, u0_regbank/u0_reg19/clk_gate_mem_reg, u0_regbank/u0_reg20/clk_gate_mem_reg, u0_regbank/u0_reg21/clk_gate_mem_reg, u0_regbank/u0_reg25/clk_gate_mem_reg, u0_regbank/u0_reg27/clk_gate_mem_reg, u0_regbank/u0_reg28/u0/clk_gate_mem_reg, u0_regbank/u0_reg31/clk_gate_mem_reg, u0_regbank/u0_reg94/clk_gate_mem_reg, u0_regbank/u0_regA1/clk_gate_mem_reg, u0_regbank/u0_regA2/clk_gate_mem_reg, u0_regbank/u0_regA3/clk_gate_mem_reg, u0_regbank/u0_regA4/clk_gate_mem_reg, u0_regbank/u0_regA5/clk_gate_mem_reg, u0_regbank/u0_regA6/clk_gate_mem_reg, u0_regbank/u0_regA7/clk_gate_mem_reg, u0_regbank/u0_regAB/clk_gate_mem_reg, u0_regbank/u0_regAC/clk_gate_mem_reg, u0_regbank/u0_regAE/u0/clk_gate_mem_reg, u0_regbank/u0_regAF/clk_gate_mem_reg, u0_regbank/u0_regD1/clk_gate_mem_reg, u0_regbank/u0_regD3/clk_gate_mem_reg, u0_regbank/u0_regD5/clk_gate_mem_reg, u0_regbank/u0_regD6/clk_gate_mem_reg, u0_regbank/u0_regD7/clk_gate_mem_reg, u0_regbank/u0_regD9/clk_gate_mem_reg, u0_regbank/u0_regDE/clk_gate_mem_reg, u0_regbank/u0_regDF/u0/clk_gate_mem_reg, u0_regbank/u0_regE3/clk_gate_mem_reg, u0_regbank/u0_regE4/clk_gate_mem_reg, u0_regbank/u0_regE5/clk_gate_mem_reg, u0_regbank/u0_regE6/clk_gate_mem_reg, u0_regbank/u0_regE7/clk_gate_mem_reg, u0_regbank/u0_regE8/clk_gate_mem_reg, u0_regbank/u0_regF5/clk_gate_mem_reg, u0_regbank/u0_regF6/clk_gate_mem_reg, u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, u0_regbank/u1_regE4/clk_gate_mem_reg, u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, u0_regbank/u2_reg26/clk_gate_mem_reg, u0_regbank/u4_regD4/clk_gate_mem_reg, u0_regx/clk_gate_d_lt_gpi_reg, u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, u0_regx/u0_reg1A/clk_gate_mem_reg, u0_regx/u0_reg1B/clk_gate_mem_reg, u0_regx/u0_reg1C/clk_gate_mem_reg, u0_regx/u0_reg1D/clk_gate_mem_reg, u0_regx/u0_reg1E/clk_gate_mem_reg, u0_regx/u0_reg04/clk_gate_mem_reg, u0_regx/u0_reg05/clk_gate_mem_reg, u0_regx/u0_reg07/clk_gate_mem_reg, u0_regx/u0_reg12/clk_gate_mem_reg, u0_regx/u0_reg13/clk_gate_mem_reg, u0_regx/u0_reg15/clk_gate_mem_reg, u0_regx/u0_reg17/clk_gate_mem_reg, u0_regx/u0_reg18/clk_gate_mem_reg, u0_regx/u0_reg19/clk_gate_mem_reg, u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, u0_regx/u0_tmp18/clk_gate_mem_reg, u0_regx/u1_reg15/clk_gate_mem_reg, u0_srambist/clk_gate_adr_reg, u0_srambist/u0_bistctl/clk_gate_mem_reg, u0_srambist/u0_bistdat/clk_gate_mem_reg, u0_updphy/clk_gate_cclow_cnt_reg, u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, u0_updphy/u0_phyff/clk_gate_mem_reg_0_, u0_updphy/u0_phyff/clk_gate_mem_reg_1_, u0_updphy/u0_phyff/clk_gate_mem_reg_2_, u0_updphy/u0_phyff/clk_gate_mem_reg_3_, u0_updphy/u0_phyff/clk_gate_mem_reg_4_, u0_updphy/u0_phyff/clk_gate_mem_reg_5_, u0_updphy/u0_phyff/clk_gate_mem_reg_6_, u0_updphy/u0_phyff/clk_gate_mem_reg_7_, u0_updphy/u0_phyff/clk_gate_mem_reg_8_, u0_updphy/u0_phyff/clk_gate_mem_reg_9_, u0_updphy/u0_phyff/clk_gate_mem_reg_10_, u0_updphy/u0_phyff/clk_gate_mem_reg_11_, u0_updphy/u0_phyff/clk_gate_mem_reg_12_, u0_updphy/u0_phyff/clk_gate_mem_reg_13_, u0_updphy/u0_phyff/clk_gate_mem_reg_14_, u0_updphy/u0_phyff/clk_gate_mem_reg_15_, u0_updphy/u0_phyff/clk_gate_mem_reg_16_, u0_updphy/u0_phyff/clk_gate_mem_reg_17_, u0_updphy/u0_phyff/clk_gate_mem_reg_18_, u0_updphy/u0_phyff/clk_gate_mem_reg_19_, u0_updphy/u0_phyff/clk_gate_mem_reg_20_, u0_updphy/u0_phyff/clk_gate_mem_reg_21_, u0_updphy/u0_phyff/clk_gate_mem_reg_22_, u0_updphy/u0_phyff/clk_gate_mem_reg_23_, u0_updphy/u0_phyff/clk_gate_mem_reg_24_, u0_updphy/u0_phyff/clk_gate_mem_reg_25_, u0_updphy/u0_phyff/clk_gate_mem_reg_26_, u0_updphy/u0_phyff/clk_gate_mem_reg_27_, u0_updphy/u0_phyff/clk_gate_mem_reg_28_, u0_updphy/u0_phyff/clk_gate_mem_reg_29_, u0_updphy/u0_phyff/clk_gate_mem_reg_30_, u0_updphy/u0_phyff/clk_gate_mem_reg_31_, u0_updphy/u0_phyff/clk_gate_mem_reg_32_, u0_updphy/u0_phyff/clk_gate_mem_reg_33_, u0_updphy/u0_phyff/clk_gate_pshptr_reg, u0_updphy/u0_phyidd/clk_gate_trans0_reg, u0_updphy/u0_phyidd/clk_gate_trans1_reg, u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, u0_updphy/u0_phyrx/clk_gate_bcnt_reg, u0_updphy/u0_phyrx/clk_gate_cccnt_reg, u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, u0_updphy/u0_phytx/clk_gate_bitcnt_reg, u0_updphy/u0_phytx/clk_gate_bytcnt_reg, u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, u0_updphy/u0_updprl/clk_gate_c0_adr_reg, u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, u0_updphy/u0_updprl/clk_gate_txbuf_reg, u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg. (TEST-283)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_MCLK_ICG has constant 1 value. (TEST-505)
Information: Cells with this violation : U0_MCLK_ICG, U0_SRAM_ICG, u0_divclk/U0_D0P5K_ICG, u0_divclk/U0_D1P5M_ICG, u0_divclk/U0_D50K_ICG, u0_divclk/U0_D100K_ICG, u0_divclk/U0_D500K_ICG. (TEST-283)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 714

-----------------------------------------------------------------

4 MODELING VIOLATIONS
     4 Cell has no scan equivalent violations (TEST-120)

363 PRE-DFT VIOLATIONS
    23 Data path affected by clock captured by clock in trailing edge clock_port violations (D14)
   340 Test pin of clock gating cell is unconnected violations (TEST-130)

347 OTHER VIOLATIONS
     7 Cell is constant 1 violations (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  374 out of 3592 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   4 cells have test design rule violations
         r_lt_gpi_reg_1_
         r_lt_gpi_reg_0_
         r_lt_gpi_reg_2_
         r_lt_gpi_reg_3_
      *   7 cells have constant 1 value
         U0_MCLK_ICG
         U0_SRAM_ICG
         u0_divclk/U0_D1P5M_ICG
         u0_divclk/U0_D500K_ICG
         u0_divclk/U0_D100K_ICG
         u0_divclk/U0_D50K_ICG
         u0_divclk/U0_D0P5K_ICG
      * 340 cells are clock gating cells
         clk_gate_d_dodat_reg/latch
         u0_ictlr/clk_gate_wspp_cnt_reg/latch
         u0_ictlr/clk_gate_a_bit_reg/latch
         u0_ictlr/clk_gate_adr_p_reg/latch
         u0_ictlr/clk_gate_c_buf_reg_23_/latch
         u0_ictlr/clk_gate_c_buf_reg_22_/latch
         u0_ictlr/clk_gate_c_buf_reg_21_/latch
         u0_ictlr/clk_gate_c_buf_reg_20_/latch
         u0_ictlr/clk_gate_c_buf_reg_19_/latch
         u0_ictlr/clk_gate_c_buf_reg_18_/latch
         u0_ictlr/clk_gate_c_buf_reg_17_/latch
         u0_ictlr/clk_gate_c_buf_reg_16_/latch
         u0_ictlr/clk_gate_c_buf_reg_15_/latch
         u0_ictlr/clk_gate_c_buf_reg_14_/latch
         u0_ictlr/clk_gate_c_buf_reg_13_/latch
         u0_ictlr/clk_gate_c_buf_reg_12_/latch
         u0_ictlr/clk_gate_c_buf_reg_11_/latch
         u0_ictlr/clk_gate_c_buf_reg_10_/latch
         u0_ictlr/clk_gate_c_buf_reg_9_/latch
         u0_ictlr/clk_gate_c_buf_reg_8_/latch
         u0_ictlr/clk_gate_c_buf_reg_7_/latch
         u0_ictlr/clk_gate_c_buf_reg_6_/latch
         u0_ictlr/clk_gate_c_buf_reg_5_/latch
         u0_ictlr/clk_gate_c_buf_reg_4_/latch
         u0_ictlr/clk_gate_c_buf_reg_3_/latch
         u0_ictlr/clk_gate_c_buf_reg_2_/latch
         u0_ictlr/clk_gate_c_buf_reg_1_/latch
         u0_ictlr/clk_gate_c_buf_reg_0_/latch
         u0_ictlr/clk_gate_c_ptr_reg/latch
         u0_ictlr/clk_gate_c_adr_reg/latch
         u0_ictlr/clk_gate_cs_ft_reg/latch
         u0_regbank/clk_gate_rstcnt_reg/latch
         u0_i2cslv/clk_gate_cs_bit_reg/latch
         u0_i2cslv/clk_gate_adcnt_reg/latch
         u0_i2cslv/clk_gate_rwbuf_reg/latch
         u0_i2cslv/clk_gate_lt_buf_reg/latch
         u0_i2cslv/clk_gate_lt_ofs_reg/latch
         u0_updphy/clk_gate_cclow_cnt_reg/latch
         u0_cvctl/clk_gate_sdischg_cnt_reg/latch
         u0_regx/clk_gate_d_lt_gpi_reg/latch
         u0_srambist/clk_gate_adr_reg/latch
         u0_pwm_0_/clk_gate_pwmcnt_reg/latch
         u0_pwm_1_/clk_gate_pwmcnt_reg/latch
         u0_mcu/u_cpu/clk_gate_finishmul_reg/latch
         u0_mcu/u_cpu/clk_gate_instr_reg/latch
         u0_mcu/u_cpu/clk_gate_bitno_reg/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_/latch
         u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_/latch
         u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_/latch
         u0_mcu/u_cpu/clk_gate_temp_reg/latch
         u0_mcu/u_cpu/clk_gate_waitcnt_reg/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_/latch
         u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_/latch
         u0_mcu/u_cpu/clk_gate_multempreg_reg/latch
         u0_mcu/u_cpu/clk_gate_divtempreg_reg/latch
         u0_mcu/u_mdu/clk_gate_arcon_s_reg/latch
         u0_mcu/u_mdu/clk_gate_md0_s_reg/latch
         u0_mcu/u_mdu/clk_gate_md1_s_reg/latch
         u0_mcu/u_mdu/clk_gate_md2_s_reg/latch
         u0_mcu/u_mdu/clk_gate_md3_s_reg/latch
         u0_mcu/u_mdu/clk_gate_md4_s_reg/latch
         u0_mcu/u_mdu/clk_gate_md5_s_reg/latch
         u0_mcu/u_ports/clk_gate_p0_reg/latch
         u0_mcu/u_serial0/clk_gate_s0con_s_reg/latch
         u0_mcu/u_serial0/clk_gate_s0rell_s_reg/latch
         u0_mcu/u_serial0/clk_gate_s0relh_s_reg/latch
         u0_mcu/u_serial0/clk_gate_tim_baud_reg/latch
         u0_mcu/u_serial0/clk_gate_t_baud_count_reg/latch
         u0_mcu/u_serial0/clk_gate_t_shift_reg_reg/latch
         u0_mcu/u_serial0/clk_gate_rxd0_vec_reg/latch
         u0_mcu/u_serial0/clk_gate_r_baud_count_reg/latch
         u0_mcu/u_serial0/clk_gate_r_shift_reg_reg/latch
         u0_mcu/u_serial0/clk_gate_r_shift_count_reg/latch
         u0_mcu/u_serial0/clk_gate_s0buf_r_reg/latch
         u0_mcu/u_timer0/clk_gate_t0_ct_reg/latch
         u0_mcu/u_timer0/clk_gate_th0_s_reg/latch
         u0_mcu/u_timer0/clk_gate_tl0_s_reg/latch
         u0_mcu/u_timer1/clk_gate_t1_mode_reg/latch
         u0_mcu/u_timer1/clk_gate_tl1_s_reg/latch
         u0_mcu/u_timer1/clk_gate_th1_s_reg/latch
         u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg/latch
         u0_mcu/u_watchdog/clk_gate_cycles_reg_reg/latch
         u0_mcu/u_watchdog/clk_gate_pres_16_reg/latch
         u0_mcu/u_watchdog/clk_gate_wdth_reg/latch
         u0_mcu/u_watchdog/clk_gate_wdtl_reg/latch
         u0_mcu/u_isr/clk_gate_ien0_reg_reg/latch
         u0_mcu/u_isr/clk_gate_ien1_reg_reg/latch
         u0_mcu/u_isr/clk_gate_ien2_reg_reg/latch
         u0_mcu/u_isr/clk_gate_ip0_reg_reg/latch
         u0_mcu/u_isr/clk_gate_ip1_reg_reg/latch
         u0_mcu/u_isr/clk_gate_intvect_reg_reg/latch
         u0_mcu/u_i2c/clk_gate_i2ccon_reg/latch
         u0_mcu/u_i2c/clk_gate_i2cdat_reg/latch
         u0_mcu/u_i2c/clk_gate_setup_counter_r_reg/latch
         u0_mcu/u_i2c/clk_gate_i2cadr_reg/latch
         u0_mcu/u_i2c/clk_gate_indelay_reg/latch
         u0_mcu/u_i2c/clk_gate_framesync_reg/latch
         u0_mcu/u_i2c/clk_gate_clk_count1_reg/latch
         u0_mcu/u_i2c/clk_gate_clk_count2_reg/latch
         u0_mcu/u_i2c/clk_gate_fsmsta_reg/latch
         u0_mcu/u_softrstctrl/clk_gate_srst_count_reg/latch
         u0_regbank/u0_reg00/clk_gate_mem_reg/latch
         u0_regbank/u0_reg01/clk_gate_mem_reg/latch
         u0_regbank/u0_reg05/clk_gate_mem_reg/latch
         u0_regbank/u0_reg06/clk_gate_mem_reg/latch
         u0_regbank/u0_reg11/clk_gate_mem_reg/latch
         u0_regbank/u0_reg12/clk_gate_mem_reg/latch
         u0_regbank/u0_reg14/clk_gate_mem_reg/latch
         u0_regbank/u0_reg15/clk_gate_mem_reg/latch
         u0_regbank/u0_reg18/clk_gate_mem_reg/latch
         u0_regbank/u0_reg19/clk_gate_mem_reg/latch
         u0_regbank/u0_reg20/clk_gate_mem_reg/latch
         u0_regbank/u0_reg21/clk_gate_mem_reg/latch
         u0_regbank/u0_reg25/clk_gate_mem_reg/latch
         u0_regbank/u2_reg26/clk_gate_mem_reg/latch
         u0_regbank/u0_reg27/clk_gate_mem_reg/latch
         u0_regbank/u0_reg31/clk_gate_mem_reg/latch
         u0_regbank/u0_regD1/clk_gate_mem_reg/latch
         u0_regbank/u0_regD3/clk_gate_mem_reg/latch
         u0_regbank/u4_regD4/clk_gate_mem_reg/latch
         u0_regbank/u0_regD5/clk_gate_mem_reg/latch
         u0_regbank/u0_regD6/clk_gate_mem_reg/latch
         u0_regbank/u0_regD7/clk_gate_mem_reg/latch
         u0_regbank/u0_regD9/clk_gate_mem_reg/latch
         u0_regbank/u0_regDE/clk_gate_mem_reg/latch
         u0_regbank/u0_reg8F/clk_gate_mem_reg/latch
         u0_regbank/u0_reg94/clk_gate_mem_reg/latch
         u0_regbank/u0_regA1/clk_gate_mem_reg/latch
         u0_regbank/u0_regA2/clk_gate_mem_reg/latch
         u0_regbank/u0_regA3/clk_gate_mem_reg/latch
         u0_regbank/u0_regA4/clk_gate_mem_reg/latch
         u0_regbank/u0_regA5/clk_gate_mem_reg/latch
         u0_regbank/u0_regA6/clk_gate_mem_reg/latch
         u0_regbank/u0_regA7/clk_gate_mem_reg/latch
         u0_regbank/u0_regAB/clk_gate_mem_reg/latch
         u0_regbank/u0_regAC/clk_gate_mem_reg/latch
         u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u1_scp_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg/latch
         u0_regbank/u0_regAF/clk_gate_mem_reg/latch
         u0_regbank/u0_regE3/clk_gate_mem_reg/latch
         u0_regbank/u1_regE4/clk_gate_mem_reg/latch
         u0_regbank/u0_regE4/clk_gate_mem_reg/latch
         u0_regbank/u0_regE5/clk_gate_mem_reg/latch
         u0_regbank/u0_regE6/clk_gate_mem_reg/latch
         u0_regbank/u0_regE7/clk_gate_mem_reg/latch
         u0_regbank/u0_regE8/clk_gate_mem_reg/latch
         u0_regbank/u0_regF5/clk_gate_mem_reg/latch
         u0_regbank/u0_regF6/clk_gate_mem_reg/latch
         u0_updphy/u0_phyrx/clk_gate_cccnt_reg/latch
         u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg/latch
         u0_updphy/u0_phyrx/clk_gate_bcnt_reg/latch
         u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg/latch
         u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg/latch
         u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0/latch
         u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg/latch
         u0_updphy/u0_phyidd/clk_gate_trans1_reg/latch
         u0_updphy/u0_phyidd/clk_gate_trans0_reg/latch
         u0_updphy/u0_phyidd/clk_gate_ttranwin_reg/latch
         u0_updphy/u0_phytx/clk_gate_bitcnt_reg/latch
         u0_updphy/u0_phytx/clk_gate_bytcnt_reg/latch
         u0_updphy/u0_phycrc/clk_gate_crc32_r_reg/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_0_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_1_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_2_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_3_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_4_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_5_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_6_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_7_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_8_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_9_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_10_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_11_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_12_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_13_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_14_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_15_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_16_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_17_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_18_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_19_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_20_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_21_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_22_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_23_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_24_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_25_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_26_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_27_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_28_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_29_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_30_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_31_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_32_/latch
         u0_updphy/u0_phyff/clk_gate_mem_reg_33_/latch
         u0_updphy/u0_phyff/clk_gate_pshptr_reg/latch
         u0_updphy/u0_updprl/clk_gate_txbuf_reg/latch
         u0_updphy/u0_updprl/clk_gate_c0_adr_reg/latch
         u0_updphy/u0_updprl/clk_gate_cs_prcl_reg/latch
         u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch
         u0_updphy/u0_updprl/clk_gate_CpMsgId_reg/latch
         u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg/latch
         u0_dacmux/u0_compi/clk_gate_mem_reg/latch
         u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg/latch
         u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg/latch
         u0_dacmux/u0_shmux/clk_gate_r_dacis_reg/latch
         u0_dacmux/u0_shmux/clk_gate_cs_mux_reg/latch
         u0_dacmux/u0_dactl/clk_gate_mem_reg/latch
         u0_dacmux/u0_dacen/clk_gate_mem_reg/latch
         u0_dacmux/u0_saren/clk_gate_mem_reg/latch
         u0_dacmux/u0_daclsb/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_0__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_1__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_2__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_3__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_4__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_5__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_6__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_7__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_8__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_9__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_10__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_11__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_12__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_13__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_14__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_15__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_16__u0/clk_gate_mem_reg/latch
         u0_dacmux/dacvs_17__u0/clk_gate_mem_reg/latch
         u0_dacmux/u0_adofs/clk_gate_mem_reg/latch
         u0_dacmux/u0_isofs/clk_gate_mem_reg/latch
         u0_dacmux/u1_dacen/clk_gate_mem_reg/latch
         u0_dacmux/u1_saren/clk_gate_mem_reg/latch
         u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg/latch
         u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg/latch
         u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg/latch
         u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg/latch
         u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg/latch
         u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg/latch
         u0_cvctl/u0_v_comp/clk_gate_mem_reg/latch
         u0_cvctl/u0_idac_shift/clk_gate_mem_reg/latch
         u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg/latch
         u0_cvctl/u0_cvofs01/clk_gate_mem_reg/latch
         u0_cvctl/u0_cvofs23/clk_gate_mem_reg/latch
         u0_cvctl/u0_sdischg/clk_gate_mem_reg/latch
         u0_regx/u0_reg04/clk_gate_mem_reg/latch
         u0_regx/u0_reg05/clk_gate_mem_reg/latch
         u0_regx/u0_reg07/clk_gate_mem_reg/latch
         u0_regx/u0_reg12/clk_gate_mem_reg/latch
         u0_regx/u0_reg13/clk_gate_mem_reg/latch
         u0_regx/u0_reg15/clk_gate_mem_reg/latch
         u0_regx/u1_reg15/clk_gate_mem_reg/latch
         u0_regx/u0_reg17/clk_gate_mem_reg/latch
         u0_regx/u0_tmp18/clk_gate_mem_reg/latch
         u0_regx/u0_reg18/clk_gate_mem_reg/latch
         u0_regx/u0_reg19/clk_gate_mem_reg/latch
         u0_regx/u0_reg1A/clk_gate_mem_reg/latch
         u0_regx/u0_reg1B/clk_gate_mem_reg/latch
         u0_regx/u0_reg1C/clk_gate_mem_reg/latch
         u0_regx/u0_reg1D/clk_gate_mem_reg/latch
         u0_regx/u0_reg1E/clk_gate_mem_reg/latch
         u0_regx/u0_sbov_db/clk_gate_db_cnt_reg/latch
         u0_regx/u0_rdet_db/clk_gate_db_cnt_reg/latch
         u0_srambist/u0_bistctl/clk_gate_mem_reg/latch
         u0_srambist/u0_bistdat/clk_gate_mem_reg/latch
         u0_pwm_0_/u0_regpwm/clk_gate_mem_reg/latch
         u0_pwm_1_/u0_regpwm/clk_gate_mem_reg/latch
         u0_regbank/u0_reg03/u0/clk_gate_mem_reg/latch
         u0_regbank/u0_reg04/u0/clk_gate_mem_reg/latch
         u0_regbank/u0_reg28/u0/clk_gate_mem_reg/latch
         u0_regbank/u0_regDF/u0/clk_gate_mem_reg/latch
         u0_regbank/u0_regAE/u0/clk_gate_mem_reg/latch
         u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg/latch
         u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg/latch
         u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg/latch
         u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg/latch
         u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg/latch
         u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg/latch
         u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg/latch
         u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg/latch
         u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg/latch
         u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg/latch
         u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg/latch
         u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg/latch
         u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg/latch
         u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg/latch
         u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg/latch
         u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg/latch
         u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg/latch
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg/latch
      *  23 cells have capture violations
         u0_ictlr/ck_n_reg_0_
         u0_ictlr/cs_n_reg
         u0_ictlr/ck_n_reg_1_
         u0_regbank/osc_gate_n_reg_0_
         u0_dacmux/u0_dac2sar/sh_rst_n_reg
         u0_dacmux/u0_shmux/neg_dacis_reg_0_
         u0_dacmux/u0_shmux/neg_dacis_reg_1_
         u0_dacmux/u0_shmux/neg_dacis_reg_2_
         u0_dacmux/u0_shmux/neg_dacis_reg_3_
         u0_dacmux/u0_shmux/neg_dacis_reg_4_
         u0_dacmux/u0_shmux/neg_dacis_reg_5_
         u0_dacmux/u0_shmux/neg_dacis_reg_6_
         u0_dacmux/u0_shmux/neg_dacis_reg_7_
         u0_dacmux/u0_shmux/neg_dacis_reg_8_
         u0_dacmux/u0_shmux/neg_dacis_reg_9_
         u0_dacmux/u0_shmux/neg_dacis_reg_10_
         u0_dacmux/u0_shmux/neg_dacis_reg_11_
         u0_dacmux/u0_shmux/neg_dacis_reg_12_
         u0_dacmux/u0_shmux/neg_dacis_reg_13_
         u0_dacmux/u0_shmux/neg_dacis_reg_14_
         u0_dacmux/u0_shmux/neg_dacis_reg_15_
         u0_dacmux/u0_shmux/neg_dacis_reg_16_
         u0_dacmux/u0_shmux/neg_dacis_reg_17_
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *3218 cells are valid scan cells
         d_dodat_reg_11_
         d_dodat_reg_12_
         d_dodat_reg_14_
         d_dodat_reg_8_
         d_dodat_reg_10_
         d_dodat_reg_9_
         d_dodat_reg_15_
         d_dodat_reg_13_
         d_dodat_reg_4_
         d_dodat_reg_1_
         d_dodat_reg_0_
         d_dodat_reg_3_
         d_dodat_reg_5_
         d_dodat_reg_6_
         d_dodat_reg_2_
         d_dodat_reg_7_
         u0_mpb/r_pg0_rdrdy_reg
         u0_mpb/xram_rdsel_reg_1_
         u0_mpb/xram_rdsel_reg_0_
         u0_mpb/pg0_rdwait_reg
         u0_mpb/pg0_wrwait_reg
         u0_mcu/timer_1ms_reg_13_
         u0_mcu/timer_1ms_reg_8_
         u0_mcu/timer_1ms_reg_9_
         u0_mcu/timer_1ms_reg_10_
         u0_mcu/timer_1ms_reg_11_
         u0_mcu/timer_1ms_reg_12_
         u0_mcu/timer_1ms_reg_5_
         u0_mcu/timer_1ms_reg_6_
         u0_mcu/timer_1ms_reg_7_
         u0_mcu/timer_1ms_reg_4_
         u0_mcu/timer_1ms_reg_3_
         u0_mcu/timer_1ms_reg_2_
         u0_mcu/timer_1ms_reg_1_
         u0_mcu/timer_1ms_reg_0_
         u0_ictlr/adr_p_reg_0_
         u0_ictlr/adr_p_reg_1_
         u0_ictlr/adr_p_reg_2_
         u0_ictlr/adr_p_reg_3_
         u0_ictlr/adr_p_reg_4_
         u0_ictlr/adr_p_reg_5_
         u0_ictlr/adr_p_reg_6_
         u0_ictlr/adr_p_reg_7_
         u0_ictlr/adr_p_reg_8_
         u0_ictlr/adr_p_reg_9_
         u0_ictlr/adr_p_reg_10_
         u0_ictlr/adr_p_reg_11_
         u0_ictlr/adr_p_reg_12_
         u0_ictlr/a_bit_reg_0_
         u0_ictlr/a_bit_reg_1_
         u0_ictlr/a_bit_reg_2_
         u0_ictlr/wspp_cnt_reg_1_
         u0_ictlr/wspp_cnt_reg_2_
         u0_ictlr/wspp_cnt_reg_0_
         u0_ictlr/d_hold_reg_3_
         u0_ictlr/dummy_reg_1_
         u0_ictlr/d_hold_reg_1_
         u0_ictlr/d_hold_reg_2_
         u0_ictlr/dummy_reg_0_
         u0_ictlr/d_hold_reg_0_
         u0_ictlr/d_psrd_reg
         u0_ictlr/c_adr_reg_14_
         u0_ictlr/c_adr_reg_12_
         u0_ictlr/c_adr_reg_13_
         u0_ictlr/c_adr_reg_11_
         u0_ictlr/c_adr_reg_8_
         u0_ictlr/c_adr_reg_9_
         u0_ictlr/c_adr_reg_10_
         u0_ictlr/c_adr_reg_6_
         u0_ictlr/c_adr_reg_7_
         u0_ictlr/c_adr_reg_5_
         u0_ictlr/c_ptr_reg_4_
         u0_ictlr/c_ptr_reg_2_
         u0_ictlr/c_ptr_reg_3_
         u0_ictlr/c_ptr_reg_0_
         u0_ictlr/c_ptr_reg_1_
         u0_ictlr/pgm_p_reg
         u0_ictlr/un_hold_reg
         u0_ictlr/c_buf_reg_5__6_
         u0_ictlr/c_buf_reg_2__6_
         u0_ictlr/c_buf_reg_5__4_
         u0_ictlr/c_buf_reg_2__4_
         u0_ictlr/c_buf_reg_5__3_
         u0_ictlr/c_buf_reg_2__3_
         u0_ictlr/c_buf_reg_5__2_
         u0_ictlr/c_buf_reg_2__2_
         u0_ictlr/c_buf_reg_5__1_
         u0_ictlr/c_buf_reg_2__1_
         u0_ictlr/c_buf_reg_5__0_
         u0_ictlr/c_buf_reg_2__0_
         u0_ictlr/c_buf_reg_3__6_
         u0_ictlr/c_buf_reg_3__5_
         u0_ictlr/c_buf_reg_3__4_
         u0_ictlr/c_buf_reg_3__3_
         u0_ictlr/c_buf_reg_3__2_
         u0_ictlr/c_buf_reg_3__1_
         u0_ictlr/c_buf_reg_3__0_
         u0_ictlr/c_buf_reg_4__6_
         u0_ictlr/c_buf_reg_1__6_
         u0_ictlr/c_buf_reg_4__4_
         u0_ictlr/c_buf_reg_1__4_
         u0_ictlr/c_buf_reg_4__3_
         u0_ictlr/c_buf_reg_1__3_
         u0_ictlr/c_buf_reg_4__2_
         u0_ictlr/c_buf_reg_1__2_
         u0_ictlr/c_buf_reg_4__1_
         u0_ictlr/c_buf_reg_1__1_
         u0_ictlr/c_buf_reg_4__0_
         u0_ictlr/c_buf_reg_1__0_
         u0_ictlr/c_buf_reg_0__6_
         u0_ictlr/c_buf_reg_0__5_
         u0_ictlr/c_buf_reg_0__3_
         u0_ictlr/c_buf_reg_0__2_
         u0_ictlr/c_buf_reg_0__1_
         u0_ictlr/c_buf_reg_6__6_
         u0_ictlr/c_buf_reg_6__5_
         u0_ictlr/c_buf_reg_6__4_
         u0_ictlr/c_buf_reg_6__3_
         u0_ictlr/c_buf_reg_6__2_
         u0_ictlr/c_buf_reg_6__1_
         u0_ictlr/c_buf_reg_6__0_
         u0_ictlr/c_buf_reg_0__4_
         u0_ictlr/c_buf_reg_0__0_
         u0_ictlr/re_p_reg
         u0_ictlr/c_buf_reg_11__4_
         u0_ictlr/c_buf_reg_11__3_
         u0_ictlr/c_buf_reg_11__2_
         u0_ictlr/c_buf_reg_11__1_
         u0_ictlr/c_buf_reg_11__0_
         u0_ictlr/c_buf_reg_10__6_
         u0_ictlr/c_buf_reg_10__4_
         u0_ictlr/c_buf_reg_10__3_
         u0_ictlr/c_buf_reg_10__2_
         u0_ictlr/c_buf_reg_10__1_
         u0_ictlr/c_buf_reg_10__0_
         u0_ictlr/c_buf_reg_7__4_
         u0_ictlr/c_buf_reg_5__5_
         u0_ictlr/c_buf_reg_2__5_
         u0_ictlr/c_buf_reg_4__5_
         u0_ictlr/c_buf_reg_1__5_
         u0_ictlr/r_twlb_reg_0_
         u0_ictlr/adr_p_reg_14_
         u0_ictlr/c_buf_reg_22__6_
         u0_ictlr/c_buf_reg_22__4_
         u0_ictlr/c_buf_reg_22__3_
         u0_ictlr/c_buf_reg_22__2_
         u0_ictlr/c_buf_reg_22__1_
         u0_ictlr/c_buf_reg_22__0_
         u0_ictlr/c_buf_reg_21__6_
         u0_ictlr/c_buf_reg_21__4_
         u0_ictlr/c_buf_reg_21__3_
         u0_ictlr/c_buf_reg_21__2_
         u0_ictlr/c_buf_reg_21__1_
         u0_ictlr/c_buf_reg_21__0_
         u0_ictlr/c_buf_reg_20__6_
         u0_ictlr/c_buf_reg_20__5_
         u0_ictlr/c_buf_reg_20__4_
         u0_ictlr/c_buf_reg_20__3_
         u0_ictlr/c_buf_reg_20__2_
         u0_ictlr/c_buf_reg_20__1_
         u0_ictlr/c_buf_reg_20__0_
         u0_ictlr/c_buf_reg_19__6_
         u0_ictlr/c_buf_reg_19__4_
         u0_ictlr/c_buf_reg_19__3_
         u0_ictlr/c_buf_reg_19__2_
         u0_ictlr/c_buf_reg_19__1_
         u0_ictlr/c_buf_reg_19__0_
         u0_ictlr/c_buf_reg_18__6_
         u0_ictlr/c_buf_reg_18__4_
         u0_ictlr/c_buf_reg_18__3_
         u0_ictlr/c_buf_reg_18__2_
         u0_ictlr/c_buf_reg_18__1_
         u0_ictlr/c_buf_reg_18__0_
         u0_ictlr/c_buf_reg_17__6_
         u0_ictlr/c_buf_reg_17__5_
         u0_ictlr/c_buf_reg_17__4_
         u0_ictlr/c_buf_reg_17__3_
         u0_ictlr/c_buf_reg_17__2_
         u0_ictlr/c_buf_reg_17__1_
         u0_ictlr/c_buf_reg_17__0_
         u0_ictlr/c_buf_reg_16__6_
         u0_ictlr/c_buf_reg_16__4_
         u0_ictlr/c_buf_reg_16__3_
         u0_ictlr/c_buf_reg_16__2_
         u0_ictlr/c_buf_reg_16__1_
         u0_ictlr/c_buf_reg_16__0_
         u0_ictlr/c_buf_reg_15__6_
         u0_ictlr/c_buf_reg_15__5_
         u0_ictlr/c_buf_reg_15__4_
         u0_ictlr/c_buf_reg_15__3_
         u0_ictlr/c_buf_reg_15__2_
         u0_ictlr/c_buf_reg_15__1_
         u0_ictlr/c_buf_reg_15__0_
         u0_ictlr/c_buf_reg_14__6_
         u0_ictlr/c_buf_reg_14__5_
         u0_ictlr/c_buf_reg_14__4_
         u0_ictlr/c_buf_reg_14__3_
         u0_ictlr/c_buf_reg_14__2_
         u0_ictlr/c_buf_reg_14__1_
         u0_ictlr/c_buf_reg_14__0_
         u0_ictlr/c_buf_reg_13__6_
         u0_ictlr/c_buf_reg_13__5_
         u0_ictlr/c_buf_reg_13__4_
         u0_ictlr/c_buf_reg_13__3_
         u0_ictlr/c_buf_reg_13__2_
         u0_ictlr/c_buf_reg_13__1_
         u0_ictlr/c_buf_reg_13__0_
         u0_ictlr/c_buf_reg_12__6_
         u0_ictlr/c_buf_reg_12__5_
         u0_ictlr/c_buf_reg_12__4_
         u0_ictlr/c_buf_reg_12__3_
         u0_ictlr/c_buf_reg_12__2_
         u0_ictlr/c_buf_reg_12__1_
         u0_ictlr/c_buf_reg_12__0_
         u0_ictlr/c_buf_reg_11__6_
         u0_ictlr/c_buf_reg_11__5_
         u0_ictlr/c_buf_reg_10__5_
         u0_ictlr/c_buf_reg_9__6_
         u0_ictlr/c_buf_reg_9__5_
         u0_ictlr/c_buf_reg_9__4_
         u0_ictlr/c_buf_reg_9__3_
         u0_ictlr/c_buf_reg_9__2_
         u0_ictlr/c_buf_reg_9__1_
         u0_ictlr/c_buf_reg_9__0_
         u0_ictlr/c_buf_reg_8__6_
         u0_ictlr/c_buf_reg_8__5_
         u0_ictlr/c_buf_reg_8__4_
         u0_ictlr/c_buf_reg_8__3_
         u0_ictlr/c_buf_reg_8__2_
         u0_ictlr/c_buf_reg_8__1_
         u0_ictlr/c_buf_reg_8__0_
         u0_ictlr/c_buf_reg_7__6_
         u0_ictlr/c_buf_reg_7__5_
         u0_ictlr/c_buf_reg_7__3_
         u0_ictlr/c_buf_reg_7__2_
         u0_ictlr/c_buf_reg_7__1_
         u0_ictlr/c_buf_reg_7__0_
         u0_ictlr/c_buf_reg_23__4_
         u0_ictlr/c_buf_reg_23__6_
         u0_ictlr/c_buf_reg_23__2_
         u0_ictlr/c_buf_reg_23__3_
         u0_ictlr/c_buf_reg_23__5_
         u0_ictlr/c_buf_reg_23__1_
         u0_ictlr/c_buf_reg_23__0_
         u0_ictlr/adr_p_reg_13_
         u0_ictlr/c_buf_reg_5__7_
         u0_ictlr/c_buf_reg_2__7_
         u0_ictlr/c_buf_reg_3__7_
         u0_ictlr/c_buf_reg_4__7_
         u0_ictlr/c_buf_reg_1__7_
         u0_ictlr/c_buf_reg_0__7_
         u0_ictlr/c_buf_reg_6__7_
         u0_ictlr/r_twlb_reg_1_
         u0_ictlr/wspp_cnt_reg_5_
         u0_ictlr/wspp_cnt_reg_3_
         u0_ictlr/wspp_cnt_reg_4_
         u0_ictlr/wspp_cnt_reg_6_
         u0_ictlr/c_buf_reg_22__5_
         u0_ictlr/c_buf_reg_21__5_
         u0_ictlr/c_buf_reg_19__5_
         u0_ictlr/c_buf_reg_18__5_
         u0_ictlr/c_buf_reg_16__5_
         u0_ictlr/c_buf_reg_14__7_
         u0_ictlr/c_buf_reg_11__7_
         u0_ictlr/c_buf_reg_10__7_
         u0_ictlr/c_buf_reg_8__7_
         u0_ictlr/c_buf_reg_7__7_
         u0_ictlr/c_buf_reg_22__7_
         u0_ictlr/c_buf_reg_21__7_
         u0_ictlr/c_buf_reg_20__7_
         u0_ictlr/c_buf_reg_19__7_
         u0_ictlr/c_buf_reg_18__7_
         u0_ictlr/c_buf_reg_17__7_
         u0_ictlr/c_buf_reg_16__7_
         u0_ictlr/c_buf_reg_15__7_
         u0_ictlr/c_buf_reg_13__7_
         u0_ictlr/c_buf_reg_12__7_
         u0_ictlr/c_buf_reg_9__7_
         u0_ictlr/c_buf_reg_23__7_
         u0_ictlr/r_rdy_reg
         u0_ictlr/cs_ft_reg_2_
         u0_ictlr/cs_ft_reg_3_
         u0_ictlr/cs_ft_reg_1_
         u0_ictlr/cs_ft_reg_0_
         u0_ictlr/c_adr_reg_3_
         u0_ictlr/c_adr_reg_4_
         u0_ictlr/c_adr_reg_2_
         u0_ictlr/c_adr_reg_0_
         u0_ictlr/c_adr_reg_1_
         u0_regbank/r_phyrst_reg_0_
         u0_regbank/rstcnt_reg_0_
         u0_regbank/d_p0_reg_7_
         u0_regbank/d_p0_reg_6_
         u0_regbank/d_p0_reg_5_
         u0_regbank/d_p0_reg_4_
         u0_regbank/d_p0_reg_3_
         u0_regbank/d_p0_reg_2_
         u0_regbank/d_p0_reg_1_
         u0_regbank/d_p0_reg_0_
         u0_regbank/r_phyrst_reg_1_
         u0_regbank/oscdwn_shft_reg_2_
         u0_regbank/oscdwn_shft_reg_1_
         u0_regbank/osc_gate_n_reg_3_
         u0_regbank/osc_gate_n_reg_1_
         u0_regbank/osc_gate_n_reg_2_
         u0_regbank/rstcnt_reg_1_
         u0_regbank/rstcnt_reg_2_
         u0_regbank/drstz_reg_1_
         u0_regbank/rstcnt_reg_4_
         u0_regbank/rstcnt_reg_3_
         u0_regbank/oscdwn_shft_reg_0_
         u0_regbank/drstz_reg_0_
         u0_i2cslv/sdat_reg
         u0_i2cslv/lt_ofs_reg_7_
         u0_i2cslv/lt_ofs_reg_6_
         u0_i2cslv/lt_ofs_reg_0_
         u0_i2cslv/lt_ofs_reg_5_
         u0_i2cslv/lt_ofs_reg_4_
         u0_i2cslv/lt_ofs_reg_3_
         u0_i2cslv/lt_ofs_reg_2_
         u0_i2cslv/lt_ofs_reg_1_
         u0_i2cslv/lt_buf_reg_7_
         u0_i2cslv/lt_buf_reg_6_
         u0_i2cslv/lt_buf_reg_5_
         u0_i2cslv/lt_buf_reg_4_
         u0_i2cslv/lt_buf_reg_3_
         u0_i2cslv/lt_buf_reg_2_
         u0_i2cslv/lt_buf_reg_1_
         u0_i2cslv/lt_buf_reg_0_
         u0_i2cslv/adcnt_reg_2_
         u0_i2cslv/adcnt_reg_1_
         u0_i2cslv/adcnt_reg_3_
         u0_i2cslv/adcnt_reg_4_
         u0_i2cslv/adcnt_reg_5_
         u0_i2cslv/adcnt_reg_6_
         u0_i2cslv/adcnt_reg_0_
         u0_i2cslv/cs_rwb_reg
         u0_i2cslv/rwbuf_reg_0_
         u0_i2cslv/cs_bit_reg_1_
         u0_i2cslv/rwbuf_reg_7_
         u0_i2cslv/rwbuf_reg_5_
         u0_i2cslv/rwbuf_reg_6_
         u0_i2cslv/rwbuf_reg_1_
         u0_i2cslv/rwbuf_reg_2_
         u0_i2cslv/rwbuf_reg_3_
         u0_i2cslv/rwbuf_reg_4_
         u0_i2cslv/cs_bit_reg_0_
         u0_i2cslv/cs_sta_reg_1_
         u0_i2cslv/adcnt_reg_7_
         u0_i2cslv/cs_sta_reg_0_
         u0_i2cslv/cs_bit_reg_2_
         u0_i2cslv/cs_bit_reg_3_
         u0_updphy/d_cc_reg_1_
         u0_updphy/d_cc_reg_0_
         u0_updphy/cclow_cnt_reg_2_
         u0_updphy/cclow_cnt_reg_3_
         u0_updphy/cclow_cnt_reg_4_
         u0_updphy/cclow_cnt_reg_5_
         u0_updphy/cclow_cnt_reg_6_
         u0_updphy/cclow_cnt_reg_8_
         u0_updphy/cclow_cnt_reg_7_
         u0_updphy/cclow_cnt_reg_1_
         u0_updphy/cclow_cnt_reg_0_
         u0_dacmux/syn_comp_reg_1_
         u0_dacmux/syn_comp_reg_0_
         u0_cvctl/sdischg_cnt_reg_4_
         u0_cvctl/sdischg_cnt_reg_0_
         u0_cvctl/div20_cnt_reg_1_
         u0_cvctl/div20_cnt_reg_3_
         u0_cvctl/div20_cnt_reg_0_
         u0_cvctl/div20_cnt_reg_2_
         u0_cvctl/div20_cnt_reg_4_
         u0_cvctl/sdischg_cnt_reg_2_
         u0_cvctl/sdischg_cnt_reg_3_
         u0_cvctl/sdischg_cnt_reg_1_
         u0_cvctl/sdischg_reg
         u0_cvctl/clk_5k_reg
         u0_regx/d_regx_addr_reg_2_
         u0_regx/d_we16_reg
         u0_regx/d_lt_drp_reg
         u0_regx/d_di_tst_reg
         u0_regx/d_lt_gpi_reg_1_
         u0_regx/d_lt_gpi_reg_0_
         u0_regx/d_lt_aswk_reg_5_
         u0_regx/d_lt_aswk_reg_4_
         u0_regx/d_lt_aswk_reg_3_
         u0_regx/d_lt_aswk_reg_2_
         u0_regx/d_lt_aswk_reg_1_
         u0_regx/d_lt_aswk_reg_0_
         u0_regx/d_lt_gpi_reg_2_
         u0_regx/d_regx_addr_reg_4_
         u0_regx/d_regx_addr_reg_3_
         u0_regx/d_lt_gpi_reg_3_
         u0_regx/d_regx_addr_reg_1_
         u0_regx/d_regx_addr_reg_6_
         u0_regx/d_regx_addr_reg_0_
         u0_regx/d_regx_addr_reg_5_
         u0_regx/lt_aswk_reg_5_
         u0_regx/lt_aswk_reg_4_
         u0_regx/lt_aswk_reg_3_
         u0_regx/lt_aswk_reg_2_
         u0_regx/lt_aswk_reg_1_
         u0_regx/lt_aswk_reg_0_
         u0_regx/lt_drp_reg
         u0_srambist/busy_dly_reg
         u0_srambist/r_bistfault_reg
         u0_srambist/bistctl_re_reg
         u0_srambist/rw_sta_reg_0_
         u0_srambist/rw_sta_reg_1_
         u0_srambist/adr_reg_9_
         u0_srambist/adr_reg_10_
         u0_srambist/adr_reg_8_
         u0_srambist/adr_reg_6_
         u0_srambist/adr_reg_7_
         u0_srambist/adr_reg_3_
         u0_srambist/adr_reg_2_
         u0_srambist/adr_reg_1_
         u0_srambist/adr_reg_0_
         u0_srambist/adr_reg_4_
         u0_srambist/adr_reg_5_
         u0_divclk/div100k_2_reg
         u0_divclk/div50k_100_reg_6_
         u0_divclk/div50k_100_reg_5_
         u0_divclk/div50k_100_reg_4_
         u0_divclk/div1p5m_3_reg_1_
         u0_divclk/div1p5m_3_reg_0_
         u0_divclk/div8_reg_1_
         u0_divclk/div8_reg_0_
         u0_divclk/div50k_100_reg_1_
         u0_divclk/div50k_100_reg_0_
         u0_divclk/div50k_100_reg_3_
         u0_divclk/div50k_100_reg_2_
         u0_divclk/div500k_5_reg_0_
         u0_divclk/div500k_5_reg_1_
         u0_divclk/div8_reg_2_
         u0_divclk/div500k_5_reg_2_
         u0_pwm_0_/pwmcnt_reg_6_
         u0_pwm_0_/pwmcnt_reg_0_
         u0_pwm_0_/pwmcnt_reg_4_
         u0_pwm_0_/pwmcnt_reg_1_
         u0_pwm_0_/pwmcnt_reg_2_
         u0_pwm_0_/pwmcnt_reg_3_
         u0_pwm_0_/pwmcnt_reg_5_
         u0_pwm_1_/pwmcnt_reg_6_
         u0_pwm_1_/pwmcnt_reg_0_
         u0_pwm_1_/pwmcnt_reg_4_
         u0_pwm_1_/pwmcnt_reg_1_
         u0_pwm_1_/pwmcnt_reg_2_
         u0_pwm_1_/pwmcnt_reg_3_
         u0_pwm_1_/pwmcnt_reg_5_
         u0_mcu/u_cpu/cpu_resume_ff1_reg
         u0_mcu/u_cpu/newinstrlock_reg
         u0_mcu/u_cpu/phase0_ff_reg
         u0_mcu/u_cpu/finishdiv_reg
         u0_mcu/u_cpu/finishmul_reg
         u0_mcu/u_cpu/multempreg_reg_7_
         u0_mcu/u_cpu/multempreg_reg_6_
         u0_mcu/u_cpu/multempreg_reg_5_
         u0_mcu/u_cpu/pdmode_reg
         u0_mcu/u_cpu/multempreg_reg_4_
         u0_mcu/u_cpu/d_hold_reg
         u0_mcu/u_cpu/cpu_resume_fff_reg
         u0_mcu/u_cpu/multempreg_reg_3_
         u0_mcu/u_cpu/multempreg_reg_2_
         u0_mcu/u_cpu/idle_r_reg
         u0_mcu/u_cpu/stop_r_reg
         u0_mcu/u_cpu/ramoe_r_reg
         u0_mcu/u_cpu/phase_reg_5_
         u0_mcu/u_cpu/state_reg_1_
         u0_mcu/u_cpu/state_reg_2_
         u0_mcu/u_cpu/israccess_reg
         u0_mcu/u_cpu/phase_reg_4_
         u0_mcu/u_cpu/state_reg_0_
         u0_mcu/u_cpu/phase_reg_3_
         u0_mcu/u_cpu/dec_cop_reg_0_
         u0_mcu/u_cpu/f0_reg
         u0_mcu/u_cpu/ov_reg_reg
         u0_mcu/u_cpu/gf0_reg
         u0_mcu/u_cpu/p2_reg_reg_7_
         u0_mcu/u_cpu/p2_reg_reg_5_
         u0_mcu/u_cpu/p2_reg_reg_4_
         u0_mcu/u_cpu/dpc_tab_reg_3__5_
         u0_mcu/u_cpu/dpc_tab_reg_3__4_
         u0_mcu/u_cpu/dpc_tab_reg_7__5_
         u0_mcu/u_cpu/dpc_tab_reg_0__5_
         u0_mcu/u_cpu/dpc_tab_reg_0__4_
         u0_mcu/u_cpu/dpc_tab_reg_4__5_
         u0_mcu/u_cpu/dpc_tab_reg_1__5_
         u0_mcu/u_cpu/dpc_tab_reg_2__5_
         u0_mcu/u_cpu/dpc_tab_reg_2__4_
         u0_mcu/u_cpu/dpc_tab_reg_6__5_
         u0_mcu/u_cpu/p_reg
         u0_mcu/u_cpu/dec_cop_reg_5_
         u0_mcu/u_cpu/dec_cop_reg_2_
         u0_mcu/u_cpu/sp_reg_reg_7_
         u0_mcu/u_cpu/dpl_reg_reg_3__3_
         u0_mcu/u_cpu/dpl_reg_reg_0__3_
         u0_mcu/u_cpu/dpl_reg_reg_2__3_
         u0_mcu/u_cpu/dec_cop_reg_3_
         u0_mcu/u_cpu/dec_cop_reg_1_
         u0_mcu/u_cpu/dec_cop_reg_4_
         u0_mcu/u_cpu/multempreg_reg_1_
         u0_mcu/u_cpu/p2sel_s_reg
         u0_mcu/u_cpu/p2_reg_reg_1_
         u0_mcu/u_cpu/p2_reg_reg_0_
         u0_mcu/u_cpu/p2_reg_reg_2_
         u0_mcu/u_cpu/stop_s_reg
         u0_mcu/u_cpu/p2_reg_reg_6_
         u0_mcu/u_cpu/p2_reg_reg_3_
         u0_mcu/u_cpu/idle_s_reg
         u0_mcu/u_cpu/temp2_reg_7_
         u0_mcu/u_cpu/rn_reg_reg_3__7_
         u0_mcu/u_cpu/rn_reg_reg_3__2_
         u0_mcu/u_cpu/rn_reg_reg_7__7_
         u0_mcu/u_cpu/rn_reg_reg_7__2_
         u0_mcu/u_cpu/rn_reg_reg_7__6_
         u0_mcu/u_cpu/rn_reg_reg_3__6_
         u0_mcu/u_cpu/rn_reg_reg_19__7_
         u0_mcu/u_cpu/rn_reg_reg_19__6_
         u0_mcu/u_cpu/rn_reg_reg_19__2_
         u0_mcu/u_cpu/rn_reg_reg_23__7_
         u0_mcu/u_cpu/rn_reg_reg_23__6_
         u0_mcu/u_cpu/rn_reg_reg_23__2_
         u0_mcu/u_cpu/dpc_tab_reg_3__2_
         u0_mcu/u_cpu/dpc_tab_reg_3__0_
         u0_mcu/u_cpu/dpc_tab_reg_7__4_
         u0_mcu/u_cpu/dpc_tab_reg_7__2_
         u0_mcu/u_cpu/dpc_tab_reg_7__0_
         u0_mcu/u_cpu/rn_reg_reg_27__7_
         u0_mcu/u_cpu/rn_reg_reg_27__6_
         u0_mcu/u_cpu/rn_reg_reg_27__2_
         u0_mcu/u_cpu/rn_reg_reg_31__7_
         u0_mcu/u_cpu/rn_reg_reg_31__6_
         u0_mcu/u_cpu/rn_reg_reg_31__2_
         u0_mcu/u_cpu/rn_reg_reg_11__7_
         u0_mcu/u_cpu/rn_reg_reg_11__6_
         u0_mcu/u_cpu/rn_reg_reg_11__2_
         u0_mcu/u_cpu/rn_reg_reg_15__7_
         u0_mcu/u_cpu/rn_reg_reg_15__6_
         u0_mcu/u_cpu/rn_reg_reg_15__2_
         u0_mcu/u_cpu/rn_reg_reg_0__7_
         u0_mcu/u_cpu/rn_reg_reg_0__2_
         u0_mcu/u_cpu/rn_reg_reg_4__7_
         u0_mcu/u_cpu/rn_reg_reg_4__2_
         u0_mcu/u_cpu/rn_reg_reg_0__6_
         u0_mcu/u_cpu/rn_reg_reg_4__6_
         u0_mcu/u_cpu/rn_reg_reg_16__7_
         u0_mcu/u_cpu/rn_reg_reg_16__6_
         u0_mcu/u_cpu/rn_reg_reg_16__2_
         u0_mcu/u_cpu/rn_reg_reg_20__7_
         u0_mcu/u_cpu/rn_reg_reg_20__6_
         u0_mcu/u_cpu/rn_reg_reg_20__2_
         u0_mcu/u_cpu/dpc_tab_reg_0__2_
         u0_mcu/u_cpu/dpc_tab_reg_0__0_
         u0_mcu/u_cpu/dpc_tab_reg_4__4_
         u0_mcu/u_cpu/dpc_tab_reg_4__2_
         u0_mcu/u_cpu/dpc_tab_reg_4__0_
         u0_mcu/u_cpu/rn_reg_reg_24__7_
         u0_mcu/u_cpu/rn_reg_reg_24__6_
         u0_mcu/u_cpu/rn_reg_reg_24__2_
         u0_mcu/u_cpu/rn_reg_reg_28__7_
         u0_mcu/u_cpu/rn_reg_reg_28__6_
         u0_mcu/u_cpu/rn_reg_reg_28__2_
         u0_mcu/u_cpu/rn_reg_reg_8__7_
         u0_mcu/u_cpu/rn_reg_reg_8__6_
         u0_mcu/u_cpu/rn_reg_reg_8__2_
         u0_mcu/u_cpu/rn_reg_reg_12__7_
         u0_mcu/u_cpu/rn_reg_reg_12__6_
         u0_mcu/u_cpu/rn_reg_reg_12__2_
         u0_mcu/u_cpu/rn_reg_reg_1__7_
         u0_mcu/u_cpu/rn_reg_reg_1__2_
         u0_mcu/u_cpu/rn_reg_reg_5__7_
         u0_mcu/u_cpu/rn_reg_reg_5__2_
         u0_mcu/u_cpu/rn_reg_reg_5__6_
         u0_mcu/u_cpu/rn_reg_reg_1__6_
         u0_mcu/u_cpu/rn_reg_reg_17__7_
         u0_mcu/u_cpu/rn_reg_reg_17__6_
         u0_mcu/u_cpu/rn_reg_reg_17__2_
         u0_mcu/u_cpu/rn_reg_reg_21__7_
         u0_mcu/u_cpu/rn_reg_reg_21__6_
         u0_mcu/u_cpu/rn_reg_reg_21__2_
         u0_mcu/u_cpu/dpc_tab_reg_1__4_
         u0_mcu/u_cpu/dpc_tab_reg_1__2_
         u0_mcu/u_cpu/dpc_tab_reg_1__0_
         u0_mcu/u_cpu/dpc_tab_reg_5__5_
         u0_mcu/u_cpu/dpc_tab_reg_5__4_
         u0_mcu/u_cpu/dpc_tab_reg_5__2_
         u0_mcu/u_cpu/dpc_tab_reg_5__0_
         u0_mcu/u_cpu/rn_reg_reg_25__7_
         u0_mcu/u_cpu/rn_reg_reg_25__2_
         u0_mcu/u_cpu/rn_reg_reg_29__7_
         u0_mcu/u_cpu/rn_reg_reg_29__6_
         u0_mcu/u_cpu/rn_reg_reg_29__2_
         u0_mcu/u_cpu/rn_reg_reg_9__7_
         u0_mcu/u_cpu/rn_reg_reg_9__6_
         u0_mcu/u_cpu/rn_reg_reg_9__2_
         u0_mcu/u_cpu/rn_reg_reg_13__7_
         u0_mcu/u_cpu/rn_reg_reg_13__6_
         u0_mcu/u_cpu/rn_reg_reg_13__2_
         u0_mcu/u_cpu/rn_reg_reg_2__7_
         u0_mcu/u_cpu/rn_reg_reg_2__2_
         u0_mcu/u_cpu/rn_reg_reg_6__7_
         u0_mcu/u_cpu/rn_reg_reg_6__2_
         u0_mcu/u_cpu/rn_reg_reg_2__6_
         u0_mcu/u_cpu/rn_reg_reg_6__6_
         u0_mcu/u_cpu/rn_reg_reg_18__7_
         u0_mcu/u_cpu/rn_reg_reg_18__6_
         u0_mcu/u_cpu/rn_reg_reg_18__2_
         u0_mcu/u_cpu/rn_reg_reg_22__7_
         u0_mcu/u_cpu/rn_reg_reg_22__6_
         u0_mcu/u_cpu/rn_reg_reg_22__2_
         u0_mcu/u_cpu/dpc_tab_reg_2__2_
         u0_mcu/u_cpu/dpc_tab_reg_2__0_
         u0_mcu/u_cpu/dpc_tab_reg_6__4_
         u0_mcu/u_cpu/dpc_tab_reg_6__2_
         u0_mcu/u_cpu/dpc_tab_reg_6__0_
         u0_mcu/u_cpu/rn_reg_reg_26__7_
         u0_mcu/u_cpu/rn_reg_reg_26__6_
         u0_mcu/u_cpu/rn_reg_reg_26__2_
         u0_mcu/u_cpu/rn_reg_reg_30__7_
         u0_mcu/u_cpu/rn_reg_reg_30__6_
         u0_mcu/u_cpu/rn_reg_reg_30__2_
         u0_mcu/u_cpu/rn_reg_reg_10__7_
         u0_mcu/u_cpu/rn_reg_reg_10__6_
         u0_mcu/u_cpu/rn_reg_reg_10__2_
         u0_mcu/u_cpu/rn_reg_reg_14__7_
         u0_mcu/u_cpu/rn_reg_reg_14__6_
         u0_mcu/u_cpu/rn_reg_reg_14__2_
         u0_mcu/u_cpu/dec_cop_reg_7_
         u0_mcu/u_cpu/sp_reg_reg_5_
         u0_mcu/u_cpu/f1_reg
         u0_mcu/u_cpu/sp_reg_reg_6_
         u0_mcu/u_cpu/dph_reg_reg_3__6_
         u0_mcu/u_cpu/dph_reg_reg_3__5_
         u0_mcu/u_cpu/dph_reg_reg_3__4_
         u0_mcu/u_cpu/dph_reg_reg_3__3_
         u0_mcu/u_cpu/dph_reg_reg_3__2_
         u0_mcu/u_cpu/dph_reg_reg_3__1_
         u0_mcu/u_cpu/dpl_reg_reg_3__5_
         u0_mcu/u_cpu/dpl_reg_reg_3__4_
         u0_mcu/u_cpu/dpl_reg_reg_3__2_
         u0_mcu/u_cpu/dph_reg_reg_7__6_
         u0_mcu/u_cpu/dph_reg_reg_7__5_
         u0_mcu/u_cpu/dph_reg_reg_7__4_
         u0_mcu/u_cpu/dph_reg_reg_7__2_
         u0_mcu/u_cpu/dpl_reg_reg_7__5_
         u0_mcu/u_cpu/dpl_reg_reg_7__4_
         u0_mcu/u_cpu/dpl_reg_reg_7__3_
         u0_mcu/u_cpu/dpl_reg_reg_7__2_
         u0_mcu/u_cpu/dph_reg_reg_7__0_
         u0_mcu/u_cpu/dph_reg_reg_3__0_
         u0_mcu/u_cpu/dph_reg_reg_0__6_
         u0_mcu/u_cpu/dph_reg_reg_0__5_
         u0_mcu/u_cpu/dph_reg_reg_0__4_
         u0_mcu/u_cpu/dph_reg_reg_0__2_
         u0_mcu/u_cpu/dpl_reg_reg_0__5_
         u0_mcu/u_cpu/dpl_reg_reg_0__4_
         u0_mcu/u_cpu/dpl_reg_reg_0__2_
         u0_mcu/u_cpu/dph_reg_reg_4__6_
         u0_mcu/u_cpu/dph_reg_reg_4__5_
         u0_mcu/u_cpu/dph_reg_reg_4__4_
         u0_mcu/u_cpu/dph_reg_reg_4__2_
         u0_mcu/u_cpu/dpl_reg_reg_4__5_
         u0_mcu/u_cpu/dpl_reg_reg_4__4_
         u0_mcu/u_cpu/dpl_reg_reg_4__3_
         u0_mcu/u_cpu/dpl_reg_reg_4__2_
         u0_mcu/u_cpu/dph_reg_reg_4__0_
         u0_mcu/u_cpu/dph_reg_reg_0__0_
         u0_mcu/u_cpu/dph_reg_reg_1__6_
         u0_mcu/u_cpu/dph_reg_reg_1__5_
         u0_mcu/u_cpu/dph_reg_reg_1__4_
         u0_mcu/u_cpu/dph_reg_reg_1__2_
         u0_mcu/u_cpu/dpl_reg_reg_1__5_
         u0_mcu/u_cpu/dpl_reg_reg_1__4_
         u0_mcu/u_cpu/dpl_reg_reg_1__3_
         u0_mcu/u_cpu/dpl_reg_reg_1__2_
         u0_mcu/u_cpu/dph_reg_reg_5__6_
         u0_mcu/u_cpu/dph_reg_reg_5__5_
         u0_mcu/u_cpu/dph_reg_reg_5__4_
         u0_mcu/u_cpu/dph_reg_reg_5__2_
         u0_mcu/u_cpu/dpl_reg_reg_5__5_
         u0_mcu/u_cpu/dpl_reg_reg_5__4_
         u0_mcu/u_cpu/dpl_reg_reg_5__3_
         u0_mcu/u_cpu/dpl_reg_reg_5__2_
         u0_mcu/u_cpu/dph_reg_reg_5__0_
         u0_mcu/u_cpu/dph_reg_reg_1__0_
         u0_mcu/u_cpu/dph_reg_reg_2__6_
         u0_mcu/u_cpu/dph_reg_reg_2__5_
         u0_mcu/u_cpu/dph_reg_reg_2__4_
         u0_mcu/u_cpu/dph_reg_reg_2__3_
         u0_mcu/u_cpu/dph_reg_reg_2__2_
         u0_mcu/u_cpu/dph_reg_reg_2__1_
         u0_mcu/u_cpu/dpl_reg_reg_2__5_
         u0_mcu/u_cpu/dpl_reg_reg_2__4_
         u0_mcu/u_cpu/dpl_reg_reg_2__2_
         u0_mcu/u_cpu/dph_reg_reg_6__6_
         u0_mcu/u_cpu/dph_reg_reg_6__5_
         u0_mcu/u_cpu/dph_reg_reg_6__4_
         u0_mcu/u_cpu/dph_reg_reg_6__2_
         u0_mcu/u_cpu/dpl_reg_reg_6__5_
         u0_mcu/u_cpu/dpl_reg_reg_6__4_
         u0_mcu/u_cpu/dpl_reg_reg_6__3_
         u0_mcu/u_cpu/dpl_reg_reg_6__2_
         u0_mcu/u_cpu/dph_reg_reg_6__0_
         u0_mcu/u_cpu/dph_reg_reg_2__0_
         u0_mcu/u_cpu/dec_cop_reg_6_
         u0_mcu/u_cpu/multempreg_reg_0_
         u0_mcu/u_cpu/ckcon_r_reg_7_
         u0_mcu/u_cpu/rmwinstr_reg
         u0_mcu/u_cpu/bitno_reg_2_
         u0_mcu/u_cpu/ramdatao_r_reg_6_
         u0_mcu/u_cpu/ramdatao_r_reg_5_
         u0_mcu/u_cpu/ramdatao_r_reg_7_
         u0_mcu/u_cpu/rn_reg_reg_3__3_
         u0_mcu/u_cpu/rn_reg_reg_3__1_
         u0_mcu/u_cpu/rn_reg_reg_3__0_
         u0_mcu/u_cpu/rn_reg_reg_7__3_
         u0_mcu/u_cpu/rn_reg_reg_7__1_
         u0_mcu/u_cpu/rn_reg_reg_7__0_
         u0_mcu/u_cpu/rn_reg_reg_7__4_
         u0_mcu/u_cpu/rn_reg_reg_3__4_
         u0_mcu/u_cpu/rn_reg_reg_7__5_
         u0_mcu/u_cpu/rn_reg_reg_3__5_
         u0_mcu/u_cpu/rn_reg_reg_19__5_
         u0_mcu/u_cpu/rn_reg_reg_19__4_
         u0_mcu/u_cpu/rn_reg_reg_19__1_
         u0_mcu/u_cpu/rn_reg_reg_19__0_
         u0_mcu/u_cpu/rn_reg_reg_23__5_
         u0_mcu/u_cpu/rn_reg_reg_23__4_
         u0_mcu/u_cpu/rn_reg_reg_23__3_
         u0_mcu/u_cpu/rn_reg_reg_23__1_
         u0_mcu/u_cpu/rn_reg_reg_23__0_
         u0_mcu/u_cpu/dpc_tab_reg_3__3_
         u0_mcu/u_cpu/dpc_tab_reg_3__1_
         u0_mcu/u_cpu/dpc_tab_reg_7__3_
         u0_mcu/u_cpu/dpc_tab_reg_7__1_
         u0_mcu/u_cpu/rn_reg_reg_27__5_
         u0_mcu/u_cpu/rn_reg_reg_27__4_
         u0_mcu/u_cpu/rn_reg_reg_27__1_
         u0_mcu/u_cpu/rn_reg_reg_27__0_
         u0_mcu/u_cpu/rn_reg_reg_31__5_
         u0_mcu/u_cpu/rn_reg_reg_31__4_
         u0_mcu/u_cpu/rn_reg_reg_31__3_
         u0_mcu/u_cpu/rn_reg_reg_31__1_
         u0_mcu/u_cpu/rn_reg_reg_31__0_
         u0_mcu/u_cpu/rn_reg_reg_11__5_
         u0_mcu/u_cpu/rn_reg_reg_11__4_
         u0_mcu/u_cpu/rn_reg_reg_11__3_
         u0_mcu/u_cpu/rn_reg_reg_11__1_
         u0_mcu/u_cpu/rn_reg_reg_11__0_
         u0_mcu/u_cpu/rn_reg_reg_15__5_
         u0_mcu/u_cpu/rn_reg_reg_15__4_
         u0_mcu/u_cpu/rn_reg_reg_15__3_
         u0_mcu/u_cpu/rn_reg_reg_15__1_
         u0_mcu/u_cpu/rn_reg_reg_15__0_
         u0_mcu/u_cpu/rn_reg_reg_0__3_
         u0_mcu/u_cpu/rn_reg_reg_0__1_
         u0_mcu/u_cpu/rn_reg_reg_0__0_
         u0_mcu/u_cpu/rn_reg_reg_4__3_
         u0_mcu/u_cpu/rn_reg_reg_4__1_
         u0_mcu/u_cpu/rn_reg_reg_4__0_
         u0_mcu/u_cpu/rn_reg_reg_0__4_
         u0_mcu/u_cpu/rn_reg_reg_4__4_
         u0_mcu/u_cpu/rn_reg_reg_0__5_
         u0_mcu/u_cpu/rn_reg_reg_4__5_
         u0_mcu/u_cpu/rn_reg_reg_16__5_
         u0_mcu/u_cpu/rn_reg_reg_16__4_
         u0_mcu/u_cpu/rn_reg_reg_16__1_
         u0_mcu/u_cpu/rn_reg_reg_16__0_
         u0_mcu/u_cpu/rn_reg_reg_20__5_
         u0_mcu/u_cpu/rn_reg_reg_20__4_
         u0_mcu/u_cpu/rn_reg_reg_20__1_
         u0_mcu/u_cpu/rn_reg_reg_20__0_
         u0_mcu/u_cpu/dpc_tab_reg_0__3_
         u0_mcu/u_cpu/dpc_tab_reg_0__1_
         u0_mcu/u_cpu/dpc_tab_reg_4__3_
         u0_mcu/u_cpu/dpc_tab_reg_4__1_
         u0_mcu/u_cpu/rn_reg_reg_24__5_
         u0_mcu/u_cpu/rn_reg_reg_24__4_
         u0_mcu/u_cpu/rn_reg_reg_24__1_
         u0_mcu/u_cpu/rn_reg_reg_24__0_
         u0_mcu/u_cpu/rn_reg_reg_28__5_
         u0_mcu/u_cpu/rn_reg_reg_28__4_
         u0_mcu/u_cpu/rn_reg_reg_28__1_
         u0_mcu/u_cpu/rn_reg_reg_28__0_
         u0_mcu/u_cpu/rn_reg_reg_8__5_
         u0_mcu/u_cpu/rn_reg_reg_8__4_
         u0_mcu/u_cpu/rn_reg_reg_8__3_
         u0_mcu/u_cpu/rn_reg_reg_8__1_
         u0_mcu/u_cpu/rn_reg_reg_8__0_
         u0_mcu/u_cpu/rn_reg_reg_12__5_
         u0_mcu/u_cpu/rn_reg_reg_12__4_
         u0_mcu/u_cpu/rn_reg_reg_12__3_
         u0_mcu/u_cpu/rn_reg_reg_12__1_
         u0_mcu/u_cpu/rn_reg_reg_12__0_
         u0_mcu/u_cpu/rn_reg_reg_1__3_
         u0_mcu/u_cpu/rn_reg_reg_1__1_
         u0_mcu/u_cpu/rn_reg_reg_1__0_
         u0_mcu/u_cpu/rn_reg_reg_5__3_
         u0_mcu/u_cpu/rn_reg_reg_5__1_
         u0_mcu/u_cpu/rn_reg_reg_5__0_
         u0_mcu/u_cpu/rn_reg_reg_5__4_
         u0_mcu/u_cpu/rn_reg_reg_1__4_
         u0_mcu/u_cpu/rn_reg_reg_5__5_
         u0_mcu/u_cpu/rn_reg_reg_1__5_
         u0_mcu/u_cpu/rn_reg_reg_17__5_
         u0_mcu/u_cpu/rn_reg_reg_17__4_
         u0_mcu/u_cpu/rn_reg_reg_17__1_
         u0_mcu/u_cpu/rn_reg_reg_17__0_
         u0_mcu/u_cpu/rn_reg_reg_21__5_
         u0_mcu/u_cpu/rn_reg_reg_21__4_
         u0_mcu/u_cpu/rn_reg_reg_21__1_
         u0_mcu/u_cpu/rn_reg_reg_21__0_
         u0_mcu/u_cpu/dpc_tab_reg_1__3_
         u0_mcu/u_cpu/dpc_tab_reg_1__1_
         u0_mcu/u_cpu/dpc_tab_reg_5__3_
         u0_mcu/u_cpu/dpc_tab_reg_5__1_
         u0_mcu/u_cpu/rn_reg_reg_25__6_
         u0_mcu/u_cpu/rn_reg_reg_25__5_
         u0_mcu/u_cpu/rn_reg_reg_25__4_
         u0_mcu/u_cpu/rn_reg_reg_25__1_
         u0_mcu/u_cpu/rn_reg_reg_25__0_
         u0_mcu/u_cpu/rn_reg_reg_29__5_
         u0_mcu/u_cpu/rn_reg_reg_29__4_
         u0_mcu/u_cpu/rn_reg_reg_29__1_
         u0_mcu/u_cpu/rn_reg_reg_29__0_
         u0_mcu/u_cpu/rn_reg_reg_9__5_
         u0_mcu/u_cpu/rn_reg_reg_9__4_
         u0_mcu/u_cpu/rn_reg_reg_9__3_
         u0_mcu/u_cpu/rn_reg_reg_9__1_
         u0_mcu/u_cpu/rn_reg_reg_9__0_
         u0_mcu/u_cpu/rn_reg_reg_13__5_
         u0_mcu/u_cpu/rn_reg_reg_13__4_
         u0_mcu/u_cpu/rn_reg_reg_13__3_
         u0_mcu/u_cpu/rn_reg_reg_13__1_
         u0_mcu/u_cpu/rn_reg_reg_13__0_
         u0_mcu/u_cpu/rn_reg_reg_2__3_
         u0_mcu/u_cpu/rn_reg_reg_2__1_
         u0_mcu/u_cpu/rn_reg_reg_2__0_
         u0_mcu/u_cpu/rn_reg_reg_6__3_
         u0_mcu/u_cpu/rn_reg_reg_6__1_
         u0_mcu/u_cpu/rn_reg_reg_6__0_
         u0_mcu/u_cpu/rn_reg_reg_2__4_
         u0_mcu/u_cpu/rn_reg_reg_6__4_
         u0_mcu/u_cpu/rn_reg_reg_2__5_
         u0_mcu/u_cpu/rn_reg_reg_6__5_
         u0_mcu/u_cpu/rn_reg_reg_18__5_
         u0_mcu/u_cpu/rn_reg_reg_18__4_
         u0_mcu/u_cpu/rn_reg_reg_18__1_
         u0_mcu/u_cpu/rn_reg_reg_18__0_
         u0_mcu/u_cpu/rn_reg_reg_22__5_
         u0_mcu/u_cpu/rn_reg_reg_22__4_
         u0_mcu/u_cpu/rn_reg_reg_22__3_
         u0_mcu/u_cpu/rn_reg_reg_22__1_
         u0_mcu/u_cpu/rn_reg_reg_22__0_
         u0_mcu/u_cpu/dpc_tab_reg_2__3_
         u0_mcu/u_cpu/dpc_tab_reg_2__1_
         u0_mcu/u_cpu/dpc_tab_reg_6__3_
         u0_mcu/u_cpu/dpc_tab_reg_6__1_
         u0_mcu/u_cpu/rn_reg_reg_26__5_
         u0_mcu/u_cpu/rn_reg_reg_26__4_
         u0_mcu/u_cpu/rn_reg_reg_26__1_
         u0_mcu/u_cpu/rn_reg_reg_26__0_
         u0_mcu/u_cpu/rn_reg_reg_30__5_
         u0_mcu/u_cpu/rn_reg_reg_30__4_
         u0_mcu/u_cpu/rn_reg_reg_30__3_
         u0_mcu/u_cpu/rn_reg_reg_30__1_
         u0_mcu/u_cpu/rn_reg_reg_30__0_
         u0_mcu/u_cpu/rn_reg_reg_10__5_
         u0_mcu/u_cpu/rn_reg_reg_10__4_
         u0_mcu/u_cpu/rn_reg_reg_10__3_
         u0_mcu/u_cpu/rn_reg_reg_10__1_
         u0_mcu/u_cpu/rn_reg_reg_10__0_
         u0_mcu/u_cpu/rn_reg_reg_14__5_
         u0_mcu/u_cpu/rn_reg_reg_14__4_
         u0_mcu/u_cpu/rn_reg_reg_14__3_
         u0_mcu/u_cpu/rn_reg_reg_14__1_
         u0_mcu/u_cpu/rn_reg_reg_14__0_
         u0_mcu/u_cpu/sp_reg_reg_4_
         u0_mcu/u_cpu/sp_reg_reg_3_
         u0_mcu/u_cpu/dph_reg_reg_3__7_
         u0_mcu/u_cpu/dpl_reg_reg_3__7_
         u0_mcu/u_cpu/dpl_reg_reg_3__6_
         u0_mcu/u_cpu/dpl_reg_reg_3__1_
         u0_mcu/u_cpu/dpl_reg_reg_3__0_
         u0_mcu/u_cpu/dph_reg_reg_7__7_
         u0_mcu/u_cpu/dph_reg_reg_7__3_
         u0_mcu/u_cpu/dph_reg_reg_7__1_
         u0_mcu/u_cpu/dpl_reg_reg_7__7_
         u0_mcu/u_cpu/dpl_reg_reg_7__6_
         u0_mcu/u_cpu/dpl_reg_reg_7__1_
         u0_mcu/u_cpu/dpl_reg_reg_7__0_
         u0_mcu/u_cpu/dph_reg_reg_0__7_
         u0_mcu/u_cpu/dph_reg_reg_0__3_
         u0_mcu/u_cpu/dph_reg_reg_0__1_
         u0_mcu/u_cpu/dpl_reg_reg_0__7_
         u0_mcu/u_cpu/dpl_reg_reg_0__6_
         u0_mcu/u_cpu/dpl_reg_reg_0__1_
         u0_mcu/u_cpu/dpl_reg_reg_0__0_
         u0_mcu/u_cpu/dph_reg_reg_4__7_
         u0_mcu/u_cpu/dph_reg_reg_4__3_
         u0_mcu/u_cpu/dph_reg_reg_4__1_
         u0_mcu/u_cpu/dpl_reg_reg_4__7_
         u0_mcu/u_cpu/dpl_reg_reg_4__6_
         u0_mcu/u_cpu/dpl_reg_reg_4__1_
         u0_mcu/u_cpu/dpl_reg_reg_4__0_
         u0_mcu/u_cpu/dph_reg_reg_1__7_
         u0_mcu/u_cpu/dph_reg_reg_1__3_
         u0_mcu/u_cpu/dph_reg_reg_1__1_
         u0_mcu/u_cpu/dpl_reg_reg_1__7_
         u0_mcu/u_cpu/dpl_reg_reg_1__6_
         u0_mcu/u_cpu/dpl_reg_reg_1__1_
         u0_mcu/u_cpu/dpl_reg_reg_1__0_
         u0_mcu/u_cpu/dph_reg_reg_5__7_
         u0_mcu/u_cpu/dph_reg_reg_5__3_
         u0_mcu/u_cpu/dph_reg_reg_5__1_
         u0_mcu/u_cpu/dpl_reg_reg_5__7_
         u0_mcu/u_cpu/dpl_reg_reg_5__6_
         u0_mcu/u_cpu/dpl_reg_reg_5__1_
         u0_mcu/u_cpu/dpl_reg_reg_5__0_
         u0_mcu/u_cpu/dph_reg_reg_2__7_
         u0_mcu/u_cpu/dpl_reg_reg_2__7_
         u0_mcu/u_cpu/dpl_reg_reg_2__6_
         u0_mcu/u_cpu/dpl_reg_reg_2__1_
         u0_mcu/u_cpu/dpl_reg_reg_2__0_
         u0_mcu/u_cpu/dph_reg_reg_6__7_
         u0_mcu/u_cpu/dph_reg_reg_6__3_
         u0_mcu/u_cpu/dph_reg_reg_6__1_
         u0_mcu/u_cpu/dpl_reg_reg_6__7_
         u0_mcu/u_cpu/dpl_reg_reg_6__6_
         u0_mcu/u_cpu/dpl_reg_reg_6__1_
         u0_mcu/u_cpu/dpl_reg_reg_6__0_
         u0_mcu/u_cpu/ckcon_r_reg_3_
         u0_mcu/u_cpu/dec_accop_reg_17_
         u0_mcu/u_cpu/ramwe_r_reg
         u0_mcu/u_cpu/pmw_reg_reg
         u0_mcu/u_cpu/temp_reg_3_
         u0_mcu/u_cpu/temp_reg_4_
         u0_mcu/u_cpu/temp_reg_5_
         u0_mcu/u_cpu/temp_reg_6_
         u0_mcu/u_cpu/temp_reg_0_
         u0_mcu/u_cpu/temp_reg_1_
         u0_mcu/u_cpu/temp_reg_2_
         u0_mcu/u_cpu/temp_reg_7_
         u0_mcu/u_cpu/bitno_reg_0_
         u0_mcu/u_cpu/bitno_reg_1_
         u0_mcu/u_cpu/phase_reg_2_
         u0_mcu/u_cpu/temp2_reg_6_
         u0_mcu/u_cpu/pc_reg_6_
         u0_mcu/u_cpu/rn_reg_reg_19__3_
         u0_mcu/u_cpu/rn_reg_reg_27__3_
         u0_mcu/u_cpu/rn_reg_reg_16__3_
         u0_mcu/u_cpu/rn_reg_reg_20__3_
         u0_mcu/u_cpu/rn_reg_reg_24__3_
         u0_mcu/u_cpu/rn_reg_reg_28__3_
         u0_mcu/u_cpu/rn_reg_reg_17__3_
         u0_mcu/u_cpu/rn_reg_reg_21__3_
         u0_mcu/u_cpu/rn_reg_reg_25__3_
         u0_mcu/u_cpu/rn_reg_reg_29__3_
         u0_mcu/u_cpu/rn_reg_reg_18__3_
         u0_mcu/u_cpu/rn_reg_reg_26__3_
         u0_mcu/u_cpu/dps_reg_reg_2_
         u0_mcu/u_cpu/dec_accop_reg_11_
         u0_mcu/u_cpu/dec_accop_reg_14_
         u0_mcu/u_cpu/sp_reg_reg_0_
         u0_mcu/u_cpu/sp_reg_reg_1_
         u0_mcu/u_cpu/dec_accop_reg_12_
         u0_mcu/u_cpu/dec_accop_reg_4_
         u0_mcu/u_cpu/dec_accop_reg_3_
         u0_mcu/u_cpu/rs_reg_reg_1_
         u0_mcu/u_cpu/dec_accop_reg_15_
         u0_mcu/u_cpu/sp_reg_reg_2_
         u0_mcu/u_cpu/sfroe_r_reg
         u0_mcu/u_cpu/sfrwe_r_reg
         u0_mcu/u_cpu/interrupt_reg
         u0_mcu/u_cpu/temp2_reg_5_
         u0_mcu/u_cpu/ramdatao_r_reg_4_
         u0_mcu/u_cpu/ramdatao_r_reg_2_
         u0_mcu/u_cpu/phase_reg_0_
         u0_mcu/u_cpu/pc_reg_5_
         u0_mcu/u_cpu/dec_accop_reg_13_
         u0_mcu/u_cpu/dec_accop_reg_1_
         u0_mcu/u_cpu/dec_accop_reg_0_
         u0_mcu/u_cpu/dec_accop_reg_2_
         u0_mcu/u_cpu/memrd_s_reg
         u0_mcu/u_cpu/accactv_reg
         u0_mcu/u_cpu/waitcnt_reg_0_
         u0_mcu/u_cpu/waitcnt_reg_1_
         u0_mcu/u_cpu/ckcon_r_reg_0_
         u0_mcu/u_cpu/ckcon_r_reg_4_
         u0_mcu/u_cpu/ckcon_r_reg_5_
         u0_mcu/u_cpu/ckcon_r_reg_1_
         u0_mcu/u_cpu/ckcon_r_reg_2_
         u0_mcu/u_cpu/mempsrd_r_reg
         u0_mcu/u_cpu/mempswr_s_reg
         u0_mcu/u_cpu/temp2_reg_4_
         u0_mcu/u_cpu/memwr_s_reg
         u0_mcu/u_cpu/acc_reg_reg_5_
         u0_mcu/u_cpu/acc_reg_reg_4_
         u0_mcu/u_cpu/instr_reg_2_
         u0_mcu/u_cpu/pc_reg_15_
         u0_mcu/u_cpu/phase_reg_1_
         u0_mcu/u_cpu/acc_reg_reg_6_
         u0_mcu/u_cpu/pc_reg_14_
         u0_mcu/u_cpu/pc_reg_3_
         u0_mcu/u_cpu/pc_reg_4_
         u0_mcu/u_cpu/instr_reg_4_
         u0_mcu/u_cpu/instr_reg_0_
         u0_mcu/u_cpu/dps_reg_reg_1_
         u0_mcu/u_cpu/dps_reg_reg_0_
         u0_mcu/u_cpu/rs_reg_reg_0_
         u0_mcu/u_cpu/dps_reg_reg_3_
         u0_mcu/u_cpu/waitcnt_reg_2_
         u0_mcu/u_cpu/ckcon_r_reg_6_
         u0_mcu/u_cpu/temp2_reg_3_
         u0_mcu/u_cpu/instr_reg_7_
         u0_mcu/u_cpu/ramdatao_r_reg_0_
         u0_mcu/u_cpu/ramdatao_r_reg_1_
         u0_mcu/u_cpu/instr_reg_1_
         u0_mcu/u_cpu/pc_reg_11_
         u0_mcu/u_cpu/pc_reg_12_
         u0_mcu/u_cpu/pc_reg_2_
         u0_mcu/u_cpu/pc_reg_8_
         u0_mcu/u_cpu/pc_reg_10_
         u0_mcu/u_cpu/pc_reg_9_
         u0_mcu/u_cpu/instr_reg_3_
         u0_mcu/u_cpu/pc_reg_13_
         u0_mcu/u_cpu/pc_reg_7_
         u0_mcu/u_cpu/ramsfrwe_reg
         u0_mcu/u_cpu/instr_reg_5_
         u0_mcu/u_cpu/ramsfraddr_s_reg_3_
         u0_mcu/u_cpu/temp2_reg_1_
         u0_mcu/u_cpu/temp2_reg_2_
         u0_mcu/u_cpu/ramdatao_r_reg_3_
         u0_mcu/u_cpu/instr_reg_6_
         u0_mcu/u_cpu/pc_reg_0_
         u0_mcu/u_cpu/pc_reg_1_
         u0_mcu/u_cpu/divtempreg_reg_6_
         u0_mcu/u_cpu/ac_reg_reg
         u0_mcu/u_cpu/divtempreg_reg_5_
         u0_mcu/u_cpu/ramsfraddr_s_reg_1_
         u0_mcu/u_cpu/ramsfraddr_s_reg_6_
         u0_mcu/u_cpu/b_reg_reg_7_
         u0_mcu/u_cpu/ramsfraddr_s_reg_2_
         u0_mcu/u_cpu/ramsfraddr_s_reg_7_
         u0_mcu/u_cpu/ramsfraddr_s_reg_0_
         u0_mcu/u_cpu/ramsfraddr_s_reg_5_
         u0_mcu/u_cpu/acc_reg_reg_3_
         u0_mcu/u_cpu/temp2_reg_0_
         u0_mcu/u_cpu/ramsfraddr_s_reg_4_
         u0_mcu/u_cpu/acc_reg_reg_0_
         u0_mcu/u_cpu/dec_accop_reg_7_
         u0_mcu/u_cpu/dec_accop_reg_8_
         u0_mcu/u_cpu/dec_accop_reg_6_
         u0_mcu/u_cpu/dec_accop_reg_16_
         u0_mcu/u_cpu/dec_accop_reg_18_
         u0_mcu/u_cpu/dec_accop_reg_9_
         u0_mcu/u_cpu/divtempreg_reg_4_
         u0_mcu/u_cpu/dec_accop_reg_5_
         u0_mcu/u_cpu/c_reg_reg
         u0_mcu/u_cpu/b_reg_reg_5_
         u0_mcu/u_cpu/b_reg_reg_6_
         u0_mcu/u_cpu/acc_reg_reg_2_
         u0_mcu/u_cpu/acc_reg_reg_1_
         u0_mcu/u_cpu/divtempreg_reg_2_
         u0_mcu/u_cpu/divtempreg_reg_3_
         u0_mcu/u_cpu/dec_accop_reg_10_
         u0_mcu/u_cpu/b_reg_reg_4_
         u0_mcu/u_cpu/divtempreg_reg_1_
         u0_mcu/u_cpu/b_reg_reg_3_
         u0_mcu/u_cpu/divtempreg_reg_0_
         u0_mcu/u_cpu/b_reg_reg_1_
         u0_mcu/u_cpu/b_reg_reg_0_
         u0_mcu/u_cpu/acc_reg_reg_7_
         u0_mcu/u_cpu/b_reg_reg_2_
         u0_mcu/u_syncneg/reset_ff2_reg
         u0_mcu/u_syncneg/rsttosrst_ff1_reg
         u0_mcu/u_syncneg/rsttowdt_ff1_reg
         u0_mcu/u_syncneg/int1_ff2_reg
         u0_mcu/u_syncneg/int0_ff2_reg
         u0_mcu/u_syncneg/rxd0_ff2_reg
         u0_mcu/u_syncneg/sdai_ff2_reg
         u0_mcu/u_syncneg/p0_ff2_reg_7_
         u0_mcu/u_syncneg/p0_ff2_reg_5_
         u0_mcu/u_syncneg/p0_ff2_reg_3_
         u0_mcu/u_syncneg/p0_ff2_reg_1_
         u0_mcu/u_syncneg/p0_ff2_reg_0_
         u0_mcu/u_syncneg/p0_ff2_reg_6_
         u0_mcu/u_syncneg/p0_ff2_reg_2_
         u0_mcu/u_syncneg/p0_ff2_reg_4_
         u0_mcu/u_syncneg/rst_ff1_reg
         u0_mcu/u_syncneg/int0_ff1_reg
         u0_mcu/u_syncneg/int1_ff1_reg
         u0_mcu/u_syncneg/p0_ff1_reg_6_
         u0_mcu/u_syncneg/p0_ff1_reg_5_
         u0_mcu/u_syncneg/p0_ff1_reg_4_
         u0_mcu/u_syncneg/p0_ff1_reg_2_
         u0_mcu/u_syncneg/p0_ff1_reg_1_
         u0_mcu/u_syncneg/p0_ff1_reg_0_
         u0_mcu/u_syncneg/rxd0_ff1_reg
         u0_mcu/u_syncneg/p0_ff1_reg_7_
         u0_mcu/u_syncneg/p0_ff1_reg_3_
         u0_mcu/u_syncneg/sdai_ff1_reg
         u0_mcu/u_syncneg/reset_ff1_reg
         u0_mcu/u_mdu/setmdef_reg
         u0_mcu/u_mdu/set_div16_reg
         u0_mcu/u_mdu/set_div32_reg
         u0_mcu/u_mdu/counter_st_reg_0_
         u0_mcu/u_mdu/counter_st_reg_2_
         u0_mcu/u_mdu/counter_st_reg_4_
         u0_mcu/u_mdu/counter_st_reg_3_
         u0_mcu/u_mdu/counter_st_reg_1_
         u0_mcu/u_mdu/oper_reg_reg_1_
         u0_mcu/u_mdu/oper_reg_reg_0_
         u0_mcu/u_mdu/oper_reg_reg_3_
         u0_mcu/u_mdu/oper_reg_reg_2_
         u0_mcu/u_mdu/norm_reg_reg_15_
         u0_mcu/u_mdu/norm_reg_reg_14_
         u0_mcu/u_mdu/norm_reg_reg_13_
         u0_mcu/u_mdu/norm_reg_reg_12_
         u0_mcu/u_mdu/norm_reg_reg_11_
         u0_mcu/u_mdu/norm_reg_reg_10_
         u0_mcu/u_mdu/norm_reg_reg_8_
         u0_mcu/u_mdu/norm_reg_reg_9_
         u0_mcu/u_mdu/arcon_s_reg_7_
         u0_mcu/u_mdu/arcon_s_reg_6_
         u0_mcu/u_mdu/arcon_s_reg_4_
         u0_mcu/u_mdu/md0_s_reg_2_
         u0_mcu/u_mdu/norm_reg_reg_7_
         u0_mcu/u_mdu/arcon_s_reg_5_
         u0_mcu/u_mdu/md1_s_reg_5_
         u0_mcu/u_mdu/md1_s_reg_6_
         u0_mcu/u_mdu/md1_s_reg_4_
         u0_mcu/u_mdu/md5_s_reg_7_
         u0_mcu/u_mdu/md5_s_reg_6_
         u0_mcu/u_mdu/md3_s_reg_2_
         u0_mcu/u_mdu/md1_s_reg_2_
         u0_mcu/u_mdu/md3_s_reg_6_
         u0_mcu/u_mdu/md5_s_reg_2_
         u0_mcu/u_mdu/arcon_s_reg_2_
         u0_mcu/u_mdu/arcon_s_reg_1_
         u0_mcu/u_mdu/arcon_s_reg_0_
         u0_mcu/u_mdu/arcon_s_reg_3_
         u0_mcu/u_mdu/md0_s_reg_1_
         u0_mcu/u_mdu/norm_reg_reg_6_
         u0_mcu/u_mdu/norm_reg_reg_5_
         u0_mcu/u_mdu/md1_s_reg_0_
         u0_mcu/u_mdu/md3_s_reg_4_
         u0_mcu/u_mdu/md0_s_reg_3_
         u0_mcu/u_mdu/md1_s_reg_1_
         u0_mcu/u_mdu/md1_s_reg_3_
         u0_mcu/u_mdu/md0_s_reg_4_
         u0_mcu/u_mdu/md0_s_reg_5_
         u0_mcu/u_mdu/md0_s_reg_6_
         u0_mcu/u_mdu/md0_s_reg_7_
         u0_mcu/u_mdu/md5_s_reg_3_
         u0_mcu/u_mdu/md4_s_reg_6_
         u0_mcu/u_mdu/md5_s_reg_4_
         u0_mcu/u_mdu/md3_s_reg_1_
         u0_mcu/u_mdu/md3_s_reg_0_
         u0_mcu/u_mdu/md2_s_reg_7_
         u0_mcu/u_mdu/md5_s_reg_5_
         u0_mcu/u_mdu/md3_s_reg_3_
         u0_mcu/u_mdu/md5_s_reg_1_
         u0_mcu/u_mdu/md4_s_reg_7_
         u0_mcu/u_mdu/md3_s_reg_5_
         u0_mcu/u_mdu/md5_s_reg_0_
         u0_mcu/u_mdu/norm_reg_reg_4_
         u0_mcu/u_mdu/md4_s_reg_5_
         u0_mcu/u_mdu/md2_s_reg_5_
         u0_mcu/u_mdu/md2_s_reg_6_
         u0_mcu/u_mdu/norm_reg_reg_2_
         u0_mcu/u_mdu/norm_reg_reg_3_
         u0_mcu/u_mdu/md4_s_reg_4_
         u0_mcu/u_mdu/md4_s_reg_3_
         u0_mcu/u_mdu/md2_s_reg_4_
         u0_mcu/u_mdu/md2_s_reg_3_
         u0_mcu/u_mdu/norm_reg_reg_1_
         u0_mcu/u_mdu/md4_s_reg_2_
         u0_mcu/u_mdu/md2_s_reg_2_
         u0_mcu/u_mdu/norm_reg_reg_0_
         u0_mcu/u_mdu/md2_s_reg_0_
         u0_mcu/u_mdu/md2_s_reg_1_
         u0_mcu/u_mdu/md4_s_reg_0_
         u0_mcu/u_mdu/md4_s_reg_1_
         u0_mcu/u_mdu/md0_s_reg_0_
         u0_mcu/u_mdu/md1_s_reg_7_
         u0_mcu/u_mdu/md3_s_reg_7_
         u0_mcu/u_mdu/mdu_op_reg_0_
         u0_mcu/u_mdu/mdu_op_reg_1_
         u0_mcu/u_ports/p0_reg_2_
         u0_mcu/u_ports/p0_reg_7_
         u0_mcu/u_ports/p0_reg_6_
         u0_mcu/u_ports/p0_reg_5_
         u0_mcu/u_ports/p0_reg_4_
         u0_mcu/u_ports/p0_reg_1_
         u0_mcu/u_ports/p0_reg_3_
         u0_mcu/u_ports/p0_reg_0_
         u0_mcu/u_serial0/t_shift_reg_reg_9_
         u0_mcu/u_serial0/t_shift_reg_reg_8_
         u0_mcu/u_serial0/t_shift_reg_reg_7_
         u0_mcu/u_serial0/t_shift_reg_reg_6_
         u0_mcu/u_serial0/t_shift_reg_reg_5_
         u0_mcu/u_serial0/t_shift_reg_reg_4_
         u0_mcu/u_serial0/t_shift_reg_reg_3_
         u0_mcu/u_serial0/t_shift_reg_reg_10_
         u0_mcu/u_serial0/r_shift_reg_reg_0_
         u0_mcu/u_serial0/t_shift_reg_reg_1_
         u0_mcu/u_serial0/rxd0_vec_reg_2_
         u0_mcu/u_serial0/rxd0_vec_reg_1_
         u0_mcu/u_serial0/t_shift_reg_reg_0_
         u0_mcu/u_serial0/ti_tmp_reg
         u0_mcu/u_serial0/rxd0_ff_reg
         u0_mcu/u_serial0/t_shift_reg_reg_2_
         u0_mcu/u_serial0/rxd0_vec_reg_0_
         u0_mcu/u_serial0/baud_r_count_reg
         u0_mcu/u_serial0/r_shift_reg_reg_7_
         u0_mcu/u_serial0/r_shift_reg_reg_6_
         u0_mcu/u_serial0/r_shift_reg_reg_5_
         u0_mcu/u_serial0/r_shift_reg_reg_4_
         u0_mcu/u_serial0/r_shift_reg_reg_3_
         u0_mcu/u_serial0/r_shift_reg_reg_2_
         u0_mcu/u_serial0/r_shift_reg_reg_1_
         u0_mcu/u_serial0/ri_tmp_reg
         u0_mcu/u_serial0/fluctuation_conter_reg_0_
         u0_mcu/u_serial0/s0con2_val_reg
         u0_mcu/u_serial0/s0con2_tmp_reg
         u0_mcu/u_serial0/receive_11_bits_reg
         u0_mcu/u_serial0/fluctuation_conter_reg_1_
         u0_mcu/u_serial0/ri0_fall_reg
         u0_mcu/u_serial0/ri0_ff_reg
         u0_mcu/u_serial0/t_shift_count_reg_1_
         u0_mcu/u_serial0/rxd0_fall_fl_reg
         u0_mcu/u_serial0/t_shift_count_reg_3_
         u0_mcu/u_serial0/t_shift_count_reg_2_
         u0_mcu/u_serial0/clk_count_reg_1_
         u0_mcu/u_serial0/t_shift_count_reg_0_
         u0_mcu/u_serial0/clk_count_reg_0_
         u0_mcu/u_serial0/rxd0_val_reg
         u0_mcu/u_serial0/clk_count_reg_3_
         u0_mcu/u_serial0/clk_count_reg_2_
         u0_mcu/u_serial0/rxd0_fall_reg
         u0_mcu/u_serial0/clk_ov12_reg
         u0_mcu/u_serial0/t_baud_ov_reg
         u0_mcu/u_serial0/baud_r2_clk_reg
         u0_mcu/u_serial0/tim_baud_reg_9_
         u0_mcu/u_serial0/tim_baud_reg_8_
         u0_mcu/u_serial0/tim_baud_reg_3_
         u0_mcu/u_serial0/tim_baud_reg_4_
         u0_mcu/u_serial0/t_baud_count_reg_3_
         u0_mcu/u_serial0/r_baud_count_reg_3_
         u0_mcu/u_serial0/r_shift_count_reg_1_
         u0_mcu/u_serial0/r_shift_count_reg_3_
         u0_mcu/u_serial0/r_shift_count_reg_2_
         u0_mcu/u_serial0/t_baud_count_reg_1_
         u0_mcu/u_serial0/t_baud_count_reg_0_
         u0_mcu/u_serial0/t_baud_count_reg_2_
         u0_mcu/u_serial0/r_start_reg
         u0_mcu/u_serial0/t1ov_ff_reg
         u0_mcu/u_serial0/tim_baud_reg_2_
         u0_mcu/u_serial0/tim_baud_reg_7_
         u0_mcu/u_serial0/tim_baud_reg_5_
         u0_mcu/u_serial0/tim_baud_reg_1_
         u0_mcu/u_serial0/tim_baud_reg_6_
         u0_mcu/u_serial0/tim_baud_reg_0_
         u0_mcu/u_serial0/r_baud_count_reg_1_
         u0_mcu/u_serial0/r_shift_count_reg_0_
         u0_mcu/u_serial0/r_baud_count_reg_2_
         u0_mcu/u_serial0/r_baud_count_reg_0_
         u0_mcu/u_serial0/baud_rate_ov_reg
         u0_mcu/u_serial0/r_clk_ov2_reg
         u0_mcu/u_serial0/rxd0o_reg
         u0_mcu/u_serial0/t_start_reg
         u0_mcu/u_serial0/txd0_reg
         u0_mcu/u_serial0/s0relh_s_reg_5_
         u0_mcu/u_serial0/s0relh_s_reg_4_
         u0_mcu/u_serial0/s0relh_s_reg_3_
         u0_mcu/u_serial0/s0buf_r_reg_7_
         u0_mcu/u_serial0/s0buf_r_reg_2_
         u0_mcu/u_serial0/s0rell_s_reg_2_
         u0_mcu/u_serial0/s0rell_s_reg_3_
         u0_mcu/u_serial0/s0relh_s_reg_1_
         u0_mcu/u_serial0/s0relh_s_reg_0_
         u0_mcu/u_serial0/s0rell_s_reg_1_
         u0_mcu/u_serial0/s0rell_s_reg_7_
         u0_mcu/u_serial0/s0relh_s_reg_2_
         u0_mcu/u_serial0/bd_s_reg
         u0_mcu/u_serial0/smod_s_reg
         u0_mcu/u_serial0/s0con_s_reg_2_
         u0_mcu/u_serial0/s0relh_s_reg_7_
         u0_mcu/u_serial0/s0relh_s_reg_6_
         u0_mcu/u_serial0/s0buf_r_reg_5_
         u0_mcu/u_serial0/s0buf_r_reg_4_
         u0_mcu/u_serial0/s0buf_r_reg_0_
         u0_mcu/u_serial0/s0buf_r_reg_6_
         u0_mcu/u_serial0/s0buf_r_reg_3_
         u0_mcu/u_serial0/s0buf_r_reg_1_
         u0_mcu/u_serial0/s0con_s_reg_3_
         u0_mcu/u_serial0/s0rell_s_reg_5_
         u0_mcu/u_serial0/s0rell_s_reg_4_
         u0_mcu/u_serial0/s0rell_s_reg_0_
         u0_mcu/u_serial0/s0con_s_reg_1_
         u0_mcu/u_serial0/s0con_s_reg_5_
         u0_mcu/u_serial0/s0con_s_reg_4_
         u0_mcu/u_serial0/s0con_s_reg_0_
         u0_mcu/u_serial0/s0con_s_reg_6_
         u0_mcu/u_serial0/s0con_s_reg_7_
         u0_mcu/u_serial0/s0rell_s_reg_6_
         u0_mcu/u_timer0/t1clr_reg
         u0_mcu/u_timer0/clk_count_reg_1_
         u0_mcu/u_timer0/tl0_ov_ff_reg
         u0_mcu/u_timer0/th0_ov_ff_reg
         u0_mcu/u_timer0/clk_count_reg_2_
         u0_mcu/u_timer0/clk_count_reg_0_
         u0_mcu/u_timer0/t0clr_reg
         u0_mcu/u_timer0/clk_count_reg_3_
         u0_mcu/u_timer0/clk_ov12_reg
         u0_mcu/u_timer0/tl0_s_reg_7_
         u0_mcu/u_timer0/tl0_s_reg_1_
         u0_mcu/u_timer0/t0_gate_reg
         u0_mcu/u_timer0/tl0_s_reg_3_
         u0_mcu/u_timer0/t0_tf0_s_reg
         u0_mcu/u_timer0/th0_s_reg_2_
         u0_mcu/u_timer0/t0_ct_reg
         u0_mcu/u_timer0/tl0_s_reg_2_
         u0_mcu/u_timer0/t0_mode_reg_1_
         u0_mcu/u_timer0/t0_tf1_s_reg
         u0_mcu/u_timer0/t0_tr1_s_reg
         u0_mcu/u_timer0/tl0_s_reg_5_
         u0_mcu/u_timer0/tl0_s_reg_6_
         u0_mcu/u_timer0/tl0_s_reg_0_
         u0_mcu/u_timer0/th0_s_reg_7_
         u0_mcu/u_timer0/t0_tr0_s_reg
         u0_mcu/u_timer0/th0_s_reg_5_
         u0_mcu/u_timer0/th0_s_reg_4_
         u0_mcu/u_timer0/th0_s_reg_6_
         u0_mcu/u_timer0/th0_s_reg_1_
         u0_mcu/u_timer0/tl0_s_reg_4_
         u0_mcu/u_timer0/th0_s_reg_0_
         u0_mcu/u_timer0/th0_s_reg_3_
         u0_mcu/u_timer0/t0_mode_reg_0_
         u0_mcu/u_timer1/th1_ov_ff_reg
         u0_mcu/u_timer1/clk_count_reg_1_
         u0_mcu/u_timer1/clk_count_reg_2_
         u0_mcu/u_timer1/clk_count_reg_0_
         u0_mcu/u_timer1/clk_count_reg_3_
         u0_mcu/u_timer1/t1clr_reg
         u0_mcu/u_timer1/tl1_ov_ff_reg
         u0_mcu/u_timer1/clk_ov12_reg
         u0_mcu/u_timer1/t0_mode_reg_1_
         u0_mcu/u_timer1/t0_mode_reg_0_
         u0_mcu/u_timer1/t1_ct_reg
         u0_mcu/u_timer1/t1_gate_reg
         u0_mcu/u_timer1/tl1_s_reg_7_
         u0_mcu/u_timer1/tl1_s_reg_5_
         u0_mcu/u_timer1/tl1_s_reg_6_
         u0_mcu/u_timer1/tl1_s_reg_1_
         u0_mcu/u_timer1/tl1_s_reg_3_
         u0_mcu/u_timer1/th1_s_reg_1_
         u0_mcu/u_timer1/tl1_s_reg_2_
         u0_mcu/u_timer1/th1_s_reg_3_
         u0_mcu/u_timer1/th1_s_reg_2_
         u0_mcu/u_timer1/t1_tf1_s_reg
         u0_mcu/u_timer1/th1_s_reg_7_
         u0_mcu/u_timer1/tl1_s_reg_0_
         u0_mcu/u_timer1/th1_s_reg_5_
         u0_mcu/u_timer1/th1_s_reg_4_
         u0_mcu/u_timer1/tl1_s_reg_4_
         u0_mcu/u_timer1/th1_s_reg_0_
         u0_mcu/u_timer1/t1_tr1_s_reg
         u0_mcu/u_timer1/t1_mode_reg_0_
         u0_mcu/u_timer1/t1_mode_reg_1_
         u0_mcu/u_timer1/th1_s_reg_6_
         u0_mcu/u_watchdog/wdts_s_reg_1_
         u0_mcu/u_watchdog/wdt_act_reg
         u0_mcu/u_watchdog/wdts_reg
         u0_mcu/u_watchdog/wdt_normal_ff_reg
         u0_mcu/u_watchdog/pres_2_reg
         u0_mcu/u_watchdog/wdt_tm_sync_reg
         u0_mcu/u_watchdog/wdt_normal_reg
         u0_mcu/u_watchdog/wdts_s_reg_0_
         u0_mcu/u_watchdog/wdt_act_sync_reg
         u0_mcu/u_watchdog/pres_16_reg_3_
         u0_mcu/u_watchdog/wdth_reg_6_
         u0_mcu/u_watchdog/pres_8_reg_0_
         u0_mcu/u_watchdog/pres_8_reg_1_
         u0_mcu/u_watchdog/wdtl_reg_2_
         u0_mcu/u_watchdog/wdtrefresh_reg
         u0_mcu/u_watchdog/cycles_reg_reg_2_
         u0_mcu/u_watchdog/pres_16_reg_1_
         u0_mcu/u_watchdog/cycles_reg_reg_1_
         u0_mcu/u_watchdog/wdtl_reg_1_
         u0_mcu/u_watchdog/wdtl_reg_7_
         u0_mcu/u_watchdog/wdtl_reg_0_
         u0_mcu/u_watchdog/pres_16_reg_0_
         u0_mcu/u_watchdog/cycles_reg_reg_0_
         u0_mcu/u_watchdog/wdth_reg_1_
         u0_mcu/u_watchdog/wdth_reg_3_
         u0_mcu/u_watchdog/wdth_reg_0_
         u0_mcu/u_watchdog/wdtl_reg_3_
         u0_mcu/u_watchdog/wdth_reg_2_
         u0_mcu/u_watchdog/pres_16_reg_2_
         u0_mcu/u_watchdog/cycles_reg_reg_3_
         u0_mcu/u_watchdog/wdtl_reg_4_
         u0_mcu/u_watchdog/wdth_reg_4_
         u0_mcu/u_watchdog/wdth_reg_5_
         u0_mcu/u_watchdog/wdtl_reg_5_
         u0_mcu/u_watchdog/wdtl_reg_6_
         u0_mcu/u_watchdog/wdtrel_s_reg_7_
         u0_mcu/u_watchdog/ip0wdts_reg
         u0_mcu/u_watchdog/wdtrel_s_reg_6_
         u0_mcu/u_watchdog/wdtrel_s_reg_3_
         u0_mcu/u_watchdog/wdtrel_s_reg_1_
         u0_mcu/u_watchdog/wdtrel_s_reg_2_
         u0_mcu/u_watchdog/wdt_tm_s_reg
         u0_mcu/u_watchdog/wdtrel_s_reg_5_
         u0_mcu/u_watchdog/wdtrel_s_reg_4_
         u0_mcu/u_watchdog/wdtrel_s_reg_0_
         u0_mcu/u_isr/intvect_reg_reg_4_
         u0_mcu/u_isr/intvect_reg_reg_3_
         u0_mcu/u_isr/intvect_reg_reg_2_
         u0_mcu/u_isr/intvect_reg_reg_1_
         u0_mcu/u_isr/intvect_reg_reg_0_
         u0_mcu/u_isr/is_reg_s_reg_0_
         u0_mcu/u_isr/is_reg_s_reg_1_
         u0_mcu/u_isr/is_reg_s_reg_2_
         u0_mcu/u_isr/is_reg_s_reg_3_
         u0_mcu/u_isr/irq_r_reg
         u0_mcu/u_isr/ien0_reg_reg_4_
         u0_mcu/u_isr/ien0_reg_reg_3_
         u0_mcu/u_isr/ien0_reg_reg_1_
         u0_mcu/u_isr/ien2_reg_reg_2_
         u0_mcu/u_isr/ien0_reg_reg_5_
         u0_mcu/u_isr/ien2_reg_reg_3_
         u0_mcu/u_isr/ien0_reg_reg_2_
         u0_mcu/u_isr/ien2_reg_reg_1_
         u0_mcu/u_isr/ien1_reg_reg_2_
         u0_mcu/u_isr/ip1_reg_reg_2_
         u0_mcu/u_isr/ien2_reg_reg_0_
         u0_mcu/u_isr/ien1_reg_reg_0_
         u0_mcu/u_isr/ien2_reg_reg_5_
         u0_mcu/u_isr/ien1_reg_reg_3_
         u0_mcu/u_isr/ien1_reg_reg_4_
         u0_mcu/u_isr/ien1_reg_reg_5_
         u0_mcu/u_isr/ien1_reg_reg_1_
         u0_mcu/u_isr/ien2_reg_reg_4_
         u0_mcu/u_isr/ien0_reg_reg_0_
         u0_mcu/u_isr/ien0_reg_reg_6_
         u0_mcu/u_isr/ip1_reg_reg_1_
         u0_mcu/u_isr/ip1_reg_reg_3_
         u0_mcu/u_isr/ip1_reg_reg_5_
         u0_mcu/u_isr/isr_tm_reg_reg
         u0_mcu/u_isr/ip0_reg_reg_1_
         u0_mcu/u_isr/ip0_reg_reg_5_
         u0_mcu/u_isr/ip0_reg_reg_3_
         u0_mcu/u_isr/ip0_reg_reg_4_
         u0_mcu/u_isr/ip1_reg_reg_4_
         u0_mcu/u_isr/ip1_reg_reg_0_
         u0_mcu/u_isr/ip0_reg_reg_0_
         u0_mcu/u_isr/ip0_reg_reg_2_
         u0_mcu/u_extint/int4_ff1_reg
         u0_mcu/u_extint/int5_ff1_reg
         u0_mcu/u_extint/int6_ff1_reg
         u0_mcu/u_extint/int7_ff1_reg
         u0_mcu/u_extint/int8_ff1_reg
         u0_mcu/u_extint/int9_ff1_reg
         u0_mcu/u_extint/iex2_set_reg
         u0_mcu/u_extint/iex3_set_reg
         u0_mcu/u_extint/iex4_set_reg
         u0_mcu/u_extint/iex5_set_reg
         u0_mcu/u_extint/iex6_set_reg
         u0_mcu/u_extint/iex7_set_reg
         u0_mcu/u_extint/iex8_set_reg
         u0_mcu/u_extint/iex9_set_reg
         u0_mcu/u_extint/int0_fall_reg
         u0_mcu/u_extint/int1_fall_reg
         u0_mcu/u_extint/int2_ff1_reg
         u0_mcu/u_extint/int3_ff1_reg
         u0_mcu/u_extint/int0_clr_reg
         u0_mcu/u_extint/int1_clr_reg
         u0_mcu/u_extint/int0_ff1_reg
         u0_mcu/u_extint/int1_ff1_reg
         u0_mcu/u_extint/iex8_s_reg
         u0_mcu/u_extint/iex9_s_reg
         u0_mcu/u_extint/iex5_s_reg
         u0_mcu/u_extint/iex6_s_reg
         u0_mcu/u_extint/iex4_s_reg
         u0_mcu/u_extint/iex2_s_reg
         u0_mcu/u_extint/iex7_s_reg
         u0_mcu/u_extint/ie0_s_reg
         u0_mcu/u_extint/ie1_s_reg
         u0_mcu/u_extint/iex3_s_reg
         u0_mcu/u_extint/it1_s_reg
         u0_mcu/u_extint/i2fr_s_reg
         u0_mcu/u_extint/it0_s_reg
         u0_mcu/u_extint/i3fr_s_reg
         u0_mcu/u_i2c/i2ccon_reg_3_
         u0_mcu/u_i2c/scli_ff_reg
         u0_mcu/u_i2c/sdai_ff_reg
         u0_mcu/u_i2c/clk_count2_ov_reg
         u0_mcu/u_i2c/sdai_ff_reg_reg_2_
         u0_mcu/u_i2c/clk_count2_reg_3_
         u0_mcu/u_i2c/sdai_ff_reg_reg_0_
         u0_mcu/u_i2c/sdai_ff_reg_reg_1_
         u0_mcu/u_i2c/setup_counter_r_reg_2_
         u0_mcu/u_i2c/rst_delay_reg
         u0_mcu/u_i2c/clk_count1_ov_reg
         u0_mcu/u_i2c/bsd7_reg
         u0_mcu/u_i2c/ack_bit_reg
         u0_mcu/u_i2c/setup_counter_r_reg_1_
         u0_mcu/u_i2c/scli_ff_reg_reg_2_
         u0_mcu/u_i2c/starto_en_reg
         u0_mcu/u_i2c/sclscl_reg
         u0_mcu/u_i2c/indelay_reg_2_
         u0_mcu/u_i2c/clk_count2_reg_1_
         u0_mcu/u_i2c/scli_ff_reg_reg_1_
         u0_mcu/u_i2c/scli_ff_reg_reg_0_
         u0_mcu/u_i2c/setup_counter_r_reg_0_
         u0_mcu/u_i2c/clk_count2_reg_0_
         u0_mcu/u_i2c/write_data_r_reg
         u0_mcu/u_i2c/clk_count2_reg_2_
         u0_mcu/u_i2c/indelay_reg_1_
         u0_mcu/u_i2c/indelay_reg_0_
         u0_mcu/u_i2c/nedetect_reg
         u0_mcu/u_i2c/clkint_ff_reg
         u0_mcu/u_i2c/bclkcnt_reg_1_
         u0_mcu/u_i2c/bclkcnt_reg_0_
         u0_mcu/u_i2c/clk_count1_reg_2_
         u0_mcu/u_i2c/bsd7_tmp_reg
         u0_mcu/u_i2c/busfree_reg
         u0_mcu/u_i2c/clk_count1_reg_3_
         u0_mcu/u_i2c/clk_count1_reg_1_
         u0_mcu/u_i2c/fsmsync_reg_1_
         u0_mcu/u_i2c/clk_count1_reg_0_
         u0_mcu/u_i2c/clkint_reg
         u0_mcu/u_i2c/adrcompen_reg
         u0_mcu/u_i2c/pedetect_reg
         u0_mcu/u_i2c/adrcomp_reg
         u0_mcu/u_i2c/fsmsync_reg_2_
         u0_mcu/u_i2c/fsmsync_reg_0_
         u0_mcu/u_i2c/sclint_reg
         u0_mcu/u_i2c/fsmdet_reg_0_
         u0_mcu/u_i2c/fsmdet_reg_1_
         u0_mcu/u_i2c/fsmdet_reg_2_
         u0_mcu/u_i2c/sdaint_reg
         u0_mcu/u_i2c/ack_reg
         u0_mcu/u_i2c/framesync_reg_0_
         u0_mcu/u_i2c/framesync_reg_3_
         u0_mcu/u_i2c/fsmmod_reg_1_
         u0_mcu/u_i2c/fsmmod_reg_0_
         u0_mcu/u_i2c/fsmmod_reg_2_
         u0_mcu/u_i2c/fsmsta_reg_2_
         u0_mcu/u_i2c/fsmsta_reg_3_
         u0_mcu/u_i2c/fsmsta_reg_0_
         u0_mcu/u_i2c/fsmsta_reg_1_
         u0_mcu/u_i2c/framesync_reg_1_
         u0_mcu/u_i2c/framesync_reg_2_
         u0_mcu/u_i2c/fsmsta_reg_4_
         u0_mcu/u_i2c/sclo_int_reg
         u0_mcu/u_i2c/wait_for_setup_r_reg
         u0_mcu/u_i2c/sdao_int_reg
         u0_mcu/u_i2c/i2csta_reg_4_
         u0_mcu/u_i2c/i2csta_reg_3_
         u0_mcu/u_i2c/i2cdat_reg_7_
         u0_mcu/u_i2c/i2cadr_reg_6_
         u0_mcu/u_i2c/i2cadr_reg_7_
         u0_mcu/u_i2c/i2ccon_reg_5_
         u0_mcu/u_i2c/i2cadr_reg_2_
         u0_mcu/u_i2c/i2cdat_reg_6_
         u0_mcu/u_i2c/i2cdat_reg_2_
         u0_mcu/u_i2c/i2ccon_reg_7_
         u0_mcu/u_i2c/i2ccon_reg_1_
         u0_mcu/u_i2c/i2ccon_reg_0_
         u0_mcu/u_i2c/i2csta_reg_2_
         u0_mcu/u_i2c/i2csta_reg_0_
         u0_mcu/u_i2c/i2csta_reg_1_
         u0_mcu/u_i2c/i2cadr_reg_5_
         u0_mcu/u_i2c/i2cadr_reg_4_
         u0_mcu/u_i2c/i2cadr_reg_3_
         u0_mcu/u_i2c/i2cadr_reg_1_
         u0_mcu/u_i2c/i2cadr_reg_0_
         u0_mcu/u_i2c/i2ccon_reg_2_
         u0_mcu/u_i2c/i2cdat_reg_5_
         u0_mcu/u_i2c/i2cdat_reg_4_
         u0_mcu/u_i2c/i2cdat_reg_0_
         u0_mcu/u_i2c/i2ccon_reg_6_
         u0_mcu/u_i2c/i2ccon_reg_4_
         u0_mcu/u_i2c/i2cdat_reg_3_
         u0_mcu/u_i2c/i2cdat_reg_1_
         u0_mcu/u_softrstctrl/srst_ff0_reg
         u0_mcu/u_softrstctrl/srst_ff1_reg
         u0_mcu/u_softrstctrl/srst_count_reg_1_
         u0_mcu/u_softrstctrl/srst_count_reg_0_
         u0_mcu/u_softrstctrl/srst_count_reg_3_
         u0_mcu/u_softrstctrl/srst_count_reg_2_
         u0_mcu/u_softrstctrl/srst_r_reg
         u0_mcu/u_softrstctrl/srstflag_reg
         u0_regbank/u0_reg00/mem_reg_4_
         u0_regbank/u0_reg00/mem_reg_2_
         u0_regbank/u0_reg00/mem_reg_1_
         u0_regbank/u0_reg00/mem_reg_0_
         u0_regbank/u0_reg00/mem_reg_5_
         u0_regbank/u0_reg00/mem_reg_3_
         u0_regbank/u0_reg00/mem_reg_6_
         u0_regbank/u0_reg00/mem_reg_7_
         u0_regbank/u0_reg01/mem_reg_5_
         u0_regbank/u0_reg01/mem_reg_6_
         u0_regbank/u0_reg01/mem_reg_7_
         u0_regbank/u0_reg01/mem_reg_4_
         u0_regbank/u0_reg01/mem_reg_2_
         u0_regbank/u0_reg01/mem_reg_1_
         u0_regbank/u0_reg01/mem_reg_3_
         u0_regbank/u0_reg01/mem_reg_0_
         u0_regbank/u0_reg05/mem_reg_7_
         u0_regbank/u0_reg05/mem_reg_5_
         u0_regbank/u0_reg05/mem_reg_3_
         u0_regbank/u0_reg05/mem_reg_1_
         u0_regbank/u0_reg05/mem_reg_6_
         u0_regbank/u0_reg05/mem_reg_2_
         u0_regbank/u0_reg05/mem_reg_0_
         u0_regbank/u0_reg05/mem_reg_4_
         u0_regbank/u0_reg06/mem_reg_7_
         u0_regbank/u0_reg06/mem_reg_5_
         u0_regbank/u0_reg06/mem_reg_3_
         u0_regbank/u0_reg06/mem_reg_1_
         u0_regbank/u0_reg06/mem_reg_6_
         u0_regbank/u0_reg06/mem_reg_2_
         u0_regbank/u0_reg06/mem_reg_0_
         u0_regbank/u0_reg06/mem_reg_4_
         u0_regbank/u0_reg11/mem_reg_4_
         u0_regbank/u0_reg11/mem_reg_7_
         u0_regbank/u0_reg11/mem_reg_6_
         u0_regbank/u0_reg11/mem_reg_2_
         u0_regbank/u0_reg11/mem_reg_3_
         u0_regbank/u0_reg11/mem_reg_5_
         u0_regbank/u0_reg11/mem_reg_1_
         u0_regbank/u0_reg11/mem_reg_0_
         u0_regbank/u0_reg12/mem_reg_4_
         u0_regbank/u0_reg12/mem_reg_7_
         u0_regbank/u0_reg12/mem_reg_6_
         u0_regbank/u0_reg12/mem_reg_5_
         u0_regbank/u0_reg12/mem_reg_1_
         u0_regbank/u0_reg12/mem_reg_3_
         u0_regbank/u0_reg12/mem_reg_2_
         u0_regbank/u0_reg12/mem_reg_0_
         u0_regbank/u0_reg14/mem_reg_4_
         u0_regbank/u0_reg14/mem_reg_0_
         u0_regbank/u0_reg14/mem_reg_3_
         u0_regbank/u0_reg14/mem_reg_1_
         u0_regbank/u0_reg14/mem_reg_2_
         u0_regbank/u0_reg15/mem_reg_7_
         u0_regbank/u0_reg15/mem_reg_6_
         u0_regbank/u0_reg15/mem_reg_5_
         u0_regbank/u0_reg15/mem_reg_3_
         u0_regbank/u0_reg15/mem_reg_2_
         u0_regbank/u0_reg15/mem_reg_1_
         u0_regbank/u0_reg15/mem_reg_0_
         u0_regbank/u0_reg15/mem_reg_4_
         u0_regbank/u0_reg18/mem_reg_7_
         u0_regbank/u0_reg18/mem_reg_6_
         u0_regbank/u0_reg18/mem_reg_5_
         u0_regbank/u0_reg18/mem_reg_4_
         u0_regbank/u0_reg18/mem_reg_3_
         u0_regbank/u0_reg18/mem_reg_2_
         u0_regbank/u0_reg18/mem_reg_1_
         u0_regbank/u0_reg18/mem_reg_0_
         u0_regbank/u0_reg19/mem_reg_0_
         u0_regbank/u0_reg19/mem_reg_2_
         u0_regbank/u0_reg19/mem_reg_1_
         u0_regbank/u0_reg19/mem_reg_4_
         u0_regbank/u0_reg19/mem_reg_3_
         u0_regbank/u0_reg19/mem_reg_5_
         u0_regbank/u0_reg19/mem_reg_6_
         u0_regbank/u0_reg19/mem_reg_7_
         u0_regbank/u0_reg20/mem_reg_4_
         u0_regbank/u0_reg20/mem_reg_3_
         u0_regbank/u0_reg20/mem_reg_2_
         u0_regbank/u0_reg20/mem_reg_1_
         u0_regbank/u0_reg20/mem_reg_0_
         u0_regbank/u0_reg20/mem_reg_5_
         u0_regbank/u0_reg20/mem_reg_7_
         u0_regbank/u0_reg20/mem_reg_6_
         u0_regbank/u0_reg21/mem_reg_7_
         u0_regbank/u0_reg21/mem_reg_6_
         u0_regbank/u0_reg21/mem_reg_5_
         u0_regbank/u0_reg21/mem_reg_4_
         u0_regbank/u0_reg21/mem_reg_3_
         u0_regbank/u0_reg21/mem_reg_2_
         u0_regbank/u0_reg21/mem_reg_1_
         u0_regbank/u0_reg21/mem_reg_0_
         u0_regbank/u0_reg25/mem_reg_0_
         u0_regbank/u0_reg25/mem_reg_5_
         u0_regbank/u0_reg25/mem_reg_4_
         u0_regbank/u0_reg25/mem_reg_3_
         u0_regbank/u0_reg25/mem_reg_2_
         u0_regbank/u0_reg25/mem_reg_1_
         u0_regbank/u0_reg26/mem_reg_0_
         u0_regbank/u1_reg26/mem_reg_0_
         u0_regbank/u2_reg26/mem_reg_4_
         u0_regbank/u2_reg26/mem_reg_1_
         u0_regbank/u2_reg26/mem_reg_2_
         u0_regbank/u2_reg26/mem_reg_0_
         u0_regbank/u2_reg26/mem_reg_6_
         u0_regbank/u2_reg26/mem_reg_5_
         u0_regbank/u2_reg26/mem_reg_3_
         u0_regbank/u0_reg27/mem_reg_0_
         u0_regbank/u0_reg27/mem_reg_5_
         u0_regbank/u0_reg27/mem_reg_3_
         u0_regbank/u0_reg27/mem_reg_1_
         u0_regbank/u0_reg27/mem_reg_2_
         u0_regbank/u0_reg27/mem_reg_7_
         u0_regbank/u0_reg27/mem_reg_4_
         u0_regbank/u0_reg27/mem_reg_6_
         u0_regbank/u0_reg31/mem_reg_7_
         u0_regbank/u0_reg31/mem_reg_6_
         u0_regbank/u0_reg31/mem_reg_5_
         u0_regbank/u0_reg31/mem_reg_4_
         u0_regbank/u0_reg31/mem_reg_3_
         u0_regbank/u0_reg31/mem_reg_2_
         u0_regbank/u0_reg31/mem_reg_1_
         u0_regbank/u0_reg31/mem_reg_0_
         u0_regbank/u0_regD1/mem_reg_0_
         u0_regbank/u0_regD1/mem_reg_1_
         u0_regbank/u0_regD1/mem_reg_2_
         u0_regbank/u0_regD1/mem_reg_3_
         u0_regbank/u0_regD1/mem_reg_5_
         u0_regbank/u0_regD1/mem_reg_7_
         u0_regbank/u0_regD1/mem_reg_4_
         u0_regbank/u0_regD1/mem_reg_6_
         u0_regbank/u0_regD3/mem_reg_4_
         u0_regbank/u0_regD3/mem_reg_0_
         u0_regbank/u0_regD3/mem_reg_5_
         u0_regbank/u0_regD3/mem_reg_1_
         u0_regbank/u0_regD3/mem_reg_6_
         u0_regbank/u0_regD3/mem_reg_2_
         u0_regbank/u0_regD3/mem_reg_7_
         u0_regbank/u0_regD3/mem_reg_3_
         u0_regbank/u4_regD4/mem_reg_2_
         u0_regbank/u4_regD4/mem_reg_1_
         u0_regbank/u4_regD4/mem_reg_0_
         u0_regbank/u3_regD4/mem_reg_0_
         u0_regbank/u3_regD4/mem_reg_1_
         u0_regbank/u2_regD4/mem_reg_0_
         u0_regbank/u1_regD4/mem_reg_0_
         u0_regbank/u0_regD4/mem_reg_0_
         u0_regbank/u0_regD5/mem_reg_7_
         u0_regbank/u0_regD5/mem_reg_6_
         u0_regbank/u0_regD5/mem_reg_5_
         u0_regbank/u0_regD5/mem_reg_3_
         u0_regbank/u0_regD5/mem_reg_2_
         u0_regbank/u0_regD5/mem_reg_1_
         u0_regbank/u0_regD5/mem_reg_0_
         u0_regbank/u0_regD5/mem_reg_4_
         u0_regbank/u0_regD6/mem_reg_7_
         u0_regbank/u0_regD6/mem_reg_2_
         u0_regbank/u0_regD6/mem_reg_6_
         u0_regbank/u0_regD6/mem_reg_5_
         u0_regbank/u0_regD6/mem_reg_0_
         u0_regbank/u0_regD6/mem_reg_3_
         u0_regbank/u0_regD6/mem_reg_1_
         u0_regbank/u0_regD6/mem_reg_4_
         u0_regbank/u0_regD7/mem_reg_7_
         u0_regbank/u0_regD7/mem_reg_3_
         u0_regbank/u0_regD7/mem_reg_2_
         u0_regbank/u0_regD7/mem_reg_5_
         u0_regbank/u0_regD7/mem_reg_1_
         u0_regbank/u0_regD7/mem_reg_6_
         u0_regbank/u0_regD7/mem_reg_0_
         u0_regbank/u0_regD7/mem_reg_4_
         u0_regbank/u0_regD9/mem_reg_3_
         u0_regbank/u0_regD9/mem_reg_7_
         u0_regbank/u0_regD9/mem_reg_6_
         u0_regbank/u0_regD9/mem_reg_5_
         u0_regbank/u0_regD9/mem_reg_4_
         u0_regbank/u0_regD9/mem_reg_2_
         u0_regbank/u0_regD9/mem_reg_1_
         u0_regbank/u0_regD9/mem_reg_0_
         u0_regbank/u0_regDE/mem_reg_7_
         u0_regbank/u0_regDE/mem_reg_5_
         u0_regbank/u0_regDE/mem_reg_3_
         u0_regbank/u0_regDE/mem_reg_1_
         u0_regbank/u0_regDE/mem_reg_6_
         u0_regbank/u0_regDE/mem_reg_2_
         u0_regbank/u0_regDE/mem_reg_0_
         u0_regbank/u0_regDE/mem_reg_4_
         u0_regbank/u0_reg8F/mem_reg_7_
         u0_regbank/u0_reg8F/mem_reg_5_
         u0_regbank/u0_reg8F/mem_reg_3_
         u0_regbank/u0_reg8F/mem_reg_1_
         u0_regbank/u0_reg8F/mem_reg_4_
         u0_regbank/u0_reg8F/mem_reg_6_
         u0_regbank/u0_reg8F/mem_reg_0_
         u0_regbank/u0_reg8F/mem_reg_2_
         u0_regbank/u0_reg94/mem_reg_0_
         u0_regbank/u0_reg94/mem_reg_3_
         u0_regbank/u0_reg94/mem_reg_2_
         u0_regbank/u0_reg94/mem_reg_1_
         u0_regbank/u0_regA1/mem_reg_7_
         u0_regbank/u0_regA1/mem_reg_6_
         u0_regbank/u0_regA1/mem_reg_0_
         u0_regbank/u0_regA1/mem_reg_5_
         u0_regbank/u0_regA1/mem_reg_4_
         u0_regbank/u0_regA1/mem_reg_3_
         u0_regbank/u0_regA1/mem_reg_2_
         u0_regbank/u0_regA1/mem_reg_1_
         u0_regbank/u0_regA2/mem_reg_7_
         u0_regbank/u0_regA2/mem_reg_6_
         u0_regbank/u0_regA2/mem_reg_5_
         u0_regbank/u0_regA2/mem_reg_4_
         u0_regbank/u0_regA2/mem_reg_3_
         u0_regbank/u0_regA2/mem_reg_2_
         u0_regbank/u0_regA2/mem_reg_1_
         u0_regbank/u0_regA2/mem_reg_0_
         u0_regbank/u0_regA3/mem_reg_7_
         u0_regbank/u0_regA3/mem_reg_6_
         u0_regbank/u0_regA3/mem_reg_5_
         u0_regbank/u0_regA3/mem_reg_4_
         u0_regbank/u0_regA3/mem_reg_3_
         u0_regbank/u0_regA3/mem_reg_2_
         u0_regbank/u0_regA3/mem_reg_1_
         u0_regbank/u0_regA3/mem_reg_0_
         u0_regbank/u0_regA4/mem_reg_7_
         u0_regbank/u0_regA4/mem_reg_6_
         u0_regbank/u0_regA4/mem_reg_5_
         u0_regbank/u0_regA4/mem_reg_4_
         u0_regbank/u0_regA4/mem_reg_3_
         u0_regbank/u0_regA4/mem_reg_2_
         u0_regbank/u0_regA4/mem_reg_1_
         u0_regbank/u0_regA4/mem_reg_0_
         u0_regbank/u0_regA5/mem_reg_7_
         u0_regbank/u0_regA5/mem_reg_6_
         u0_regbank/u0_regA5/mem_reg_5_
         u0_regbank/u0_regA5/mem_reg_4_
         u0_regbank/u0_regA5/mem_reg_3_
         u0_regbank/u0_regA5/mem_reg_2_
         u0_regbank/u0_regA5/mem_reg_1_
         u0_regbank/u0_regA5/mem_reg_0_
         u0_regbank/u0_regA6/mem_reg_7_
         u0_regbank/u0_regA6/mem_reg_6_
         u0_regbank/u0_regA6/mem_reg_5_
         u0_regbank/u0_regA6/mem_reg_4_
         u0_regbank/u0_regA6/mem_reg_3_
         u0_regbank/u0_regA6/mem_reg_2_
         u0_regbank/u0_regA6/mem_reg_1_
         u0_regbank/u0_regA6/mem_reg_0_
         u0_regbank/u0_regA7/mem_reg_7_
         u0_regbank/u0_regA7/mem_reg_6_
         u0_regbank/u0_regA7/mem_reg_5_
         u0_regbank/u0_regA7/mem_reg_4_
         u0_regbank/u0_regA7/mem_reg_3_
         u0_regbank/u0_regA7/mem_reg_2_
         u0_regbank/u0_regA7/mem_reg_1_
         u0_regbank/u0_regA7/mem_reg_0_
         u0_regbank/u0_regAB/mem_reg_7_
         u0_regbank/u0_regAB/mem_reg_6_
         u0_regbank/u0_regAB/mem_reg_5_
         u0_regbank/u0_regAB/mem_reg_4_
         u0_regbank/u0_regAB/mem_reg_3_
         u0_regbank/u0_regAB/mem_reg_2_
         u0_regbank/u0_regAB/mem_reg_1_
         u0_regbank/u0_regAB/mem_reg_0_
         u0_regbank/u0_regAC/mem_reg_5_
         u0_regbank/u0_regAC/mem_reg_3_
         u0_regbank/u0_regAC/mem_reg_0_
         u0_regbank/u0_regAC/mem_reg_7_
         u0_regbank/u0_regAC/mem_reg_6_
         u0_regbank/u0_regAC/mem_reg_4_
         u0_regbank/u0_regAC/mem_reg_2_
         u0_regbank/u0_regAC/mem_reg_1_
         u0_regbank/u2_ovp_db/db_cnt_reg_3_
         u0_regbank/u2_ovp_db/db_cnt_reg_0_
         u0_regbank/u2_ovp_db/d_org_reg_0_
         u0_regbank/u2_ovp_db/db_cnt_reg_1_
         u0_regbank/u2_ovp_db/db_cnt_reg_2_
         u0_regbank/u2_ovp_db/d_org_reg_1_
         u0_regbank/u1_ocp_db/db_cnt_reg_3_
         u0_regbank/u1_ocp_db/db_cnt_reg_0_
         u0_regbank/u1_ocp_db/d_org_reg_0_
         u0_regbank/u1_ocp_db/db_cnt_reg_1_
         u0_regbank/u1_ocp_db/db_cnt_reg_2_
         u0_regbank/u1_ocp_db/d_org_reg_1_
         u0_regbank/u1_uvp_db/db_cnt_reg_3_
         u0_regbank/u1_uvp_db/db_cnt_reg_0_
         u0_regbank/u1_uvp_db/d_org_reg_0_
         u0_regbank/u1_uvp_db/db_cnt_reg_1_
         u0_regbank/u1_uvp_db/db_cnt_reg_2_
         u0_regbank/u1_uvp_db/d_org_reg_1_
         u0_regbank/u1_ovp_db/d_org_reg_0_
         u0_regbank/u1_ovp_db/db_cnt_reg_3_
         u0_regbank/u1_ovp_db/db_cnt_reg_2_
         u0_regbank/u1_ovp_db/db_cnt_reg_1_
         u0_regbank/u1_ovp_db/db_cnt_reg_0_
         u0_regbank/u1_ovp_db/d_org_reg_1_
         u0_regbank/u0_otpi_db/db_cnt_reg_2_
         u0_regbank/u0_otpi_db/db_cnt_reg_1_
         u0_regbank/u0_otpi_db/d_org_reg_0_
         u0_regbank/u0_otpi_db/db_cnt_reg_0_
         u0_regbank/u0_otpi_db/d_org_reg_1_
         u0_regbank/u0_ocp_db/db_cnt_reg_2_
         u0_regbank/u0_ocp_db/db_cnt_reg_1_
         u0_regbank/u0_ocp_db/d_org_reg_0_
         u0_regbank/u0_ocp_db/db_cnt_reg_0_
         u0_regbank/u0_ocp_db/d_org_reg_1_
         u0_regbank/u0_uvp_db/db_cnt_reg_2_
         u0_regbank/u0_uvp_db/db_cnt_reg_1_
         u0_regbank/u0_uvp_db/db_cnt_reg_0_
         u0_regbank/u0_uvp_db/d_org_reg_0_
         u0_regbank/u0_uvp_db/d_org_reg_1_
         u0_regbank/u1_scp_db/db_cnt_reg_2_
         u0_regbank/u1_scp_db/db_cnt_reg_1_
         u0_regbank/u1_scp_db/db_cnt_reg_0_
         u0_regbank/u1_scp_db/d_org_reg_0_
         u0_regbank/u1_scp_db/d_org_reg_1_
         u0_regbank/u0_dmf_db/db_cnt_reg_2_
         u0_regbank/u0_dmf_db/db_cnt_reg_1_
         u0_regbank/u0_dmf_db/d_org_reg_0_
         u0_regbank/u0_dmf_db/db_cnt_reg_0_
         u0_regbank/u0_dmf_db/d_org_reg_1_
         u0_regbank/u0_otps_db/db_cnt_reg_1_
         u0_regbank/u0_otps_db/db_cnt_reg_0_
         u0_regbank/u0_otps_db/d_org_reg_0_
         u0_regbank/u0_otps_db/d_org_reg_1_
         u0_regbank/u0_cc1_db/db_cnt_reg_1_
         u0_regbank/u0_cc1_db/db_cnt_reg_0_
         u0_regbank/u0_cc1_db/d_org_reg_0_
         u0_regbank/u0_cc1_db/d_org_reg_1_
         u0_regbank/u0_cc2_db/db_cnt_reg_1_
         u0_regbank/u0_cc2_db/db_cnt_reg_0_
         u0_regbank/u0_cc2_db/d_org_reg_0_
         u0_regbank/u0_cc2_db/d_org_reg_1_
         u0_regbank/u0_ovp_db/db_cnt_reg_1_
         u0_regbank/u0_ovp_db/db_cnt_reg_0_
         u0_regbank/u0_ovp_db/d_org_reg_0_
         u0_regbank/u0_ovp_db/d_org_reg_1_
         u0_regbank/u0_scp_db/db_cnt_reg_1_
         u0_regbank/u0_scp_db/db_cnt_reg_0_
         u0_regbank/u0_scp_db/d_org_reg_0_
         u0_regbank/u0_scp_db/d_org_reg_1_
         u0_regbank/u0_v5oc_db/db_cnt_reg_1_
         u0_regbank/u0_v5oc_db/db_cnt_reg_0_
         u0_regbank/u0_v5oc_db/d_org_reg_0_
         u0_regbank/u0_v5oc_db/d_org_reg_1_
         u0_regbank/u0_regAF/mem_reg_7_
         u0_regbank/u0_regAF/mem_reg_3_
         u0_regbank/u0_regAF/mem_reg_1_
         u0_regbank/u0_regAF/mem_reg_6_
         u0_regbank/u0_regAF/mem_reg_0_
         u0_regbank/u0_regAF/mem_reg_4_
         u0_regbank/u0_regAF/mem_reg_5_
         u0_regbank/u0_regAF/mem_reg_2_
         u0_regbank/u0_regE3/mem_reg_6_
         u0_regbank/u0_regE3/mem_reg_4_
         u0_regbank/u0_regE3/mem_reg_1_
         u0_regbank/u0_regE3/mem_reg_3_
         u0_regbank/u0_regE3/mem_reg_2_
         u0_regbank/u0_regE3/mem_reg_7_
         u0_regbank/u0_regE3/mem_reg_5_
         u0_regbank/u0_regE3/mem_reg_0_
         u0_regbank/u1_regE4/mem_reg_2_
         u0_regbank/u1_regE4/mem_reg_3_
         u0_regbank/u1_regE4/mem_reg_1_
         u0_regbank/u1_regE4/mem_reg_0_
         u0_regbank/u0_regE4/mem_reg_5_
         u0_regbank/u0_regE4/mem_reg_4_
         u0_regbank/u0_regE4/mem_reg_7_
         u0_regbank/u0_regE4/mem_reg_6_
         u0_regbank/u0_regE4/mem_reg_2_
         u0_regbank/u0_regE4/mem_reg_3_
         u0_regbank/u0_regE4/mem_reg_1_
         u0_regbank/u0_regE4/mem_reg_0_
         u0_regbank/u0_regE5/mem_reg_3_
         u0_regbank/u0_regE5/mem_reg_2_
         u0_regbank/u0_regE5/mem_reg_1_
         u0_regbank/u0_regE5/mem_reg_0_
         u0_regbank/u0_regE5/mem_reg_7_
         u0_regbank/u0_regE5/mem_reg_4_
         u0_regbank/u0_regE5/mem_reg_6_
         u0_regbank/u0_regE5/mem_reg_5_
         u0_regbank/u0_regE6/mem_reg_5_
         u0_regbank/u0_regE6/mem_reg_4_
         u0_regbank/u0_regE6/mem_reg_2_
         u0_regbank/u0_regE6/mem_reg_7_
         u0_regbank/u0_regE6/mem_reg_6_
         u0_regbank/u0_regE6/mem_reg_3_
         u0_regbank/u0_regE6/mem_reg_0_
         u0_regbank/u0_regE6/mem_reg_1_
         u0_regbank/u0_regE7/mem_reg_7_
         u0_regbank/u0_regE7/mem_reg_6_
         u0_regbank/u0_regE7/mem_reg_5_
         u0_regbank/u0_regE7/mem_reg_4_
         u0_regbank/u0_regE7/mem_reg_3_
         u0_regbank/u0_regE7/mem_reg_2_
         u0_regbank/u0_regE7/mem_reg_1_
         u0_regbank/u0_regE7/mem_reg_0_
         u0_regbank/u0_regE8/mem_reg_6_
         u0_regbank/u0_regE8/mem_reg_0_
         u0_regbank/u0_regE8/mem_reg_7_
         u0_regbank/u0_regE8/mem_reg_4_
         u0_regbank/u0_regE8/mem_reg_3_
         u0_regbank/u0_regE8/mem_reg_2_
         u0_regbank/u0_regE8/mem_reg_1_
         u0_regbank/u0_regE8/mem_reg_5_
         u0_regbank/u0_regF5/mem_reg_7_
         u0_regbank/u0_regF5/mem_reg_6_
         u0_regbank/u0_regF5/mem_reg_5_
         u0_regbank/u0_regF5/mem_reg_3_
         u0_regbank/u0_regF5/mem_reg_2_
         u0_regbank/u0_regF5/mem_reg_1_
         u0_regbank/u0_regF5/mem_reg_0_
         u0_regbank/u0_regF5/mem_reg_4_
         u0_regbank/u0_regF6/mem_reg_7_
         u0_regbank/u0_regF6/mem_reg_6_
         u0_regbank/u0_regF6/mem_reg_5_
         u0_regbank/u0_regF6/mem_reg_3_
         u0_regbank/u0_regF6/mem_reg_0_
         u0_regbank/u0_regF6/mem_reg_2_
         u0_regbank/u0_regF6/mem_reg_1_
         u0_regbank/u0_regF6/mem_reg_4_
         u0_i2cslv/db_scl/d_i2c_reg_0_
         u0_i2cslv/db_scl/d_i2c_reg_1_
         u0_i2cslv/db_scl/d_i2c_reg_2_
         u0_i2cslv/db_scl/r_i2c_reg
         u0_i2cslv/db_sda/d_i2c_reg_2_
         u0_i2cslv/db_sda/d_i2c_reg_0_
         u0_i2cslv/db_sda/d_i2c_reg_1_
         u0_i2cslv/db_sda/r_i2c_reg
         u0_updphy/u0_phyrx/cs_dat4b_reg_1_
         u0_updphy/u0_phyrx/ordsbuf_reg_3_
         u0_updphy/u0_phyrx/ordsbuf_reg_4_
         u0_updphy/u0_phyrx/ordsbuf_reg_7_
         u0_updphy/u0_phyrx/ordsbuf_reg_6_
         u0_updphy/u0_phyrx/ordsbuf_reg_5_
         u0_updphy/u0_phyrx/cs_dat4b_reg_2_
         u0_updphy/u0_phyrx/cs_dat4b_reg_0_
         u0_updphy/u0_phyrx/cs_dat4b_reg_3_
         u0_updphy/u0_phyrx/cs_dat4b_reg_4_
         u0_updphy/u0_phyrx/bcnt_reg_1_
         u0_updphy/u0_phyrx/bcnt_reg_2_
         u0_updphy/u0_phyrx/bcnt_reg_0_
         u0_updphy/u0_phyrx/cs_bmni_reg_1_
         u0_updphy/u0_phyrx/cs_bmni_reg_2_
         u0_updphy/u0_phyrx/cs_bmni_reg_0_
         u0_updphy/u0_phyrx/cs_bmni_reg_3_
         u0_updphy/u0_phyrx/cs_dat5b_reg_0_
         u0_updphy/u0_phyrx/cs_dat5b_reg_1_
         u0_updphy/u0_phyrx/cs_dat5b_reg_2_
         u0_updphy/u0_phyrx/cs_dat5b_reg_3_
         u0_updphy/u0_phyrx/cccnt_reg_4_
         u0_updphy/u0_phyrx/shrtrans_reg
         u0_updphy/u0_phyrx/cccnt_reg_5_
         u0_updphy/u0_phyrx/cccnt_reg_1_
         u0_updphy/u0_phyrx/cccnt_reg_3_
         u0_updphy/u0_phyrx/cccnt_reg_2_
         u0_updphy/u0_phyrx/cccnt_reg_0_
         u0_updphy/u0_phyrx/ordsbuf_reg_2_
         u0_updphy/u0_phyrx/ordsbuf_reg_1_
         u0_updphy/u0_phyrx/ordsbuf_reg_0_
         u0_updphy/u0_phyidd/trans1_reg_6_
         u0_updphy/u0_phyidd/trans1_reg_7_
         u0_updphy/u0_phyidd/trans0_reg_7_
         u0_updphy/u0_phyidd/trans1_reg_4_
         u0_updphy/u0_phyidd/trans1_reg_5_
         u0_updphy/u0_phyidd/trans0_reg_5_
         u0_updphy/u0_phyidd/trans0_reg_6_
         u0_updphy/u0_phyidd/trans1_reg_3_
         u0_updphy/u0_phyidd/ntrancnt_reg_1_
         u0_updphy/u0_phyidd/ntrancnt_reg_0_
         u0_updphy/u0_phyidd/trans0_reg_4_
         u0_updphy/u0_phyidd/trans1_reg_1_
         u0_updphy/u0_phyidd/trans1_reg_2_
         u0_updphy/u0_phyidd/trans0_reg_2_
         u0_updphy/u0_phyidd/trans0_reg_3_
         u0_updphy/u0_phyidd/trans1_reg_0_
         u0_updphy/u0_phyidd/trans0_reg_0_
         u0_updphy/u0_phyidd/trans0_reg_1_
         u0_updphy/u0_phyidd/ttranwin_reg_7_
         u0_updphy/u0_phyidd/ttranwin_reg_5_
         u0_updphy/u0_phyidd/ttranwin_reg_1_
         u0_updphy/u0_phyidd/ttranwin_reg_6_
         u0_updphy/u0_phyidd/ttranwin_reg_0_
         u0_updphy/u0_phyidd/ttranwin_reg_4_
         u0_updphy/u0_phyidd/ttranwin_reg_2_
         u0_updphy/u0_phyidd/ttranwin_reg_3_
         u0_updphy/u0_phyidd/ccidle_reg
         u0_updphy/u0_phytx/ptx_cc_reg
         u0_updphy/u0_phytx/bitcnt_reg_3_
         u0_updphy/u0_phytx/bitcnt_reg_0_
         u0_updphy/u0_phytx/bitcnt_reg_1_
         u0_updphy/u0_phytx/bitcnt_reg_2_
         u0_updphy/u0_phytx/cs_txph_reg_2_
         u0_updphy/u0_phytx/cs_txph_reg_1_
         u0_updphy/u0_phytx/cs_txph_reg_0_
         u0_updphy/u0_phytx/bytcnt_reg_4_
         u0_updphy/u0_phytx/bytcnt_reg_2_
         u0_updphy/u0_phytx/bytcnt_reg_3_
         u0_updphy/u0_phytx/bytcnt_reg_1_
         u0_updphy/u0_phytx/bytcnt_reg_0_
         u0_updphy/u0_phytx/hinib_reg
         u0_updphy/u0_phycrc/crc32_r_reg_26_
         u0_updphy/u0_phycrc/crc32_r_reg_16_
         u0_updphy/u0_phycrc/crc32_r_reg_4_
         u0_updphy/u0_phycrc/crc32_r_reg_3_
         u0_updphy/u0_phycrc/crc32_r_reg_25_
         u0_updphy/u0_phycrc/crc32_r_reg_24_
         u0_updphy/u0_phycrc/crc32_r_reg_27_
         u0_updphy/u0_phycrc/crc32_r_reg_17_
         u0_updphy/u0_phycrc/crc32_r_reg_11_
         u0_updphy/u0_phycrc/crc32_r_reg_15_
         u0_updphy/u0_phycrc/crc32_r_reg_0_
         u0_updphy/u0_phycrc/crc32_r_reg_8_
         u0_updphy/u0_phycrc/crc32_r_reg_5_
         u0_updphy/u0_phycrc/crc32_r_reg_1_
         u0_updphy/u0_phycrc/crc32_r_reg_10_
         u0_updphy/u0_phycrc/crc32_r_reg_6_
         u0_updphy/u0_phycrc/crc32_r_reg_12_
         u0_updphy/u0_phycrc/crc32_r_reg_14_
         u0_updphy/u0_phycrc/crc32_r_reg_18_
         u0_updphy/u0_phycrc/crc32_r_reg_9_
         u0_updphy/u0_phycrc/crc32_r_reg_21_
         u0_updphy/u0_phycrc/crc32_r_reg_20_
         u0_updphy/u0_phycrc/crc32_r_reg_7_
         u0_updphy/u0_phycrc/crc32_r_reg_22_
         u0_updphy/u0_phycrc/crc32_r_reg_13_
         u0_updphy/u0_phycrc/crc32_r_reg_2_
         u0_updphy/u0_phycrc/crc32_r_reg_23_
         u0_updphy/u0_phycrc/crc32_r_reg_28_
         u0_updphy/u0_phycrc/crc32_r_reg_29_
         u0_updphy/u0_phycrc/crc32_r_reg_19_
         u0_updphy/u0_phycrc/crc32_r_reg_31_
         u0_updphy/u0_phycrc/crc32_r_reg_30_
         u0_updphy/u0_phyff/mem_reg_33__7_
         u0_updphy/u0_phyff/mem_reg_32__7_
         u0_updphy/u0_phyff/mem_reg_31__7_
         u0_updphy/u0_phyff/mem_reg_30__7_
         u0_updphy/u0_phyff/mem_reg_29__7_
         u0_updphy/u0_phyff/mem_reg_28__7_
         u0_updphy/u0_phyff/mem_reg_33__6_
         u0_updphy/u0_phyff/mem_reg_32__6_
         u0_updphy/u0_phyff/mem_reg_31__6_
         u0_updphy/u0_phyff/mem_reg_30__6_
         u0_updphy/u0_phyff/mem_reg_29__6_
         u0_updphy/u0_phyff/mem_reg_28__6_
         u0_updphy/u0_phyff/mem_reg_33__5_
         u0_updphy/u0_phyff/mem_reg_32__5_
         u0_updphy/u0_phyff/mem_reg_31__5_
         u0_updphy/u0_phyff/mem_reg_30__5_
         u0_updphy/u0_phyff/mem_reg_29__5_
         u0_updphy/u0_phyff/mem_reg_28__5_
         u0_updphy/u0_phyff/mem_reg_33__4_
         u0_updphy/u0_phyff/mem_reg_32__4_
         u0_updphy/u0_phyff/mem_reg_31__4_
         u0_updphy/u0_phyff/mem_reg_30__4_
         u0_updphy/u0_phyff/mem_reg_29__4_
         u0_updphy/u0_phyff/mem_reg_28__4_
         u0_updphy/u0_phyff/mem_reg_33__3_
         u0_updphy/u0_phyff/mem_reg_32__3_
         u0_updphy/u0_phyff/mem_reg_31__3_
         u0_updphy/u0_phyff/mem_reg_30__3_
         u0_updphy/u0_phyff/mem_reg_29__3_
         u0_updphy/u0_phyff/mem_reg_28__3_
         u0_updphy/u0_phyff/mem_reg_33__2_
         u0_updphy/u0_phyff/mem_reg_32__2_
         u0_updphy/u0_phyff/mem_reg_31__2_
         u0_updphy/u0_phyff/mem_reg_30__2_
         u0_updphy/u0_phyff/mem_reg_29__2_
         u0_updphy/u0_phyff/mem_reg_28__2_
         u0_updphy/u0_phyff/mem_reg_33__1_
         u0_updphy/u0_phyff/mem_reg_32__1_
         u0_updphy/u0_phyff/mem_reg_31__1_
         u0_updphy/u0_phyff/mem_reg_30__1_
         u0_updphy/u0_phyff/mem_reg_29__1_
         u0_updphy/u0_phyff/mem_reg_28__1_
         u0_updphy/u0_phyff/mem_reg_33__0_
         u0_updphy/u0_phyff/mem_reg_32__0_
         u0_updphy/u0_phyff/mem_reg_31__0_
         u0_updphy/u0_phyff/mem_reg_30__0_
         u0_updphy/u0_phyff/mem_reg_29__0_
         u0_updphy/u0_phyff/mem_reg_28__0_
         u0_updphy/u0_phyff/mem_reg_27__7_
         u0_updphy/u0_phyff/mem_reg_26__7_
         u0_updphy/u0_phyff/mem_reg_25__7_
         u0_updphy/u0_phyff/mem_reg_24__7_
         u0_updphy/u0_phyff/mem_reg_23__7_
         u0_updphy/u0_phyff/mem_reg_22__7_
         u0_updphy/u0_phyff/mem_reg_21__7_
         u0_updphy/u0_phyff/mem_reg_20__7_
         u0_updphy/u0_phyff/mem_reg_19__7_
         u0_updphy/u0_phyff/mem_reg_18__7_
         u0_updphy/u0_phyff/mem_reg_17__7_
         u0_updphy/u0_phyff/mem_reg_16__7_
         u0_updphy/u0_phyff/mem_reg_15__7_
         u0_updphy/u0_phyff/mem_reg_14__7_
         u0_updphy/u0_phyff/mem_reg_13__7_
         u0_updphy/u0_phyff/mem_reg_12__7_
         u0_updphy/u0_phyff/mem_reg_11__7_
         u0_updphy/u0_phyff/mem_reg_10__7_
         u0_updphy/u0_phyff/mem_reg_9__7_
         u0_updphy/u0_phyff/mem_reg_8__7_
         u0_updphy/u0_phyff/mem_reg_27__6_
         u0_updphy/u0_phyff/mem_reg_26__6_
         u0_updphy/u0_phyff/mem_reg_25__6_
         u0_updphy/u0_phyff/mem_reg_24__6_
         u0_updphy/u0_phyff/mem_reg_23__6_
         u0_updphy/u0_phyff/mem_reg_22__6_
         u0_updphy/u0_phyff/mem_reg_21__6_
         u0_updphy/u0_phyff/mem_reg_20__6_
         u0_updphy/u0_phyff/mem_reg_19__6_
         u0_updphy/u0_phyff/mem_reg_18__6_
         u0_updphy/u0_phyff/mem_reg_17__6_
         u0_updphy/u0_phyff/mem_reg_16__6_
         u0_updphy/u0_phyff/mem_reg_15__6_
         u0_updphy/u0_phyff/mem_reg_14__6_
         u0_updphy/u0_phyff/mem_reg_13__6_
         u0_updphy/u0_phyff/mem_reg_12__6_
         u0_updphy/u0_phyff/mem_reg_11__6_
         u0_updphy/u0_phyff/mem_reg_10__6_
         u0_updphy/u0_phyff/mem_reg_9__6_
         u0_updphy/u0_phyff/mem_reg_8__6_
         u0_updphy/u0_phyff/mem_reg_27__5_
         u0_updphy/u0_phyff/mem_reg_26__5_
         u0_updphy/u0_phyff/mem_reg_25__5_
         u0_updphy/u0_phyff/mem_reg_24__5_
         u0_updphy/u0_phyff/mem_reg_23__5_
         u0_updphy/u0_phyff/mem_reg_22__5_
         u0_updphy/u0_phyff/mem_reg_21__5_
         u0_updphy/u0_phyff/mem_reg_20__5_
         u0_updphy/u0_phyff/mem_reg_19__5_
         u0_updphy/u0_phyff/mem_reg_18__5_
         u0_updphy/u0_phyff/mem_reg_17__5_
         u0_updphy/u0_phyff/mem_reg_16__5_
         u0_updphy/u0_phyff/mem_reg_15__5_
         u0_updphy/u0_phyff/mem_reg_14__5_
         u0_updphy/u0_phyff/mem_reg_13__5_
         u0_updphy/u0_phyff/mem_reg_12__5_
         u0_updphy/u0_phyff/mem_reg_11__5_
         u0_updphy/u0_phyff/mem_reg_10__5_
         u0_updphy/u0_phyff/mem_reg_9__5_
         u0_updphy/u0_phyff/mem_reg_8__5_
         u0_updphy/u0_phyff/mem_reg_27__4_
         u0_updphy/u0_phyff/mem_reg_26__4_
         u0_updphy/u0_phyff/mem_reg_25__4_
         u0_updphy/u0_phyff/mem_reg_24__4_
         u0_updphy/u0_phyff/mem_reg_23__4_
         u0_updphy/u0_phyff/mem_reg_22__4_
         u0_updphy/u0_phyff/mem_reg_21__4_
         u0_updphy/u0_phyff/mem_reg_20__4_
         u0_updphy/u0_phyff/mem_reg_19__4_
         u0_updphy/u0_phyff/mem_reg_18__4_
         u0_updphy/u0_phyff/mem_reg_17__4_
         u0_updphy/u0_phyff/mem_reg_16__4_
         u0_updphy/u0_phyff/mem_reg_15__4_
         u0_updphy/u0_phyff/mem_reg_14__4_
         u0_updphy/u0_phyff/mem_reg_13__4_
         u0_updphy/u0_phyff/mem_reg_12__4_
         u0_updphy/u0_phyff/mem_reg_11__4_
         u0_updphy/u0_phyff/mem_reg_10__4_
         u0_updphy/u0_phyff/mem_reg_9__4_
         u0_updphy/u0_phyff/mem_reg_8__4_
         u0_updphy/u0_phyff/mem_reg_27__3_
         u0_updphy/u0_phyff/mem_reg_26__3_
         u0_updphy/u0_phyff/mem_reg_25__3_
         u0_updphy/u0_phyff/mem_reg_24__3_
         u0_updphy/u0_phyff/mem_reg_23__3_
         u0_updphy/u0_phyff/mem_reg_22__3_
         u0_updphy/u0_phyff/mem_reg_21__3_
         u0_updphy/u0_phyff/mem_reg_20__3_
         u0_updphy/u0_phyff/mem_reg_19__3_
         u0_updphy/u0_phyff/mem_reg_18__3_
         u0_updphy/u0_phyff/mem_reg_17__3_
         u0_updphy/u0_phyff/mem_reg_16__3_
         u0_updphy/u0_phyff/mem_reg_15__3_
         u0_updphy/u0_phyff/mem_reg_14__3_
         u0_updphy/u0_phyff/mem_reg_13__3_
         u0_updphy/u0_phyff/mem_reg_12__3_
         u0_updphy/u0_phyff/mem_reg_11__3_
         u0_updphy/u0_phyff/mem_reg_10__3_
         u0_updphy/u0_phyff/mem_reg_9__3_
         u0_updphy/u0_phyff/mem_reg_8__3_
         u0_updphy/u0_phyff/mem_reg_27__2_
         u0_updphy/u0_phyff/mem_reg_26__2_
         u0_updphy/u0_phyff/mem_reg_25__2_
         u0_updphy/u0_phyff/mem_reg_24__2_
         u0_updphy/u0_phyff/mem_reg_23__2_
         u0_updphy/u0_phyff/mem_reg_22__2_
         u0_updphy/u0_phyff/mem_reg_21__2_
         u0_updphy/u0_phyff/mem_reg_20__2_
         u0_updphy/u0_phyff/mem_reg_19__2_
         u0_updphy/u0_phyff/mem_reg_18__2_
         u0_updphy/u0_phyff/mem_reg_17__2_
         u0_updphy/u0_phyff/mem_reg_16__2_
         u0_updphy/u0_phyff/mem_reg_15__2_
         u0_updphy/u0_phyff/mem_reg_14__2_
         u0_updphy/u0_phyff/mem_reg_13__2_
         u0_updphy/u0_phyff/mem_reg_12__2_
         u0_updphy/u0_phyff/mem_reg_11__2_
         u0_updphy/u0_phyff/mem_reg_10__2_
         u0_updphy/u0_phyff/mem_reg_9__2_
         u0_updphy/u0_phyff/mem_reg_8__2_
         u0_updphy/u0_phyff/mem_reg_27__1_
         u0_updphy/u0_phyff/mem_reg_26__1_
         u0_updphy/u0_phyff/mem_reg_25__1_
         u0_updphy/u0_phyff/mem_reg_24__1_
         u0_updphy/u0_phyff/mem_reg_23__1_
         u0_updphy/u0_phyff/mem_reg_22__1_
         u0_updphy/u0_phyff/mem_reg_21__1_
         u0_updphy/u0_phyff/mem_reg_20__1_
         u0_updphy/u0_phyff/mem_reg_19__1_
         u0_updphy/u0_phyff/mem_reg_18__1_
         u0_updphy/u0_phyff/mem_reg_17__1_
         u0_updphy/u0_phyff/mem_reg_16__1_
         u0_updphy/u0_phyff/mem_reg_15__1_
         u0_updphy/u0_phyff/mem_reg_14__1_
         u0_updphy/u0_phyff/mem_reg_13__1_
         u0_updphy/u0_phyff/mem_reg_12__1_
         u0_updphy/u0_phyff/mem_reg_11__1_
         u0_updphy/u0_phyff/mem_reg_10__1_
         u0_updphy/u0_phyff/mem_reg_9__1_
         u0_updphy/u0_phyff/mem_reg_8__1_
         u0_updphy/u0_phyff/mem_reg_27__0_
         u0_updphy/u0_phyff/mem_reg_26__0_
         u0_updphy/u0_phyff/mem_reg_25__0_
         u0_updphy/u0_phyff/mem_reg_24__0_
         u0_updphy/u0_phyff/mem_reg_23__0_
         u0_updphy/u0_phyff/mem_reg_22__0_
         u0_updphy/u0_phyff/mem_reg_21__0_
         u0_updphy/u0_phyff/mem_reg_20__0_
         u0_updphy/u0_phyff/mem_reg_19__0_
         u0_updphy/u0_phyff/mem_reg_18__0_
         u0_updphy/u0_phyff/mem_reg_17__0_
         u0_updphy/u0_phyff/mem_reg_16__0_
         u0_updphy/u0_phyff/mem_reg_15__0_
         u0_updphy/u0_phyff/mem_reg_14__0_
         u0_updphy/u0_phyff/mem_reg_13__0_
         u0_updphy/u0_phyff/mem_reg_12__0_
         u0_updphy/u0_phyff/mem_reg_11__0_
         u0_updphy/u0_phyff/mem_reg_10__0_
         u0_updphy/u0_phyff/mem_reg_9__0_
         u0_updphy/u0_phyff/mem_reg_8__0_
         u0_updphy/u0_phyff/mem_reg_1__3_
         u0_updphy/u0_phyff/mem_reg_1__2_
         u0_updphy/u0_phyff/mem_reg_1__1_
         u0_updphy/u0_phyff/mem_reg_1__0_
         u0_updphy/u0_phyff/locked_reg
         u0_updphy/u0_phyff/mem_reg_7__7_
         u0_updphy/u0_phyff/mem_reg_6__7_
         u0_updphy/u0_phyff/mem_reg_7__6_
         u0_updphy/u0_phyff/mem_reg_6__6_
         u0_updphy/u0_phyff/mem_reg_7__5_
         u0_updphy/u0_phyff/mem_reg_6__5_
         u0_updphy/u0_phyff/mem_reg_6__4_
         u0_updphy/u0_phyff/mem_reg_7__3_
         u0_updphy/u0_phyff/mem_reg_6__3_
         u0_updphy/u0_phyff/mem_reg_6__2_
         u0_updphy/u0_phyff/mem_reg_7__1_
         u0_updphy/u0_phyff/mem_reg_7__0_
         u0_updphy/u0_phyff/mem_reg_6__0_
         u0_updphy/u0_phyff/mem_reg_5__7_
         u0_updphy/u0_phyff/mem_reg_4__7_
         u0_updphy/u0_phyff/mem_reg_4__6_
         u0_updphy/u0_phyff/mem_reg_5__5_
         u0_updphy/u0_phyff/mem_reg_4__5_
         u0_updphy/u0_phyff/mem_reg_4__4_
         u0_updphy/u0_phyff/mem_reg_4__3_
         u0_updphy/u0_phyff/mem_reg_4__2_
         u0_updphy/u0_phyff/mem_reg_5__1_
         u0_updphy/u0_phyff/mem_reg_5__0_
         u0_updphy/u0_phyff/mem_reg_4__0_
         u0_updphy/u0_phyff/mem_reg_3__3_
         u0_updphy/u0_phyff/mem_reg_3__2_
         u0_updphy/u0_phyff/mem_reg_3__1_
         u0_updphy/u0_phyff/mem_reg_3__0_
         u0_updphy/u0_phyff/mem_reg_2__7_
         u0_updphy/u0_phyff/mem_reg_2__6_
         u0_updphy/u0_phyff/mem_reg_2__5_
         u0_updphy/u0_phyff/mem_reg_7__4_
         u0_updphy/u0_phyff/mem_reg_7__2_
         u0_updphy/u0_phyff/mem_reg_6__1_
         u0_updphy/u0_phyff/mem_reg_5__6_
         u0_updphy/u0_phyff/mem_reg_5__4_
         u0_updphy/u0_phyff/mem_reg_5__3_
         u0_updphy/u0_phyff/mem_reg_5__2_
         u0_updphy/u0_phyff/mem_reg_4__1_
         u0_updphy/u0_phyff/mem_reg_1__7_
         u0_updphy/u0_phyff/mem_reg_1__6_
         u0_updphy/u0_phyff/mem_reg_1__5_
         u0_updphy/u0_phyff/mem_reg_1__4_
         u0_updphy/u0_phyff/mem_reg_3__7_
         u0_updphy/u0_phyff/mem_reg_3__6_
         u0_updphy/u0_phyff/mem_reg_3__5_
         u0_updphy/u0_phyff/mem_reg_3__4_
         u0_updphy/u0_phyff/mem_reg_2__4_
         u0_updphy/u0_phyff/mem_reg_2__3_
         u0_updphy/u0_phyff/mem_reg_2__2_
         u0_updphy/u0_phyff/mem_reg_2__1_
         u0_updphy/u0_phyff/mem_reg_2__0_
         u0_updphy/u0_phyff/mem_reg_0__5_
         u0_updphy/u0_phyff/mem_reg_0__1_
         u0_updphy/u0_phyff/mem_reg_0__7_
         u0_updphy/u0_phyff/mem_reg_0__6_
         u0_updphy/u0_phyff/mem_reg_0__4_
         u0_updphy/u0_phyff/mem_reg_0__3_
         u0_updphy/u0_phyff/mem_reg_0__2_
         u0_updphy/u0_phyff/mem_reg_0__0_
         u0_updphy/u0_phyff/pshptr_reg_5_
         u0_updphy/u0_phyff/pshptr_reg_1_
         u0_updphy/u0_phyff/pshptr_reg_3_
         u0_updphy/u0_phyff/pshptr_reg_2_
         u0_updphy/u0_phyff/pshptr_reg_0_
         u0_updphy/u0_phyff/pshptr_reg_4_
         u0_updphy/u0_updprl/c0_iop_reg
         u0_updphy/u0_updprl/canyon_m0_reg
         u0_updphy/u0_updprl/c0_adr_reg_2_
         u0_updphy/u0_updprl/c0_adr_reg_1_
         u0_updphy/u0_updprl/c0_adr_reg_3_
         u0_updphy/u0_updprl/c0_adr_reg_4_
         u0_updphy/u0_updprl/c0_adr_reg_5_
         u0_updphy/u0_updprl/c0_adr_reg_6_
         u0_updphy/u0_updprl/c0_adr_reg_0_
         u0_updphy/u0_updprl/c0_adr_reg_7_
         u0_updphy/u0_updprl/txbuf_reg_5_
         u0_updphy/u0_updprl/txbuf_reg_1_
         u0_updphy/u0_updprl/CpMsgId_reg_0_
         u0_updphy/u0_updprl/txbuf_reg_3_
         u0_updphy/u0_updprl/txbuf_reg_4_
         u0_updphy/u0_updprl/CpMsgId_reg_2_
         u0_updphy/u0_updprl/CpMsgId_reg_1_
         u0_updphy/u0_updprl/c0_cnt_reg_4_
         u0_updphy/u0_updprl/c0_cnt_reg_5_
         u0_updphy/u0_updprl/c0_cnt_reg_1_
         u0_updphy/u0_updprl/c0_cnt_reg_3_
         u0_updphy/u0_updprl/txbuf_reg_0_
         u0_updphy/u0_updprl/c0_cnt_reg_2_
         u0_updphy/u0_updprl/c0_cnt_reg_8_
         u0_updphy/u0_updprl/c0_cnt_reg_7_
         u0_updphy/u0_updprl/c0_cnt_reg_6_
         u0_updphy/u0_updprl/txbuf_reg_6_
         u0_updphy/u0_updprl/txbuf_reg_2_
         u0_updphy/u0_updprl/txbuf_reg_7_
         u0_updphy/u0_updprl/c0_cnt_reg_0_
         u0_updphy/u0_updprl/cs_prcl_reg_3_
         u0_updphy/u0_updprl/cs_prcl_reg_0_
         u0_updphy/u0_updprl/cs_prcl_reg_1_
         u0_updphy/u0_updprl/cs_prcl_reg_2_
         u0_updphy/u0_sqlch_db/d_org_reg_0_
         u0_updphy/u0_sqlch_db/db_cnt_reg_2_
         u0_updphy/u0_sqlch_db/db_cnt_reg_1_
         u0_updphy/u0_sqlch_db/db_cnt_reg_0_
         u0_updphy/u0_sqlch_db/d_org_reg_1_
         u0_dacmux/u0_compi/mem_reg_14_
         u0_dacmux/u0_compi/mem_reg_13_
         u0_dacmux/u0_compi/mem_reg_11_
         u0_dacmux/u0_compi/mem_reg_9_
         u0_dacmux/u0_compi/mem_reg_17_
         u0_dacmux/u0_compi/mem_reg_0_
         u0_dacmux/u0_compi/mem_reg_12_
         u0_dacmux/u0_compi/mem_reg_10_
         u0_dacmux/u0_compi/mem_reg_8_
         u0_dacmux/u0_compi/mem_reg_16_
         u0_dacmux/u0_compi/mem_reg_5_
         u0_dacmux/u0_compi/mem_reg_15_
         u0_dacmux/u0_compi/mem_reg_6_
         u0_dacmux/u0_compi/mem_reg_4_
         u0_dacmux/u0_compi/mem_reg_2_
         u0_dacmux/u0_compi/mem_reg_7_
         u0_dacmux/u0_compi/mem_reg_3_
         u0_dacmux/u0_compi/mem_reg_1_
         u0_dacmux/u0_dac2sar/sarcyc_reg_2_
         u0_dacmux/u0_dac2sar/sarcyc_reg_1_
         u0_dacmux/u0_dac2sar/sarcyc_reg_0_
         u0_dacmux/u0_dac2sar/sarcyc_reg_3_
         u0_dacmux/u0_dac2sar/dacnt_reg_1_
         u0_dacmux/u0_dac2sar/dacnt_reg_4_
         u0_dacmux/u0_dac2sar/dacnt_reg_0_
         u0_dacmux/u0_dac2sar/dacnt_reg_5_
         u0_dacmux/u0_dac2sar/dacnt_reg_2_
         u0_dacmux/u0_dac2sar/dacnt_reg_3_
         u0_dacmux/u0_dac2sar/dacnt_reg_6_
         u0_dacmux/u0_shmux/cs_mux_reg_1_
         u0_dacmux/u0_shmux/cs_mux_reg_2_
         u0_dacmux/u0_shmux/cs_mux_reg_3_
         u0_dacmux/u0_shmux/cs_mux_reg_4_
         u0_dacmux/u0_shmux/cs_mux_reg_0_
         u0_dacmux/u0_shmux/r_dacis_reg_16_
         u0_dacmux/u0_shmux/r_dacis_reg_11_
         u0_dacmux/u0_shmux/r_dacis_reg_13_
         u0_dacmux/u0_shmux/r_dacis_reg_10_
         u0_dacmux/u0_shmux/r_dacis_reg_17_
         u0_dacmux/u0_shmux/r_dacis_reg_15_
         u0_dacmux/u0_shmux/r_dacis_reg_12_
         u0_dacmux/u0_shmux/r_dacis_reg_14_
         u0_dacmux/u0_shmux/r_dacis_reg_9_
         u0_dacmux/u0_shmux/r_dacis_reg_8_
         u0_dacmux/u0_shmux/cs_mux_reg_5_
         u0_dacmux/u0_shmux/r_dacis_reg_7_
         u0_dacmux/u0_shmux/r_dacis_reg_6_
         u0_dacmux/u0_shmux/r_dacis_reg_5_
         u0_dacmux/u0_shmux/r_dacis_reg_4_
         u0_dacmux/u0_shmux/r_dacis_reg_2_
         u0_dacmux/u0_shmux/r_dacis_reg_3_
         u0_dacmux/u0_shmux/r_dacis_reg_1_
         u0_dacmux/u0_shmux/r_dacis_reg_0_
         u0_dacmux/u0_dactl/mem_reg_0_
         u0_dacmux/u0_dactl/mem_reg_1_
         u0_dacmux/u0_dactl/mem_reg_2_
         u0_dacmux/u0_dactl/mem_reg_3_
         u0_dacmux/u0_dactl/mem_reg_4_
         u0_dacmux/u0_dactl/mem_reg_5_
         u0_dacmux/u0_dactl/mem_reg_6_
         u0_dacmux/u0_dacen/mem_reg_0_
         u0_dacmux/u0_dacen/mem_reg_1_
         u0_dacmux/u0_dacen/mem_reg_2_
         u0_dacmux/u0_dacen/mem_reg_3_
         u0_dacmux/u0_dacen/mem_reg_4_
         u0_dacmux/u0_dacen/mem_reg_5_
         u0_dacmux/u0_dacen/mem_reg_6_
         u0_dacmux/u0_dacen/mem_reg_7_
         u0_dacmux/u0_saren/mem_reg_0_
         u0_dacmux/u0_saren/mem_reg_1_
         u0_dacmux/u0_saren/mem_reg_2_
         u0_dacmux/u0_saren/mem_reg_3_
         u0_dacmux/u0_saren/mem_reg_4_
         u0_dacmux/u0_saren/mem_reg_5_
         u0_dacmux/u0_saren/mem_reg_6_
         u0_dacmux/u0_saren/mem_reg_7_
         u0_dacmux/u0_daclsb/mem_reg_0_
         u0_dacmux/u0_daclsb/mem_reg_2_
         u0_dacmux/u0_daclsb/mem_reg_5_
         u0_dacmux/u0_daclsb/mem_reg_4_
         u0_dacmux/u0_daclsb/mem_reg_1_
         u0_dacmux/u0_daclsb/mem_reg_3_
         u0_dacmux/dacvs_0__u0/mem_reg_7_
         u0_dacmux/dacvs_0__u0/mem_reg_6_
         u0_dacmux/dacvs_0__u0/mem_reg_5_
         u0_dacmux/dacvs_0__u0/mem_reg_4_
         u0_dacmux/dacvs_0__u0/mem_reg_3_
         u0_dacmux/dacvs_0__u0/mem_reg_0_
         u0_dacmux/dacvs_0__u0/mem_reg_2_
         u0_dacmux/dacvs_0__u0/mem_reg_1_
         u0_dacmux/dacvs_1__u0/mem_reg_7_
         u0_dacmux/dacvs_1__u0/mem_reg_6_
         u0_dacmux/dacvs_1__u0/mem_reg_5_
         u0_dacmux/dacvs_1__u0/mem_reg_4_
         u0_dacmux/dacvs_1__u0/mem_reg_3_
         u0_dacmux/dacvs_1__u0/mem_reg_2_
         u0_dacmux/dacvs_1__u0/mem_reg_1_
         u0_dacmux/dacvs_1__u0/mem_reg_0_
         u0_dacmux/dacvs_2__u0/mem_reg_7_
         u0_dacmux/dacvs_2__u0/mem_reg_6_
         u0_dacmux/dacvs_2__u0/mem_reg_5_
         u0_dacmux/dacvs_2__u0/mem_reg_4_
         u0_dacmux/dacvs_2__u0/mem_reg_3_
         u0_dacmux/dacvs_2__u0/mem_reg_0_
         u0_dacmux/dacvs_2__u0/mem_reg_2_
         u0_dacmux/dacvs_2__u0/mem_reg_1_
         u0_dacmux/dacvs_3__u0/mem_reg_7_
         u0_dacmux/dacvs_3__u0/mem_reg_6_
         u0_dacmux/dacvs_3__u0/mem_reg_5_
         u0_dacmux/dacvs_3__u0/mem_reg_4_
         u0_dacmux/dacvs_3__u0/mem_reg_3_
         u0_dacmux/dacvs_3__u0/mem_reg_2_
         u0_dacmux/dacvs_3__u0/mem_reg_1_
         u0_dacmux/dacvs_3__u0/mem_reg_0_
         u0_dacmux/dacvs_4__u0/mem_reg_7_
         u0_dacmux/dacvs_4__u0/mem_reg_6_
         u0_dacmux/dacvs_4__u0/mem_reg_5_
         u0_dacmux/dacvs_4__u0/mem_reg_4_
         u0_dacmux/dacvs_4__u0/mem_reg_3_
         u0_dacmux/dacvs_4__u0/mem_reg_2_
         u0_dacmux/dacvs_4__u0/mem_reg_0_
         u0_dacmux/dacvs_4__u0/mem_reg_1_
         u0_dacmux/dacvs_5__u0/mem_reg_7_
         u0_dacmux/dacvs_5__u0/mem_reg_6_
         u0_dacmux/dacvs_5__u0/mem_reg_5_
         u0_dacmux/dacvs_5__u0/mem_reg_4_
         u0_dacmux/dacvs_5__u0/mem_reg_3_
         u0_dacmux/dacvs_5__u0/mem_reg_0_
         u0_dacmux/dacvs_5__u0/mem_reg_2_
         u0_dacmux/dacvs_5__u0/mem_reg_1_
         u0_dacmux/dacvs_6__u0/mem_reg_7_
         u0_dacmux/dacvs_6__u0/mem_reg_6_
         u0_dacmux/dacvs_6__u0/mem_reg_5_
         u0_dacmux/dacvs_6__u0/mem_reg_4_
         u0_dacmux/dacvs_6__u0/mem_reg_3_
         u0_dacmux/dacvs_6__u0/mem_reg_2_
         u0_dacmux/dacvs_6__u0/mem_reg_0_
         u0_dacmux/dacvs_6__u0/mem_reg_1_
         u0_dacmux/dacvs_7__u0/mem_reg_7_
         u0_dacmux/dacvs_7__u0/mem_reg_6_
         u0_dacmux/dacvs_7__u0/mem_reg_5_
         u0_dacmux/dacvs_7__u0/mem_reg_4_
         u0_dacmux/dacvs_7__u0/mem_reg_3_
         u0_dacmux/dacvs_7__u0/mem_reg_2_
         u0_dacmux/dacvs_7__u0/mem_reg_0_
         u0_dacmux/dacvs_7__u0/mem_reg_1_
         u0_dacmux/dacvs_8__u0/mem_reg_7_
         u0_dacmux/dacvs_8__u0/mem_reg_6_
         u0_dacmux/dacvs_8__u0/mem_reg_5_
         u0_dacmux/dacvs_8__u0/mem_reg_4_
         u0_dacmux/dacvs_8__u0/mem_reg_3_
         u0_dacmux/dacvs_8__u0/mem_reg_2_
         u0_dacmux/dacvs_8__u0/mem_reg_0_
         u0_dacmux/dacvs_8__u0/mem_reg_1_
         u0_dacmux/dacvs_9__u0/mem_reg_7_
         u0_dacmux/dacvs_9__u0/mem_reg_6_
         u0_dacmux/dacvs_9__u0/mem_reg_5_
         u0_dacmux/dacvs_9__u0/mem_reg_4_
         u0_dacmux/dacvs_9__u0/mem_reg_3_
         u0_dacmux/dacvs_9__u0/mem_reg_2_
         u0_dacmux/dacvs_9__u0/mem_reg_0_
         u0_dacmux/dacvs_9__u0/mem_reg_1_
         u0_dacmux/dacvs_10__u0/mem_reg_7_
         u0_dacmux/dacvs_10__u0/mem_reg_6_
         u0_dacmux/dacvs_10__u0/mem_reg_5_
         u0_dacmux/dacvs_10__u0/mem_reg_4_
         u0_dacmux/dacvs_10__u0/mem_reg_3_
         u0_dacmux/dacvs_10__u0/mem_reg_2_
         u0_dacmux/dacvs_10__u0/mem_reg_0_
         u0_dacmux/dacvs_10__u0/mem_reg_1_
         u0_dacmux/dacvs_11__u0/mem_reg_7_
         u0_dacmux/dacvs_11__u0/mem_reg_6_
         u0_dacmux/dacvs_11__u0/mem_reg_5_
         u0_dacmux/dacvs_11__u0/mem_reg_4_
         u0_dacmux/dacvs_11__u0/mem_reg_3_
         u0_dacmux/dacvs_11__u0/mem_reg_2_
         u0_dacmux/dacvs_11__u0/mem_reg_0_
         u0_dacmux/dacvs_11__u0/mem_reg_1_
         u0_dacmux/dacvs_12__u0/mem_reg_7_
         u0_dacmux/dacvs_12__u0/mem_reg_6_
         u0_dacmux/dacvs_12__u0/mem_reg_5_
         u0_dacmux/dacvs_12__u0/mem_reg_4_
         u0_dacmux/dacvs_12__u0/mem_reg_3_
         u0_dacmux/dacvs_12__u0/mem_reg_2_
         u0_dacmux/dacvs_12__u0/mem_reg_0_
         u0_dacmux/dacvs_12__u0/mem_reg_1_
         u0_dacmux/dacvs_13__u0/mem_reg_7_
         u0_dacmux/dacvs_13__u0/mem_reg_6_
         u0_dacmux/dacvs_13__u0/mem_reg_5_
         u0_dacmux/dacvs_13__u0/mem_reg_4_
         u0_dacmux/dacvs_13__u0/mem_reg_3_
         u0_dacmux/dacvs_13__u0/mem_reg_2_
         u0_dacmux/dacvs_13__u0/mem_reg_0_
         u0_dacmux/dacvs_13__u0/mem_reg_1_
         u0_dacmux/dacvs_14__u0/mem_reg_7_
         u0_dacmux/dacvs_14__u0/mem_reg_6_
         u0_dacmux/dacvs_14__u0/mem_reg_5_
         u0_dacmux/dacvs_14__u0/mem_reg_4_
         u0_dacmux/dacvs_14__u0/mem_reg_3_
         u0_dacmux/dacvs_14__u0/mem_reg_2_
         u0_dacmux/dacvs_14__u0/mem_reg_0_
         u0_dacmux/dacvs_14__u0/mem_reg_1_
         u0_dacmux/dacvs_15__u0/mem_reg_7_
         u0_dacmux/dacvs_15__u0/mem_reg_6_
         u0_dacmux/dacvs_15__u0/mem_reg_5_
         u0_dacmux/dacvs_15__u0/mem_reg_4_
         u0_dacmux/dacvs_15__u0/mem_reg_3_
         u0_dacmux/dacvs_15__u0/mem_reg_2_
         u0_dacmux/dacvs_15__u0/mem_reg_0_
         u0_dacmux/dacvs_15__u0/mem_reg_1_
         u0_dacmux/dacvs_16__u0/mem_reg_7_
         u0_dacmux/dacvs_16__u0/mem_reg_6_
         u0_dacmux/dacvs_16__u0/mem_reg_5_
         u0_dacmux/dacvs_16__u0/mem_reg_4_
         u0_dacmux/dacvs_16__u0/mem_reg_3_
         u0_dacmux/dacvs_16__u0/mem_reg_2_
         u0_dacmux/dacvs_16__u0/mem_reg_0_
         u0_dacmux/dacvs_16__u0/mem_reg_1_
         u0_dacmux/dacvs_17__u0/mem_reg_7_
         u0_dacmux/dacvs_17__u0/mem_reg_6_
         u0_dacmux/dacvs_17__u0/mem_reg_5_
         u0_dacmux/dacvs_17__u0/mem_reg_4_
         u0_dacmux/dacvs_17__u0/mem_reg_3_
         u0_dacmux/dacvs_17__u0/mem_reg_2_
         u0_dacmux/dacvs_17__u0/mem_reg_0_
         u0_dacmux/dacvs_17__u0/mem_reg_1_
         u0_dacmux/u0_adofs/mem_reg_0_
         u0_dacmux/u0_adofs/mem_reg_1_
         u0_dacmux/u0_adofs/mem_reg_2_
         u0_dacmux/u0_adofs/mem_reg_3_
         u0_dacmux/u0_adofs/mem_reg_4_
         u0_dacmux/u0_adofs/mem_reg_5_
         u0_dacmux/u0_adofs/mem_reg_6_
         u0_dacmux/u0_adofs/mem_reg_7_
         u0_dacmux/u0_isofs/mem_reg_0_
         u0_dacmux/u0_isofs/mem_reg_1_
         u0_dacmux/u0_isofs/mem_reg_2_
         u0_dacmux/u0_isofs/mem_reg_3_
         u0_dacmux/u0_isofs/mem_reg_4_
         u0_dacmux/u0_isofs/mem_reg_5_
         u0_dacmux/u0_isofs/mem_reg_6_
         u0_dacmux/u0_isofs/mem_reg_7_
         u0_dacmux/u1_dacen/mem_reg_0_
         u0_dacmux/u1_dacen/mem_reg_1_
         u0_dacmux/u1_dacen/mem_reg_2_
         u0_dacmux/u1_dacen/mem_reg_3_
         u0_dacmux/u1_dacen/mem_reg_4_
         u0_dacmux/u1_dacen/mem_reg_5_
         u0_dacmux/u1_dacen/mem_reg_6_
         u0_dacmux/u1_dacen/mem_reg_7_
         u0_dacmux/u1_saren/mem_reg_0_
         u0_dacmux/u1_saren/mem_reg_1_
         u0_dacmux/u1_saren/mem_reg_2_
         u0_dacmux/u1_saren/mem_reg_3_
         u0_dacmux/u1_saren/mem_reg_4_
         u0_dacmux/u1_saren/mem_reg_5_
         u0_dacmux/u1_saren/mem_reg_6_
         u0_dacmux/u1_saren/mem_reg_7_
         u0_dacmux/u2_dacen/mem_reg_0_
         u0_dacmux/u2_dacen/mem_reg_1_
         u0_dacmux/u2_saren/mem_reg_1_
         u0_dacmux/u2_saren/mem_reg_0_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_8_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_9_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_10_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_7_
         u0_fcp/u0_fcpegn/rx_byte_pchk_reg
         u0_fcp/u0_fcpegn/rxtx_buf_reg_1_
         u0_fcp/u0_fcpegn/rx_trans_8_chg_reg
         u0_fcp/u0_fcpegn/rxtx_buf_reg_0_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_2_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_3_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_5_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_4_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_6_
         u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_0_
         u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_1_
         u0_fcp/u0_fcpegn/catch_sync_reg_5_
         u0_fcp/u0_fcpegn/us_cnt_reg_3_
         u0_fcp/u0_fcpegn/us_cnt_reg_2_
         u0_fcp/u0_fcpegn/catch_sync_reg_3_
         u0_fcp/u0_fcpegn/catch_sync_reg_4_
         u0_fcp/u0_fcpegn/catch_sync_reg_1_
         u0_fcp/u0_fcpegn/catch_sync_reg_2_
         u0_fcp/u0_fcpegn/us_cnt_reg_1_
         u0_fcp/u0_fcpegn/us_cnt_reg_0_
         u0_fcp/u0_fcpegn/sync_length_reg_1_
         u0_fcp/u0_fcpegn/sync_length_reg_0_
         u0_fcp/u0_fcpegn/catch_sync_reg_0_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_0_
         u0_fcp/u0_fcpegn/symb_cnt_reg_4_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_1_
         u0_fcp/u0_fcpegn/symb_cnt_reg_6_
         u0_fcp/u0_fcpegn/symb_cnt_reg_5_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_6_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_7_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_2_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_5_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_3_
         u0_fcp/u0_fcpegn/ui_intv_cnt_reg_4_
         u0_fcp/u0_fcpegn/symb_cnt_reg_3_
         u0_fcp/u0_fcpegn/symb_cnt_reg_2_
         u0_fcp/u0_fcpegn/symb_cnt_reg_1_
         u0_fcp/u0_fcpegn/symb_cnt_reg_0_
         u0_fcp/u0_fcpegn/rxtx_buf_reg_11_
         u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg
         u0_fcp/u0_fcpegn/fcp_state_reg_2_
         u0_fcp/u0_fcpegn/fcp_state_reg_1_
         u0_fcp/u0_fcpegn/fcp_state_reg_0_
         u0_fcp/u0_fcpegn/fcp_state_reg_3_
         u0_fcp/u0_fcpcrc/crc8_r_reg_2_
         u0_fcp/u0_fcpcrc/crc8_r_reg_0_
         u0_fcp/u0_fcpcrc/crc8_r_reg_3_
         u0_fcp/u0_fcpcrc/crc8_r_reg_1_
         u0_fcp/u0_fcpcrc/crc8_r_reg_6_
         u0_fcp/u0_fcpcrc/crc8_r_reg_7_
         u0_fcp/u0_fcpcrc/crc8_r_reg_5_
         u0_fcp/u0_fcpcrc/crc8_r_reg_4_
         u0_cvctl/u0_v_comp/mem_reg_6_
         u0_cvctl/u0_v_comp/mem_reg_4_
         u0_cvctl/u0_v_comp/mem_reg_3_
         u0_cvctl/u0_v_comp/mem_reg_0_
         u0_cvctl/u0_v_comp/mem_reg_1_
         u0_cvctl/u0_v_comp/mem_reg_5_
         u0_cvctl/u0_v_comp/mem_reg_2_
         u0_cvctl/u0_v_comp/mem_reg_7_
         u0_cvctl/u0_idac_shift/mem_reg_6_
         u0_cvctl/u0_idac_shift/mem_reg_3_
         u0_cvctl/u0_idac_shift/mem_reg_0_
         u0_cvctl/u0_idac_shift/mem_reg_5_
         u0_cvctl/u0_idac_shift/mem_reg_4_
         u0_cvctl/u0_idac_shift/mem_reg_2_
         u0_cvctl/u0_idac_shift/mem_reg_1_
         u0_cvctl/u0_idac_shift/mem_reg_7_
         u0_cvctl/u0_cv_ofsx/mem_reg_0_
         u0_cvctl/u0_cv_ofsx/mem_reg_6_
         u0_cvctl/u0_cv_ofsx/mem_reg_4_
         u0_cvctl/u0_cv_ofsx/mem_reg_3_
         u0_cvctl/u0_cv_ofsx/mem_reg_2_
         u0_cvctl/u0_cv_ofsx/mem_reg_1_
         u0_cvctl/u0_cv_ofsx/mem_reg_5_
         u0_cvctl/u0_cv_ofsx/mem_reg_7_
         u0_cvctl/u0_cvofs01/mem_reg_6_
         u0_cvctl/u0_cvofs01/mem_reg_5_
         u0_cvctl/u0_cvofs01/mem_reg_4_
         u0_cvctl/u0_cvofs01/mem_reg_3_
         u0_cvctl/u0_cvofs01/mem_reg_7_
         u0_cvctl/u0_cvofs01/mem_reg_2_
         u0_cvctl/u0_cvofs01/mem_reg_1_
         u0_cvctl/u0_cvofs01/mem_reg_0_
         u0_cvctl/u0_cvofs23/mem_reg_6_
         u0_cvctl/u0_cvofs23/mem_reg_5_
         u0_cvctl/u0_cvofs23/mem_reg_4_
         u0_cvctl/u0_cvofs23/mem_reg_3_
         u0_cvctl/u0_cvofs23/mem_reg_7_
         u0_cvctl/u0_cvofs23/mem_reg_2_
         u0_cvctl/u0_cvofs23/mem_reg_1_
         u0_cvctl/u0_cvofs23/mem_reg_0_
         u0_cvctl/u0_sdischg/mem_reg_0_
         u0_cvctl/u0_sdischg/mem_reg_6_
         u0_cvctl/u0_sdischg/mem_reg_1_
         u0_cvctl/u0_sdischg/mem_reg_5_
         u0_cvctl/u0_sdischg/mem_reg_4_
         u0_cvctl/u0_sdischg/mem_reg_3_
         u0_cvctl/u0_sdischg/mem_reg_2_
         u0_cvctl/u0_sdischg/mem_reg_7_
         u0_regx/u0_reg04/mem_reg_6_
         u0_regx/u0_reg04/mem_reg_5_
         u0_regx/u0_reg04/mem_reg_4_
         u0_regx/u0_reg04/mem_reg_3_
         u0_regx/u0_reg04/mem_reg_2_
         u0_regx/u0_reg04/mem_reg_1_
         u0_regx/u0_reg04/mem_reg_0_
         u0_regx/u0_reg04/mem_reg_7_
         u0_regx/u0_reg05/mem_reg_6_
         u0_regx/u0_reg05/mem_reg_5_
         u0_regx/u0_reg05/mem_reg_4_
         u0_regx/u0_reg05/mem_reg_3_
         u0_regx/u0_reg05/mem_reg_2_
         u0_regx/u0_reg05/mem_reg_1_
         u0_regx/u0_reg05/mem_reg_0_
         u0_regx/u0_reg05/mem_reg_7_
         u0_regx/u0_reg07/mem_reg_6_
         u0_regx/u0_reg07/mem_reg_5_
         u0_regx/u0_reg07/mem_reg_4_
         u0_regx/u0_reg07/mem_reg_3_
         u0_regx/u0_reg07/mem_reg_2_
         u0_regx/u0_reg07/mem_reg_1_
         u0_regx/u0_reg07/mem_reg_0_
         u0_regx/u0_reg07/mem_reg_7_
         u0_regx/u0_reg10/mem_reg_0_
         u0_regx/u0_reg12/mem_reg_1_
         u0_regx/u0_reg12/mem_reg_4_
         u0_regx/u0_reg12/mem_reg_3_
         u0_regx/u0_reg12/mem_reg_0_
         u0_regx/u0_reg12/mem_reg_2_
         u0_regx/u0_reg12/mem_reg_5_
         u0_regx/u0_reg13/mem_reg_0_
         u0_regx/u0_reg13/mem_reg_6_
         u0_regx/u0_reg13/mem_reg_3_
         u0_regx/u0_reg13/mem_reg_5_
         u0_regx/u0_reg13/mem_reg_4_
         u0_regx/u0_reg13/mem_reg_2_
         u0_regx/u0_reg13/mem_reg_1_
         u0_regx/u0_reg13/mem_reg_7_
         u0_regx/u0_reg15/mem_reg_5_
         u0_regx/u0_reg15/mem_reg_4_
         u0_regx/u0_reg15/mem_reg_1_
         u0_regx/u0_reg15/mem_reg_3_
         u0_regx/u0_reg15/mem_reg_2_
         u0_regx/u0_reg15/mem_reg_0_
         u0_regx/u1_reg15/mem_reg_3_
         u0_regx/u1_reg15/mem_reg_0_
         u0_regx/u1_reg15/mem_reg_4_
         u0_regx/u1_reg15/mem_reg_5_
         u0_regx/u1_reg15/mem_reg_1_
         u0_regx/u1_reg15/mem_reg_2_
         u0_regx/u0_reg17/mem_reg_4_
         u0_regx/u0_reg17/mem_reg_2_
         u0_regx/u0_reg17/mem_reg_0_
         u0_regx/u0_reg17/mem_reg_5_
         u0_regx/u0_reg17/mem_reg_6_
         u0_regx/u0_reg17/mem_reg_3_
         u0_regx/u0_reg17/mem_reg_1_
         u0_regx/u0_reg17/mem_reg_7_
         u0_regx/u0_tmp18/mem_reg_7_
         u0_regx/u0_tmp18/mem_reg_6_
         u0_regx/u0_tmp18/mem_reg_5_
         u0_regx/u0_tmp18/mem_reg_4_
         u0_regx/u0_tmp18/mem_reg_3_
         u0_regx/u0_tmp18/mem_reg_2_
         u0_regx/u0_tmp18/mem_reg_1_
         u0_regx/u0_tmp18/mem_reg_0_
         u0_regx/u0_reg18/mem_reg_6_
         u0_regx/u0_reg18/mem_reg_3_
         u0_regx/u0_reg18/mem_reg_5_
         u0_regx/u0_reg18/mem_reg_4_
         u0_regx/u0_reg18/mem_reg_1_
         u0_regx/u0_reg18/mem_reg_2_
         u0_regx/u0_reg18/mem_reg_0_
         u0_regx/u0_reg18/mem_reg_7_
         u0_regx/u0_reg19/mem_reg_0_
         u0_regx/u0_reg19/mem_reg_6_
         u0_regx/u0_reg19/mem_reg_5_
         u0_regx/u0_reg19/mem_reg_4_
         u0_regx/u0_reg19/mem_reg_3_
         u0_regx/u0_reg19/mem_reg_1_
         u0_regx/u0_reg19/mem_reg_2_
         u0_regx/u0_reg19/mem_reg_7_
         u0_regx/u0_reg1A/mem_reg_4_
         u0_regx/u0_reg1A/mem_reg_3_
         u0_regx/u0_reg1A/mem_reg_6_
         u0_regx/u0_reg1A/mem_reg_5_
         u0_regx/u0_reg1A/mem_reg_1_
         u0_regx/u0_reg1A/mem_reg_0_
         u0_regx/u0_reg1A/mem_reg_2_
         u0_regx/u0_reg1A/mem_reg_7_
         u0_regx/u0_ts_db/db_cnt_reg_1_
         u0_regx/u0_ts_db/db_cnt_reg_0_
         u0_regx/u0_ts_db/d_org_reg_0_
         u0_regx/u0_ts_db/d_org_reg_1_
         u0_regx/u0_reg1B/mem_reg_2_
         u0_regx/u0_reg1B/mem_reg_0_
         u0_regx/u0_reg1B/mem_reg_3_
         u0_regx/u0_reg1B/mem_reg_4_
         u0_regx/u0_reg1B/mem_reg_5_
         u0_regx/u0_reg1B/mem_reg_1_
         u0_regx/u0_reg1B/mem_reg_6_
         u0_regx/u1_reg1C/mem_reg_0_
         u0_regx/u0_reg1C/mem_reg_0_
         u0_regx/u0_reg1C/mem_reg_6_
         u0_regx/u0_reg1C/mem_reg_5_
         u0_regx/u0_reg1C/mem_reg_4_
         u0_regx/u0_reg1C/mem_reg_3_
         u0_regx/u0_reg1C/mem_reg_2_
         u0_regx/u0_reg1C/mem_reg_1_
         u0_regx/u0_reg1C/mem_reg_7_
         u0_regx/u0_reg1D/mem_reg_6_
         u0_regx/u0_reg1D/mem_reg_5_
         u0_regx/u0_reg1D/mem_reg_3_
         u0_regx/u0_reg1D/mem_reg_2_
         u0_regx/u0_reg1D/mem_reg_0_
         u0_regx/u0_reg1D/mem_reg_4_
         u0_regx/u0_reg1D/mem_reg_1_
         u0_regx/u0_reg1D/mem_reg_7_
         u0_regx/u0_reg1E/mem_reg_0_
         u0_regx/u0_reg1E/mem_reg_5_
         u0_regx/u0_reg1E/mem_reg_3_
         u0_regx/u0_reg1E/mem_reg_4_
         u0_regx/u0_reg1E/mem_reg_6_
         u0_regx/u0_reg1E/mem_reg_1_
         u0_regx/u0_reg1E/mem_reg_2_
         u0_regx/u0_reg1E/mem_reg_7_
         u0_regx/u0_dosc_db/db_cnt_reg_1_
         u0_regx/u0_dosc_db/db_cnt_reg_0_
         u0_regx/u0_dosc_db/d_org_reg_0_
         u0_regx/u0_dosc_db/d_org_reg_1_
         u0_regx/u0_iosc_db/db_cnt_reg_1_
         u0_regx/u0_iosc_db/db_cnt_reg_0_
         u0_regx/u0_iosc_db/d_org_reg_0_
         u0_regx/u0_iosc_db/d_org_reg_1_
         u0_regx/u0_xana_db/db_cnt_reg_1_
         u0_regx/u0_xana_db/db_cnt_reg_0_
         u0_regx/u0_xana_db/d_org_reg_0_
         u0_regx/u0_xana_db/d_org_reg_1_
         u0_regx/u1_xana_db/db_cnt_reg_1_
         u0_regx/u1_xana_db/db_cnt_reg_0_
         u0_regx/u1_xana_db/d_org_reg_0_
         u0_regx/u1_xana_db/d_org_reg_1_
         u0_regx/u2_xana_db/db_cnt_reg_1_
         u0_regx/u2_xana_db/db_cnt_reg_0_
         u0_regx/u2_xana_db/d_org_reg_0_
         u0_regx/u2_xana_db/d_org_reg_1_
         u0_regx/u3_xana_db/db_cnt_reg_1_
         u0_regx/u3_xana_db/db_cnt_reg_0_
         u0_regx/u3_xana_db/d_org_reg_0_
         u0_regx/u3_xana_db/d_org_reg_1_
         u0_regx/u4_xana_db/db_cnt_reg_1_
         u0_regx/u4_xana_db/db_cnt_reg_0_
         u0_regx/u4_xana_db/d_org_reg_0_
         u0_regx/u4_xana_db/d_org_reg_1_
         u0_regx/u0_sbov_db/d_org_reg_0_
         u0_regx/u0_sbov_db/db_cnt_reg_3_
         u0_regx/u0_sbov_db/db_cnt_reg_2_
         u0_regx/u0_sbov_db/db_cnt_reg_1_
         u0_regx/u0_sbov_db/db_cnt_reg_0_
         u0_regx/u0_sbov_db/d_org_reg_1_
         u0_regx/u0_rdet_db/d_org_reg_0_
         u0_regx/u0_rdet_db/db_cnt_reg_3_
         u0_regx/u0_rdet_db/db_cnt_reg_2_
         u0_regx/u0_rdet_db/db_cnt_reg_1_
         u0_regx/u0_rdet_db/db_cnt_reg_0_
         u0_regx/u0_rdet_db/d_org_reg_1_
         u0_srambist/u0_bistfault/mem_reg_0_
         u0_srambist/u0_bistctl/mem_reg_4_
         u0_srambist/u0_bistctl/mem_reg_2_
         u0_srambist/u0_bistctl/mem_reg_0_
         u0_srambist/u0_bistctl/mem_reg_1_
         u0_srambist/u0_bistctl/mem_reg_3_
         u0_srambist/u0_bistdat/mem_reg_6_
         u0_srambist/u0_bistdat/mem_reg_2_
         u0_srambist/u0_bistdat/mem_reg_0_
         u0_srambist/u0_bistdat/mem_reg_3_
         u0_srambist/u0_bistdat/mem_reg_1_
         u0_srambist/u0_bistdat/mem_reg_5_
         u0_srambist/u0_bistdat/mem_reg_4_
         u0_srambist/u0_bistdat/mem_reg_7_
         u0_pwm_0_/u0_regpwm/mem_reg_6_
         u0_pwm_0_/u0_regpwm/mem_reg_0_
         u0_pwm_0_/u0_regpwm/mem_reg_5_
         u0_pwm_0_/u0_regpwm/mem_reg_1_
         u0_pwm_0_/u0_regpwm/mem_reg_4_
         u0_pwm_0_/u0_regpwm/mem_reg_3_
         u0_pwm_0_/u0_regpwm/mem_reg_2_
         u0_pwm_0_/u0_regpwm/mem_reg_7_
         u0_pwm_1_/u0_regpwm/mem_reg_6_
         u0_pwm_1_/u0_regpwm/mem_reg_0_
         u0_pwm_1_/u0_regpwm/mem_reg_5_
         u0_pwm_1_/u0_regpwm/mem_reg_1_
         u0_pwm_1_/u0_regpwm/mem_reg_4_
         u0_pwm_1_/u0_regpwm/mem_reg_3_
         u0_pwm_1_/u0_regpwm/mem_reg_2_
         u0_pwm_1_/u0_regpwm/mem_reg_7_
         u0_regbank/u0_reg03/u0/mem_reg_7_
         u0_regbank/u0_reg03/u0/mem_reg_6_
         u0_regbank/u0_reg03/u0/mem_reg_5_
         u0_regbank/u0_reg03/u0/mem_reg_4_
         u0_regbank/u0_reg03/u0/mem_reg_3_
         u0_regbank/u0_reg03/u0/mem_reg_2_
         u0_regbank/u0_reg03/u0/mem_reg_1_
         u0_regbank/u0_reg03/u0/mem_reg_0_
         u0_regbank/u0_reg04/u0/mem_reg_7_
         u0_regbank/u0_reg04/u0/mem_reg_6_
         u0_regbank/u0_reg04/u0/mem_reg_5_
         u0_regbank/u0_reg04/u0/mem_reg_2_
         u0_regbank/u0_reg04/u0/mem_reg_0_
         u0_regbank/u0_reg04/u0/mem_reg_3_
         u0_regbank/u0_reg04/u0/mem_reg_4_
         u0_regbank/u0_reg04/u0/mem_reg_1_
         u0_regbank/u0_reg28/u0/mem_reg_5_
         u0_regbank/u0_reg28/u0/mem_reg_3_
         u0_regbank/u0_reg28/u0/mem_reg_1_
         u0_regbank/u0_reg28/u0/mem_reg_2_
         u0_regbank/u0_reg28/u0/mem_reg_0_
         u0_regbank/u0_reg28/u0/mem_reg_6_
         u0_regbank/u0_reg28/u0/mem_reg_4_
         u0_regbank/u0_reg28/u0/mem_reg_7_
         u0_regbank/u0_regDF/u0/mem_reg_7_
         u0_regbank/u0_regDF/u0/mem_reg_6_
         u0_regbank/u0_regDF/u0/mem_reg_5_
         u0_regbank/u0_regDF/u0/mem_reg_3_
         u0_regbank/u0_regDF/u0/mem_reg_2_
         u0_regbank/u0_regDF/u0/mem_reg_1_
         u0_regbank/u0_regDF/u0/mem_reg_0_
         u0_regbank/u0_regDF/u0/mem_reg_4_
         u0_regbank/u0_regAE/u0/mem_reg_7_
         u0_regbank/u0_regAE/u0/mem_reg_6_
         u0_regbank/u0_regAE/u0/mem_reg_3_
         u0_regbank/u0_regAE/u0/mem_reg_1_
         u0_regbank/u0_regAE/u0/mem_reg_0_
         u0_regbank/u0_regAE/u0/mem_reg_5_
         u0_regbank/u0_regAE/u0/mem_reg_2_
         u0_regbank/u0_regAE/u0/mem_reg_4_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_1_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_4_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_5_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_6_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_7_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_
         u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_3_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_6_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_4_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_5_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_1_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_2_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_3_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_0_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_7_
         u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_5_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_2_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_1_
         u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_4_
         u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_2_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_0_
         u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg
         u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_3_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_3_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_0_
         u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_1_
         u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_0_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_3_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_2_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_5_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_1_
         u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_4_
         u0_updphy/u0_updprl/u0_PrlTimer/ena_reg
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_1_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_2_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_0_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_10_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_6_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_7_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_11_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_8_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_9_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_4_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_3_
         u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_5_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_
         u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_9_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_8_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_7_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_6_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_5_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_4_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_3_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_2_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_1_
         u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_0_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_9_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_8_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_7_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_6_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_5_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_4_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_3_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_2_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_1_
         u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_0_
         u0_dacmux/u0_cmpsta/u0/mem_reg_7_
         u0_dacmux/u0_cmpsta/u0/mem_reg_6_
         u0_dacmux/u0_cmpsta/u0/mem_reg_5_
         u0_dacmux/u0_cmpsta/u0/mem_reg_4_
         u0_dacmux/u0_cmpsta/u0/mem_reg_3_
         u0_dacmux/u0_cmpsta/u0/mem_reg_2_
         u0_dacmux/u0_cmpsta/u0/mem_reg_1_
         u0_dacmux/u0_cmpsta/u0/mem_reg_0_
         u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_0_
         u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_1_
         u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_0_
         u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_1_
         u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_1_
         u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_4_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_11_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_1_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_9_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_2_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_8_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_10_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_0_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_6_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_5_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_7_
         u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_3_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_11_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_1_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_9_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_2_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_8_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_10_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_0_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_6_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_5_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_7_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_3_
         u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_4_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_3_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_7_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_6_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_2_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_5_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_1_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_4_
         u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_0_
         u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_2_
         u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_3_
         u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_0_
         u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_4_
         u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_1_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_1_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_4_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_3_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_2_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_0_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_5_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_7_
         u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_6_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_7_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_5_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_3_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_1_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_6_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_4_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_2_
         u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_0_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_6_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_5_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_3_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_2_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_1_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_0_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_7_
         u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_4_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_0_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_6_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_1_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_2_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_3_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_7_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_5_
         u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_4_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_4_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_7_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_6_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_5_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_3_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_2_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_1_
         u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_0_

Information: Test design rule checking completed. (TEST-123)
1
## preview dft ####
preview_dft -show all ;# > rpt/preview_dft_all.rpt
Warning: A non-unate path in clock network for clock 'dft_clk'
 from pin 'u0_regbank/U466/Y' is detected. (TIM-052)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:39 2023
****************************************

Number of chains: 2
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: mix_edges

  (l) shows cell scan-out drives a lockup latch
  (s) shows cell is a scan segment
  (t) shows cell has a true scan attribute
  (w) shows cell scan-out drives a wire


Scan chain 'chain_0' (DI_GPIO[0] --> DO_GPIO[5]) contains 1621 cells:

  u0_dacmux/u0_dac2sar/sh_rst_n_reg (DI_GPIO[4], 35.0, falling) 
  u0_dacmux/u0_shmux/neg_dacis_reg_0_
  u0_dacmux/u0_shmux/neg_dacis_reg_1_
  u0_dacmux/u0_shmux/neg_dacis_reg_2_
  u0_dacmux/u0_shmux/neg_dacis_reg_3_
  u0_dacmux/u0_shmux/neg_dacis_reg_4_
  u0_dacmux/u0_shmux/neg_dacis_reg_5_
  u0_dacmux/u0_shmux/neg_dacis_reg_6_
  u0_dacmux/u0_shmux/neg_dacis_reg_7_
  u0_dacmux/u0_shmux/neg_dacis_reg_8_
  u0_dacmux/u0_shmux/neg_dacis_reg_9_
  u0_dacmux/u0_shmux/neg_dacis_reg_10_
  u0_dacmux/u0_shmux/neg_dacis_reg_11_
  u0_dacmux/u0_shmux/neg_dacis_reg_12_
  u0_dacmux/u0_shmux/neg_dacis_reg_13_
  u0_dacmux/u0_shmux/neg_dacis_reg_14_
  u0_dacmux/u0_shmux/neg_dacis_reg_15_
  u0_dacmux/u0_shmux/neg_dacis_reg_16_
  u0_dacmux/u0_shmux/neg_dacis_reg_17_
  u0_ictlr/ck_n_reg_0_          
  u0_ictlr/ck_n_reg_1_          
  u0_ictlr/cs_n_reg             
  u0_regbank/osc_gate_n_reg_0_  
  u0_regbank/osc_gate_n_reg_1_  
  u0_regbank/osc_gate_n_reg_2_  
  u0_regbank/osc_gate_n_reg_3_  
  d_dodat_reg_0_                (DI_GPIO[4], 15.0, rising) 
  d_dodat_reg_1_                
  d_dodat_reg_2_                
  d_dodat_reg_3_                
  d_dodat_reg_4_                
  d_dodat_reg_5_                
  d_dodat_reg_6_                
  d_dodat_reg_7_                
  d_dodat_reg_8_                
  d_dodat_reg_9_                
  d_dodat_reg_10_               
  d_dodat_reg_11_               
  d_dodat_reg_12_               
  d_dodat_reg_13_               
  d_dodat_reg_14_               
  d_dodat_reg_15_               
  u0_cvctl/clk_5k_reg           
  u0_cvctl/div20_cnt_reg_0_     
  u0_cvctl/div20_cnt_reg_1_     
  u0_cvctl/div20_cnt_reg_2_     
  u0_cvctl/div20_cnt_reg_3_     
  u0_cvctl/div20_cnt_reg_4_     
  u0_cvctl/sdischg_cnt_reg_0_   
  u0_cvctl/sdischg_cnt_reg_1_   
  u0_cvctl/sdischg_cnt_reg_2_   
  u0_cvctl/sdischg_cnt_reg_3_   
  u0_cvctl/sdischg_cnt_reg_4_   
  u0_cvctl/sdischg_reg          
  u0_cvctl/u0_cv_ofsx/mem_reg_0_
  u0_cvctl/u0_cv_ofsx/mem_reg_1_
  u0_cvctl/u0_cv_ofsx/mem_reg_2_
  u0_cvctl/u0_cv_ofsx/mem_reg_3_
  u0_cvctl/u0_cv_ofsx/mem_reg_4_
  u0_cvctl/u0_cv_ofsx/mem_reg_5_
  u0_cvctl/u0_cv_ofsx/mem_reg_6_
  u0_cvctl/u0_cv_ofsx/mem_reg_7_
  u0_cvctl/u0_cvofs01/mem_reg_0_
  u0_cvctl/u0_cvofs01/mem_reg_1_
  u0_cvctl/u0_cvofs01/mem_reg_2_
  u0_cvctl/u0_cvofs01/mem_reg_3_
  u0_cvctl/u0_cvofs01/mem_reg_4_
  u0_cvctl/u0_cvofs01/mem_reg_5_
  u0_cvctl/u0_cvofs01/mem_reg_6_
  u0_cvctl/u0_cvofs01/mem_reg_7_
  u0_cvctl/u0_cvofs23/mem_reg_0_
  u0_cvctl/u0_cvofs23/mem_reg_1_
  u0_cvctl/u0_cvofs23/mem_reg_2_
  u0_cvctl/u0_cvofs23/mem_reg_3_
  u0_cvctl/u0_cvofs23/mem_reg_4_
  u0_cvctl/u0_cvofs23/mem_reg_5_
  u0_cvctl/u0_cvofs23/mem_reg_6_
  u0_cvctl/u0_cvofs23/mem_reg_7_
  u0_cvctl/u0_idac_shift/mem_reg_0_
  u0_cvctl/u0_idac_shift/mem_reg_1_
  u0_cvctl/u0_idac_shift/mem_reg_2_
  u0_cvctl/u0_idac_shift/mem_reg_3_
  u0_cvctl/u0_idac_shift/mem_reg_4_
  u0_cvctl/u0_idac_shift/mem_reg_5_
  u0_cvctl/u0_idac_shift/mem_reg_6_
  u0_cvctl/u0_idac_shift/mem_reg_7_
  u0_cvctl/u0_sdischg/mem_reg_0_
  u0_cvctl/u0_sdischg/mem_reg_1_
  u0_cvctl/u0_sdischg/mem_reg_2_
  u0_cvctl/u0_sdischg/mem_reg_3_
  u0_cvctl/u0_sdischg/mem_reg_4_
  u0_cvctl/u0_sdischg/mem_reg_5_
  u0_cvctl/u0_sdischg/mem_reg_6_
  u0_cvctl/u0_sdischg/mem_reg_7_
  u0_cvctl/u0_v_comp/mem_reg_0_ 
  u0_cvctl/u0_v_comp/mem_reg_1_ 
  u0_cvctl/u0_v_comp/mem_reg_2_ 
  u0_cvctl/u0_v_comp/mem_reg_3_ 
  u0_cvctl/u0_v_comp/mem_reg_4_ 
  u0_cvctl/u0_v_comp/mem_reg_5_ 
  u0_cvctl/u0_v_comp/mem_reg_6_ 
  u0_cvctl/u0_v_comp/mem_reg_7_ 
  u0_dacmux/dacvs_0__u0/mem_reg_0_
  u0_dacmux/dacvs_0__u0/mem_reg_1_
  u0_dacmux/dacvs_0__u0/mem_reg_2_
  u0_dacmux/dacvs_0__u0/mem_reg_3_
  u0_dacmux/dacvs_0__u0/mem_reg_4_
  u0_dacmux/dacvs_0__u0/mem_reg_5_
  u0_dacmux/dacvs_0__u0/mem_reg_6_
  u0_dacmux/dacvs_0__u0/mem_reg_7_
  u0_dacmux/dacvs_1__u0/mem_reg_0_
  u0_dacmux/dacvs_1__u0/mem_reg_1_
  u0_dacmux/dacvs_1__u0/mem_reg_2_
  u0_dacmux/dacvs_1__u0/mem_reg_3_
  u0_dacmux/dacvs_1__u0/mem_reg_4_
  u0_dacmux/dacvs_1__u0/mem_reg_5_
  u0_dacmux/dacvs_1__u0/mem_reg_6_
  u0_dacmux/dacvs_1__u0/mem_reg_7_
  u0_dacmux/dacvs_2__u0/mem_reg_0_
  u0_dacmux/dacvs_2__u0/mem_reg_1_
  u0_dacmux/dacvs_2__u0/mem_reg_2_
  u0_dacmux/dacvs_2__u0/mem_reg_3_
  u0_dacmux/dacvs_2__u0/mem_reg_4_
  u0_dacmux/dacvs_2__u0/mem_reg_5_
  u0_dacmux/dacvs_2__u0/mem_reg_6_
  u0_dacmux/dacvs_2__u0/mem_reg_7_
  u0_dacmux/dacvs_3__u0/mem_reg_0_
  u0_dacmux/dacvs_3__u0/mem_reg_1_
  u0_dacmux/dacvs_3__u0/mem_reg_2_
  u0_dacmux/dacvs_3__u0/mem_reg_3_
  u0_dacmux/dacvs_3__u0/mem_reg_4_
  u0_dacmux/dacvs_3__u0/mem_reg_5_
  u0_dacmux/dacvs_3__u0/mem_reg_6_
  u0_dacmux/dacvs_3__u0/mem_reg_7_
  u0_dacmux/dacvs_4__u0/mem_reg_0_
  u0_dacmux/dacvs_4__u0/mem_reg_1_
  u0_dacmux/dacvs_4__u0/mem_reg_2_
  u0_dacmux/dacvs_4__u0/mem_reg_3_
  u0_dacmux/dacvs_4__u0/mem_reg_4_
  u0_dacmux/dacvs_4__u0/mem_reg_5_
  u0_dacmux/dacvs_4__u0/mem_reg_6_
  u0_dacmux/dacvs_4__u0/mem_reg_7_
  u0_dacmux/dacvs_5__u0/mem_reg_0_
  u0_dacmux/dacvs_5__u0/mem_reg_1_
  u0_dacmux/dacvs_5__u0/mem_reg_2_
  u0_dacmux/dacvs_5__u0/mem_reg_3_
  u0_dacmux/dacvs_5__u0/mem_reg_4_
  u0_dacmux/dacvs_5__u0/mem_reg_5_
  u0_dacmux/dacvs_5__u0/mem_reg_6_
  u0_dacmux/dacvs_5__u0/mem_reg_7_
  u0_dacmux/dacvs_6__u0/mem_reg_0_
  u0_dacmux/dacvs_6__u0/mem_reg_1_
  u0_dacmux/dacvs_6__u0/mem_reg_2_
  u0_dacmux/dacvs_6__u0/mem_reg_3_
  u0_dacmux/dacvs_6__u0/mem_reg_4_
  u0_dacmux/dacvs_6__u0/mem_reg_5_
  u0_dacmux/dacvs_6__u0/mem_reg_6_
  u0_dacmux/dacvs_6__u0/mem_reg_7_
  u0_dacmux/dacvs_7__u0/mem_reg_0_
  u0_dacmux/dacvs_7__u0/mem_reg_1_
  u0_dacmux/dacvs_7__u0/mem_reg_2_
  u0_dacmux/dacvs_7__u0/mem_reg_3_
  u0_dacmux/dacvs_7__u0/mem_reg_4_
  u0_dacmux/dacvs_7__u0/mem_reg_5_
  u0_dacmux/dacvs_7__u0/mem_reg_6_
  u0_dacmux/dacvs_7__u0/mem_reg_7_
  u0_dacmux/dacvs_8__u0/mem_reg_0_
  u0_dacmux/dacvs_8__u0/mem_reg_1_
  u0_dacmux/dacvs_8__u0/mem_reg_2_
  u0_dacmux/dacvs_8__u0/mem_reg_3_
  u0_dacmux/dacvs_8__u0/mem_reg_4_
  u0_dacmux/dacvs_8__u0/mem_reg_5_
  u0_dacmux/dacvs_8__u0/mem_reg_6_
  u0_dacmux/dacvs_8__u0/mem_reg_7_
  u0_dacmux/dacvs_9__u0/mem_reg_0_
  u0_dacmux/dacvs_9__u0/mem_reg_1_
  u0_dacmux/dacvs_9__u0/mem_reg_2_
  u0_dacmux/dacvs_9__u0/mem_reg_3_
  u0_dacmux/dacvs_9__u0/mem_reg_4_
  u0_dacmux/dacvs_9__u0/mem_reg_5_
  u0_dacmux/dacvs_9__u0/mem_reg_6_
  u0_dacmux/dacvs_9__u0/mem_reg_7_
  u0_dacmux/dacvs_10__u0/mem_reg_0_
  u0_dacmux/dacvs_10__u0/mem_reg_1_
  u0_dacmux/dacvs_10__u0/mem_reg_2_
  u0_dacmux/dacvs_10__u0/mem_reg_3_
  u0_dacmux/dacvs_10__u0/mem_reg_4_
  u0_dacmux/dacvs_10__u0/mem_reg_5_
  u0_dacmux/dacvs_10__u0/mem_reg_6_
  u0_dacmux/dacvs_10__u0/mem_reg_7_
  u0_dacmux/dacvs_11__u0/mem_reg_0_
  u0_dacmux/dacvs_11__u0/mem_reg_1_
  u0_dacmux/dacvs_11__u0/mem_reg_2_
  u0_dacmux/dacvs_11__u0/mem_reg_3_
  u0_dacmux/dacvs_11__u0/mem_reg_4_
  u0_dacmux/dacvs_11__u0/mem_reg_5_
  u0_dacmux/dacvs_11__u0/mem_reg_6_
  u0_dacmux/dacvs_11__u0/mem_reg_7_
  u0_dacmux/dacvs_12__u0/mem_reg_0_
  u0_dacmux/dacvs_12__u0/mem_reg_1_
  u0_dacmux/dacvs_12__u0/mem_reg_2_
  u0_dacmux/dacvs_12__u0/mem_reg_3_
  u0_dacmux/dacvs_12__u0/mem_reg_4_
  u0_dacmux/dacvs_12__u0/mem_reg_5_
  u0_dacmux/dacvs_12__u0/mem_reg_6_
  u0_dacmux/dacvs_12__u0/mem_reg_7_
  u0_dacmux/dacvs_13__u0/mem_reg_0_
  u0_dacmux/dacvs_13__u0/mem_reg_1_
  u0_dacmux/dacvs_13__u0/mem_reg_2_
  u0_dacmux/dacvs_13__u0/mem_reg_3_
  u0_dacmux/dacvs_13__u0/mem_reg_4_
  u0_dacmux/dacvs_13__u0/mem_reg_5_
  u0_dacmux/dacvs_13__u0/mem_reg_6_
  u0_dacmux/dacvs_13__u0/mem_reg_7_
  u0_dacmux/dacvs_14__u0/mem_reg_0_
  u0_dacmux/dacvs_14__u0/mem_reg_1_
  u0_dacmux/dacvs_14__u0/mem_reg_2_
  u0_dacmux/dacvs_14__u0/mem_reg_3_
  u0_dacmux/dacvs_14__u0/mem_reg_4_
  u0_dacmux/dacvs_14__u0/mem_reg_5_
  u0_dacmux/dacvs_14__u0/mem_reg_6_
  u0_dacmux/dacvs_14__u0/mem_reg_7_
  u0_dacmux/dacvs_15__u0/mem_reg_0_
  u0_dacmux/dacvs_15__u0/mem_reg_1_
  u0_dacmux/dacvs_15__u0/mem_reg_2_
  u0_dacmux/dacvs_15__u0/mem_reg_3_
  u0_dacmux/dacvs_15__u0/mem_reg_4_
  u0_dacmux/dacvs_15__u0/mem_reg_5_
  u0_dacmux/dacvs_15__u0/mem_reg_6_
  u0_dacmux/dacvs_15__u0/mem_reg_7_
  u0_dacmux/dacvs_16__u0/mem_reg_0_
  u0_dacmux/dacvs_16__u0/mem_reg_1_
  u0_dacmux/dacvs_16__u0/mem_reg_2_
  u0_dacmux/dacvs_16__u0/mem_reg_3_
  u0_dacmux/dacvs_16__u0/mem_reg_4_
  u0_dacmux/dacvs_16__u0/mem_reg_5_
  u0_dacmux/dacvs_16__u0/mem_reg_6_
  u0_dacmux/dacvs_16__u0/mem_reg_7_
  u0_dacmux/dacvs_17__u0/mem_reg_0_
  u0_dacmux/dacvs_17__u0/mem_reg_1_
  u0_dacmux/dacvs_17__u0/mem_reg_2_
  u0_dacmux/dacvs_17__u0/mem_reg_3_
  u0_dacmux/dacvs_17__u0/mem_reg_4_
  u0_dacmux/dacvs_17__u0/mem_reg_5_
  u0_dacmux/dacvs_17__u0/mem_reg_6_
  u0_dacmux/dacvs_17__u0/mem_reg_7_
  u0_dacmux/syn_comp_reg_0_     
  u0_dacmux/syn_comp_reg_1_     
  u0_dacmux/u0_adofs/mem_reg_0_ 
  u0_dacmux/u0_adofs/mem_reg_1_ 
  u0_dacmux/u0_adofs/mem_reg_2_ 
  u0_dacmux/u0_adofs/mem_reg_3_ 
  u0_dacmux/u0_adofs/mem_reg_4_ 
  u0_dacmux/u0_adofs/mem_reg_5_ 
  u0_dacmux/u0_adofs/mem_reg_6_ 
  u0_dacmux/u0_adofs/mem_reg_7_ 
  u0_dacmux/u0_cmpsta/u0/mem_reg_0_
  u0_dacmux/u0_cmpsta/u0/mem_reg_1_
  u0_dacmux/u0_cmpsta/u0/mem_reg_2_
  u0_dacmux/u0_cmpsta/u0/mem_reg_3_
  u0_dacmux/u0_cmpsta/u0/mem_reg_4_
  u0_dacmux/u0_cmpsta/u0/mem_reg_5_
  u0_dacmux/u0_cmpsta/u0/mem_reg_6_
  u0_dacmux/u0_cmpsta/u0/mem_reg_7_
  u0_dacmux/u0_compi/mem_reg_0_ 
  u0_dacmux/u0_compi/mem_reg_1_ 
  u0_dacmux/u0_compi/mem_reg_2_ 
  u0_dacmux/u0_compi/mem_reg_3_ 
  u0_dacmux/u0_compi/mem_reg_4_ 
  u0_dacmux/u0_compi/mem_reg_5_ 
  u0_dacmux/u0_compi/mem_reg_6_ 
  u0_dacmux/u0_compi/mem_reg_7_ 
  u0_dacmux/u0_compi/mem_reg_8_ 
  u0_dacmux/u0_compi/mem_reg_9_ 
  u0_dacmux/u0_compi/mem_reg_10_
  u0_dacmux/u0_compi/mem_reg_11_
  u0_dacmux/u0_compi/mem_reg_12_
  u0_dacmux/u0_compi/mem_reg_13_
  u0_dacmux/u0_compi/mem_reg_14_
  u0_dacmux/u0_compi/mem_reg_15_
  u0_dacmux/u0_compi/mem_reg_16_
  u0_dacmux/u0_compi/mem_reg_17_
  u0_dacmux/u0_dac2sar/dacnt_reg_0_
  u0_dacmux/u0_dac2sar/dacnt_reg_1_
  u0_dacmux/u0_dac2sar/dacnt_reg_2_
  u0_dacmux/u0_dac2sar/dacnt_reg_3_
  u0_dacmux/u0_dac2sar/dacnt_reg_4_
  u0_dacmux/u0_dac2sar/dacnt_reg_5_
  u0_dacmux/u0_dac2sar/dacnt_reg_6_
  u0_dacmux/u0_dac2sar/sarcyc_reg_0_
  u0_dacmux/u0_dac2sar/sarcyc_reg_1_
  u0_dacmux/u0_dac2sar/sarcyc_reg_2_
  u0_dacmux/u0_dac2sar/sarcyc_reg_3_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_
  u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_0_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_1_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_2_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_3_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_4_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_5_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_6_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_7_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_8_
  u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_9_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_0_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_1_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_2_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_3_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_4_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_5_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_6_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_7_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_8_
  u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_9_
  u0_dacmux/u0_dacen/mem_reg_0_ 
  u0_dacmux/u0_dacen/mem_reg_1_ 
  u0_dacmux/u0_dacen/mem_reg_2_ 
  u0_dacmux/u0_dacen/mem_reg_3_ 
  u0_dacmux/u0_dacen/mem_reg_4_ 
  u0_dacmux/u0_dacen/mem_reg_5_ 
  u0_dacmux/u0_dacen/mem_reg_6_ 
  u0_dacmux/u0_dacen/mem_reg_7_ 
  u0_dacmux/u0_daclsb/mem_reg_0_
  u0_dacmux/u0_daclsb/mem_reg_1_
  u0_dacmux/u0_daclsb/mem_reg_2_
  u0_dacmux/u0_daclsb/mem_reg_3_
  u0_dacmux/u0_daclsb/mem_reg_4_
  u0_dacmux/u0_daclsb/mem_reg_5_
  u0_dacmux/u0_dactl/mem_reg_0_ 
  u0_dacmux/u0_dactl/mem_reg_1_ 
  u0_dacmux/u0_dactl/mem_reg_2_ 
  u0_dacmux/u0_dactl/mem_reg_3_ 
  u0_dacmux/u0_dactl/mem_reg_4_ 
  u0_dacmux/u0_dactl/mem_reg_5_ 
  u0_dacmux/u0_dactl/mem_reg_6_ 
  u0_dacmux/u0_isofs/mem_reg_0_ 
  u0_dacmux/u0_isofs/mem_reg_1_ 
  u0_dacmux/u0_isofs/mem_reg_2_ 
  u0_dacmux/u0_isofs/mem_reg_3_ 
  u0_dacmux/u0_isofs/mem_reg_4_ 
  u0_dacmux/u0_isofs/mem_reg_5_ 
  u0_dacmux/u0_isofs/mem_reg_6_ 
  u0_dacmux/u0_isofs/mem_reg_7_ 
  u0_dacmux/u0_saren/mem_reg_0_ 
  u0_dacmux/u0_saren/mem_reg_1_ 
  u0_dacmux/u0_saren/mem_reg_2_ 
  u0_dacmux/u0_saren/mem_reg_3_ 
  u0_dacmux/u0_saren/mem_reg_4_ 
  u0_dacmux/u0_saren/mem_reg_5_ 
  u0_dacmux/u0_saren/mem_reg_6_ 
  u0_dacmux/u0_saren/mem_reg_7_ 
  u0_dacmux/u0_shmux/cs_mux_reg_0_
  u0_dacmux/u0_shmux/cs_mux_reg_1_
  u0_dacmux/u0_shmux/cs_mux_reg_2_
  u0_dacmux/u0_shmux/cs_mux_reg_3_
  u0_dacmux/u0_shmux/cs_mux_reg_4_
  u0_dacmux/u0_shmux/cs_mux_reg_5_
  u0_dacmux/u0_shmux/r_dacis_reg_0_
  u0_dacmux/u0_shmux/r_dacis_reg_1_
  u0_dacmux/u0_shmux/r_dacis_reg_2_
  u0_dacmux/u0_shmux/r_dacis_reg_3_
  u0_dacmux/u0_shmux/r_dacis_reg_4_
  u0_dacmux/u0_shmux/r_dacis_reg_5_
  u0_dacmux/u0_shmux/r_dacis_reg_6_
  u0_dacmux/u0_shmux/r_dacis_reg_7_
  u0_dacmux/u0_shmux/r_dacis_reg_8_
  u0_dacmux/u0_shmux/r_dacis_reg_9_
  u0_dacmux/u0_shmux/r_dacis_reg_10_
  u0_dacmux/u0_shmux/r_dacis_reg_11_
  u0_dacmux/u0_shmux/r_dacis_reg_12_
  u0_dacmux/u0_shmux/r_dacis_reg_13_
  u0_dacmux/u0_shmux/r_dacis_reg_14_
  u0_dacmux/u0_shmux/r_dacis_reg_15_
  u0_dacmux/u0_shmux/r_dacis_reg_16_
  u0_dacmux/u0_shmux/r_dacis_reg_17_
  u0_dacmux/u1_dacen/mem_reg_0_ 
  u0_dacmux/u1_dacen/mem_reg_1_ 
  u0_dacmux/u1_dacen/mem_reg_2_ 
  u0_dacmux/u1_dacen/mem_reg_3_ 
  u0_dacmux/u1_dacen/mem_reg_4_ 
  u0_dacmux/u1_dacen/mem_reg_5_ 
  u0_dacmux/u1_dacen/mem_reg_6_ 
  u0_dacmux/u1_dacen/mem_reg_7_ 
  u0_dacmux/u1_saren/mem_reg_0_ 
  u0_dacmux/u1_saren/mem_reg_1_ 
  u0_dacmux/u1_saren/mem_reg_2_ 
  u0_dacmux/u1_saren/mem_reg_3_ 
  u0_dacmux/u1_saren/mem_reg_4_ 
  u0_dacmux/u1_saren/mem_reg_5_ 
  u0_dacmux/u1_saren/mem_reg_6_ 
  u0_dacmux/u1_saren/mem_reg_7_ 
  u0_dacmux/u2_dacen/mem_reg_0_ 
  u0_dacmux/u2_dacen/mem_reg_1_ 
  u0_dacmux/u2_saren/mem_reg_0_ 
  u0_dacmux/u2_saren/mem_reg_1_ 
  u0_divclk/div1p5m_3_reg_0_    
  u0_divclk/div1p5m_3_reg_1_    
  u0_divclk/div8_reg_0_         
  u0_divclk/div8_reg_1_         
  u0_divclk/div8_reg_2_         
  u0_divclk/div50k_100_reg_0_   
  u0_divclk/div50k_100_reg_1_   
  u0_divclk/div50k_100_reg_2_   
  u0_divclk/div50k_100_reg_3_   
  u0_divclk/div50k_100_reg_4_   
  u0_divclk/div50k_100_reg_5_   
  u0_divclk/div50k_100_reg_6_   
  u0_divclk/div100k_2_reg       
  u0_divclk/div500k_5_reg_0_    
  u0_divclk/div500k_5_reg_1_    
  u0_divclk/div500k_5_reg_2_    
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_0_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_1_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_2_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_3_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_4_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_5_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_6_
  u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_7_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_0_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_1_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_2_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_3_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_4_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_5_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_6_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_7_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_8_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_9_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_10_
  u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_11_
  u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_0_
  u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_1_
  u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_0_
  u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_1_
  u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_2_
  u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_3_
  u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_4_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_0_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_1_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_2_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_3_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_4_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_5_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_6_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_7_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_8_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_9_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_10_
  u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_11_
  u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_0_
  u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_1_
  u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_
  u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_1_
  u0_fcp/u0_fcpcrc/crc8_r_reg_0_
  u0_fcp/u0_fcpcrc/crc8_r_reg_1_
  u0_fcp/u0_fcpcrc/crc8_r_reg_2_
  u0_fcp/u0_fcpcrc/crc8_r_reg_3_
  u0_fcp/u0_fcpcrc/crc8_r_reg_4_
  u0_fcp/u0_fcpcrc/crc8_r_reg_5_
  u0_fcp/u0_fcpcrc/crc8_r_reg_6_
  u0_fcp/u0_fcpcrc/crc8_r_reg_7_
  u0_fcp/u0_fcpegn/catch_sync_reg_0_
  u0_fcp/u0_fcpegn/catch_sync_reg_1_
  u0_fcp/u0_fcpegn/catch_sync_reg_2_
  u0_fcp/u0_fcpegn/catch_sync_reg_3_
  u0_fcp/u0_fcpegn/catch_sync_reg_4_
  u0_fcp/u0_fcpegn/catch_sync_reg_5_
  u0_fcp/u0_fcpegn/fcp_state_reg_0_
  u0_fcp/u0_fcpegn/fcp_state_reg_1_
  u0_fcp/u0_fcpegn/fcp_state_reg_2_
  u0_fcp/u0_fcpegn/fcp_state_reg_3_
  u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_0_
  u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_1_
  u0_fcp/u0_fcpegn/rx_byte_pchk_reg
  u0_fcp/u0_fcpegn/rx_trans_8_chg_reg
  u0_fcp/u0_fcpegn/rxtx_buf_reg_0_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_1_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_2_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_3_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_4_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_5_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_6_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_7_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_8_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_9_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_10_
  u0_fcp/u0_fcpegn/rxtx_buf_reg_11_
  u0_fcp/u0_fcpegn/symb_cnt_reg_0_
  u0_fcp/u0_fcpegn/symb_cnt_reg_1_
  u0_fcp/u0_fcpegn/symb_cnt_reg_2_
  u0_fcp/u0_fcpegn/symb_cnt_reg_3_
  u0_fcp/u0_fcpegn/symb_cnt_reg_4_
  u0_fcp/u0_fcpegn/symb_cnt_reg_5_
  u0_fcp/u0_fcpegn/symb_cnt_reg_6_
  u0_fcp/u0_fcpegn/sync_length_reg_0_
  u0_fcp/u0_fcpegn/sync_length_reg_1_
  u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_0_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_1_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_2_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_3_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_4_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_5_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_6_
  u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_7_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_0_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_1_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_2_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_3_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_4_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_5_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_6_
  u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_7_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_0_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_1_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_2_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_3_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_4_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_5_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_6_
  u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_7_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_0_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_1_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_2_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_3_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_4_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_5_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_6_
  u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_7_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_0_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_1_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_2_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_3_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_4_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_5_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_6_
  u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_7_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_0_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_1_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_2_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_3_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_4_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_5_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_6_
  u0_fcp/u0_fcpegn/ui_intv_cnt_reg_7_
  u0_fcp/u0_fcpegn/us_cnt_reg_0_
  u0_fcp/u0_fcpegn/us_cnt_reg_1_
  u0_fcp/u0_fcpegn/us_cnt_reg_2_
  u0_fcp/u0_fcpegn/us_cnt_reg_3_
  u0_i2cslv/adcnt_reg_0_        
  u0_i2cslv/adcnt_reg_1_        
  u0_i2cslv/adcnt_reg_2_        
  u0_i2cslv/adcnt_reg_3_        
  u0_i2cslv/adcnt_reg_4_        
  u0_i2cslv/adcnt_reg_5_        
  u0_i2cslv/adcnt_reg_6_        
  u0_i2cslv/adcnt_reg_7_        
  u0_i2cslv/cs_bit_reg_0_       
  u0_i2cslv/cs_bit_reg_1_       
  u0_i2cslv/cs_bit_reg_2_       
  u0_i2cslv/cs_bit_reg_3_       
  u0_i2cslv/cs_rwb_reg          
  u0_i2cslv/cs_sta_reg_0_       
  u0_i2cslv/cs_sta_reg_1_       
  u0_i2cslv/db_scl/d_i2c_reg_0_ 
  u0_i2cslv/db_scl/d_i2c_reg_1_ 
  u0_i2cslv/db_scl/d_i2c_reg_2_ 
  u0_i2cslv/db_scl/r_i2c_reg    
  u0_i2cslv/db_sda/d_i2c_reg_0_ 
  u0_i2cslv/db_sda/d_i2c_reg_1_ 
  u0_i2cslv/db_sda/d_i2c_reg_2_ 
  u0_i2cslv/db_sda/r_i2c_reg    
  u0_i2cslv/lt_buf_reg_0_       
  u0_i2cslv/lt_buf_reg_1_       
  u0_i2cslv/lt_buf_reg_2_       
  u0_i2cslv/lt_buf_reg_3_       
  u0_i2cslv/lt_buf_reg_4_       
  u0_i2cslv/lt_buf_reg_5_       
  u0_i2cslv/lt_buf_reg_6_       
  u0_i2cslv/lt_buf_reg_7_       
  u0_i2cslv/lt_ofs_reg_0_       
  u0_i2cslv/lt_ofs_reg_1_       
  u0_i2cslv/lt_ofs_reg_2_       
  u0_i2cslv/lt_ofs_reg_3_       
  u0_i2cslv/lt_ofs_reg_4_       
  u0_i2cslv/lt_ofs_reg_5_       
  u0_i2cslv/lt_ofs_reg_6_       
  u0_i2cslv/lt_ofs_reg_7_       
  u0_i2cslv/rwbuf_reg_0_        
  u0_i2cslv/rwbuf_reg_1_        
  u0_i2cslv/rwbuf_reg_2_        
  u0_i2cslv/rwbuf_reg_3_        
  u0_i2cslv/rwbuf_reg_4_        
  u0_i2cslv/rwbuf_reg_5_        
  u0_i2cslv/rwbuf_reg_6_        
  u0_i2cslv/rwbuf_reg_7_        
  u0_i2cslv/sdat_reg            
  u0_ictlr/a_bit_reg_0_         
  u0_ictlr/a_bit_reg_1_         
  u0_ictlr/a_bit_reg_2_         
  u0_ictlr/adr_p_reg_0_         
  u0_ictlr/adr_p_reg_1_         
  u0_ictlr/adr_p_reg_2_         
  u0_ictlr/adr_p_reg_3_         
  u0_ictlr/adr_p_reg_4_         
  u0_ictlr/adr_p_reg_5_         
  u0_ictlr/adr_p_reg_6_         
  u0_ictlr/adr_p_reg_7_         
  u0_ictlr/adr_p_reg_8_         
  u0_ictlr/adr_p_reg_9_         
  u0_ictlr/adr_p_reg_10_        
  u0_ictlr/adr_p_reg_11_        
  u0_ictlr/adr_p_reg_13_        
  u0_ictlr/adr_p_reg_14_        
  u0_ictlr/c_adr_reg_0_         
  u0_ictlr/c_adr_reg_1_         
  u0_ictlr/c_adr_reg_2_         
  u0_ictlr/c_adr_reg_3_         
  u0_ictlr/c_adr_reg_4_         
  u0_ictlr/c_adr_reg_5_         
  u0_ictlr/c_adr_reg_6_         
  u0_ictlr/c_adr_reg_7_         
  u0_ictlr/c_adr_reg_8_         
  u0_ictlr/c_adr_reg_9_         
  u0_ictlr/c_adr_reg_10_        
  u0_ictlr/c_adr_reg_11_        
  u0_ictlr/c_adr_reg_12_        
  u0_ictlr/c_adr_reg_13_        
  u0_ictlr/c_adr_reg_14_        
  u0_ictlr/c_buf_reg_0__0_      
  u0_ictlr/c_buf_reg_0__1_      
  u0_ictlr/c_buf_reg_0__2_      
  u0_ictlr/c_buf_reg_0__3_      
  u0_ictlr/c_buf_reg_0__4_      
  u0_ictlr/c_buf_reg_0__5_      
  u0_ictlr/c_buf_reg_0__6_      
  u0_ictlr/c_buf_reg_0__7_      
  u0_ictlr/c_buf_reg_1__0_      
  u0_ictlr/c_buf_reg_1__1_      
  u0_ictlr/c_buf_reg_1__2_      
  u0_ictlr/c_buf_reg_1__3_      
  u0_ictlr/c_buf_reg_1__4_      
  u0_ictlr/c_buf_reg_1__5_      
  u0_ictlr/c_buf_reg_1__6_      
  u0_ictlr/c_buf_reg_1__7_      
  u0_ictlr/c_buf_reg_2__0_      
  u0_ictlr/c_buf_reg_2__1_      
  u0_ictlr/c_buf_reg_2__2_      
  u0_ictlr/c_buf_reg_2__3_      
  u0_ictlr/c_buf_reg_2__4_      
  u0_ictlr/c_buf_reg_2__5_      
  u0_ictlr/c_buf_reg_2__6_      
  u0_ictlr/c_buf_reg_2__7_      
  u0_ictlr/c_buf_reg_3__0_      
  u0_ictlr/c_buf_reg_3__1_      
  u0_ictlr/c_buf_reg_3__2_      
  u0_ictlr/c_buf_reg_3__3_      
  u0_ictlr/c_buf_reg_3__4_      
  u0_ictlr/c_buf_reg_3__5_      
  u0_ictlr/c_buf_reg_3__6_      
  u0_ictlr/c_buf_reg_3__7_      
  u0_ictlr/c_buf_reg_4__0_      
  u0_ictlr/c_buf_reg_4__1_      
  u0_ictlr/c_buf_reg_4__2_      
  u0_ictlr/c_buf_reg_4__3_      
  u0_ictlr/c_buf_reg_4__4_      
  u0_ictlr/c_buf_reg_4__5_      
  u0_ictlr/c_buf_reg_4__6_      
  u0_ictlr/c_buf_reg_4__7_      
  u0_ictlr/c_buf_reg_5__0_      
  u0_ictlr/c_buf_reg_5__1_      
  u0_ictlr/c_buf_reg_5__2_      
  u0_ictlr/c_buf_reg_5__3_      
  u0_ictlr/c_buf_reg_5__4_      
  u0_ictlr/c_buf_reg_5__5_      
  u0_ictlr/c_buf_reg_5__6_      
  u0_ictlr/c_buf_reg_5__7_      
  u0_ictlr/c_buf_reg_6__0_      
  u0_ictlr/c_buf_reg_6__1_      
  u0_ictlr/c_buf_reg_6__2_      
  u0_ictlr/c_buf_reg_6__3_      
  u0_ictlr/c_buf_reg_6__4_      
  u0_ictlr/c_buf_reg_6__5_      
  u0_ictlr/c_buf_reg_6__6_      
  u0_ictlr/c_buf_reg_6__7_      
  u0_ictlr/c_buf_reg_7__0_      
  u0_ictlr/c_buf_reg_7__1_      
  u0_ictlr/c_buf_reg_7__2_      
  u0_ictlr/c_buf_reg_7__3_      
  u0_ictlr/c_buf_reg_7__4_      
  u0_ictlr/c_buf_reg_7__5_      
  u0_ictlr/c_buf_reg_7__6_      
  u0_ictlr/c_buf_reg_7__7_      
  u0_ictlr/c_buf_reg_8__0_      
  u0_ictlr/c_buf_reg_8__1_      
  u0_ictlr/c_buf_reg_8__2_      
  u0_ictlr/c_buf_reg_8__3_      
  u0_ictlr/c_buf_reg_8__4_      
  u0_ictlr/c_buf_reg_8__5_      
  u0_ictlr/c_buf_reg_8__6_      
  u0_ictlr/c_buf_reg_8__7_      
  u0_ictlr/c_buf_reg_9__0_      
  u0_ictlr/c_buf_reg_9__1_      
  u0_ictlr/c_buf_reg_9__2_      
  u0_ictlr/c_buf_reg_9__3_      
  u0_ictlr/c_buf_reg_9__4_      
  u0_ictlr/c_buf_reg_9__5_      
  u0_ictlr/c_buf_reg_9__6_      
  u0_ictlr/c_buf_reg_9__7_      
  u0_ictlr/c_buf_reg_10__0_     
  u0_ictlr/c_buf_reg_10__1_     
  u0_ictlr/c_buf_reg_10__2_     
  u0_ictlr/c_buf_reg_10__3_     
  u0_ictlr/c_buf_reg_10__4_     
  u0_ictlr/c_buf_reg_10__5_     
  u0_ictlr/c_buf_reg_10__6_     
  u0_ictlr/c_buf_reg_10__7_     
  u0_ictlr/c_buf_reg_11__0_     
  u0_ictlr/c_buf_reg_11__1_     
  u0_ictlr/c_buf_reg_11__2_     
  u0_ictlr/c_buf_reg_11__3_     
  u0_ictlr/c_buf_reg_11__4_     
  u0_ictlr/c_buf_reg_11__5_     
  u0_ictlr/c_buf_reg_11__6_     
  u0_ictlr/c_buf_reg_11__7_     
  u0_ictlr/c_buf_reg_12__0_     
  u0_ictlr/c_buf_reg_12__1_     
  u0_ictlr/c_buf_reg_12__2_     
  u0_ictlr/c_buf_reg_12__3_     
  u0_ictlr/c_buf_reg_12__4_     
  u0_ictlr/c_buf_reg_12__5_     
  u0_ictlr/c_buf_reg_12__6_     
  u0_ictlr/c_buf_reg_12__7_     
  u0_ictlr/c_buf_reg_13__0_     
  u0_ictlr/c_buf_reg_13__1_     
  u0_ictlr/c_buf_reg_13__2_     
  u0_ictlr/c_buf_reg_13__3_     
  u0_ictlr/c_buf_reg_13__4_     
  u0_ictlr/c_buf_reg_13__5_     
  u0_ictlr/c_buf_reg_13__6_     
  u0_ictlr/c_buf_reg_13__7_     
  u0_ictlr/c_buf_reg_14__0_     
  u0_ictlr/c_buf_reg_14__1_     
  u0_ictlr/c_buf_reg_14__2_     
  u0_ictlr/c_buf_reg_14__3_     
  u0_ictlr/c_buf_reg_14__4_     
  u0_ictlr/c_buf_reg_14__5_     
  u0_ictlr/c_buf_reg_14__6_     
  u0_ictlr/c_buf_reg_14__7_     
  u0_ictlr/c_buf_reg_15__0_     
  u0_ictlr/c_buf_reg_15__1_     
  u0_ictlr/c_buf_reg_15__2_     
  u0_ictlr/c_buf_reg_15__3_     
  u0_ictlr/c_buf_reg_15__4_     
  u0_ictlr/c_buf_reg_15__5_     
  u0_ictlr/c_buf_reg_15__6_     
  u0_ictlr/c_buf_reg_15__7_     
  u0_ictlr/c_buf_reg_16__0_     
  u0_ictlr/c_buf_reg_16__1_     
  u0_ictlr/c_buf_reg_16__2_     
  u0_ictlr/c_buf_reg_16__3_     
  u0_ictlr/c_buf_reg_16__4_     
  u0_ictlr/c_buf_reg_16__5_     
  u0_ictlr/c_buf_reg_16__6_     
  u0_ictlr/c_buf_reg_16__7_     
  u0_ictlr/c_buf_reg_17__0_     
  u0_ictlr/c_buf_reg_17__1_     
  u0_ictlr/c_buf_reg_17__2_     
  u0_ictlr/c_buf_reg_17__3_     
  u0_ictlr/c_buf_reg_17__4_     
  u0_ictlr/c_buf_reg_17__5_     
  u0_ictlr/c_buf_reg_17__6_     
  u0_ictlr/c_buf_reg_17__7_     
  u0_ictlr/c_buf_reg_18__0_     
  u0_ictlr/c_buf_reg_18__1_     
  u0_ictlr/c_buf_reg_18__2_     
  u0_ictlr/c_buf_reg_18__3_     
  u0_ictlr/c_buf_reg_18__4_     
  u0_ictlr/c_buf_reg_18__5_     
  u0_ictlr/c_buf_reg_18__6_     
  u0_ictlr/c_buf_reg_18__7_     
  u0_ictlr/c_buf_reg_19__0_     
  u0_ictlr/c_buf_reg_19__1_     
  u0_ictlr/c_buf_reg_19__2_     
  u0_ictlr/c_buf_reg_19__3_     
  u0_ictlr/c_buf_reg_19__4_     
  u0_ictlr/c_buf_reg_19__5_     
  u0_ictlr/c_buf_reg_19__6_     
  u0_ictlr/c_buf_reg_19__7_     
  u0_ictlr/c_buf_reg_20__0_     
  u0_ictlr/c_buf_reg_20__1_     
  u0_ictlr/c_buf_reg_20__2_     
  u0_ictlr/c_buf_reg_20__3_     
  u0_ictlr/c_buf_reg_20__4_     
  u0_ictlr/c_buf_reg_20__5_     
  u0_ictlr/c_buf_reg_20__6_     
  u0_ictlr/c_buf_reg_20__7_     
  u0_ictlr/c_buf_reg_21__0_     
  u0_ictlr/c_buf_reg_21__1_     
  u0_ictlr/c_buf_reg_21__2_     
  u0_ictlr/c_buf_reg_21__3_     
  u0_ictlr/c_buf_reg_21__4_     
  u0_ictlr/c_buf_reg_21__5_     
  u0_ictlr/c_buf_reg_21__6_     
  u0_ictlr/c_buf_reg_21__7_     
  u0_ictlr/c_buf_reg_22__0_     
  u0_ictlr/c_buf_reg_22__1_     
  u0_ictlr/c_buf_reg_22__2_     
  u0_ictlr/c_buf_reg_22__3_     
  u0_ictlr/c_buf_reg_22__4_     
  u0_ictlr/c_buf_reg_22__5_     
  u0_ictlr/c_buf_reg_22__6_     
  u0_ictlr/c_buf_reg_22__7_     
  u0_ictlr/c_buf_reg_23__0_     
  u0_ictlr/c_buf_reg_23__1_     
  u0_ictlr/c_buf_reg_23__2_     
  u0_ictlr/c_buf_reg_23__3_     
  u0_ictlr/c_buf_reg_23__4_     
  u0_ictlr/c_buf_reg_23__5_     
  u0_ictlr/c_buf_reg_23__6_     
  u0_ictlr/c_buf_reg_23__7_     
  u0_ictlr/c_ptr_reg_0_         
  u0_ictlr/c_ptr_reg_1_         
  u0_ictlr/c_ptr_reg_2_         
  u0_ictlr/c_ptr_reg_3_         
  u0_ictlr/c_ptr_reg_4_         
  u0_ictlr/cs_ft_reg_0_         
  u0_ictlr/cs_ft_reg_1_         
  u0_ictlr/cs_ft_reg_2_         
  u0_ictlr/cs_ft_reg_3_         
  u0_ictlr/d_hold_reg_0_        
  u0_ictlr/d_hold_reg_1_        
  u0_ictlr/d_hold_reg_2_        
  u0_ictlr/d_hold_reg_3_        
  u0_ictlr/d_psrd_reg           
  u0_ictlr/dummy_reg_0_         
  u0_ictlr/dummy_reg_1_         
  u0_ictlr/pgm_p_reg            
  u0_ictlr/r_rdy_reg            
  u0_ictlr/r_twlb_reg_0_        
  u0_ictlr/r_twlb_reg_1_        
  u0_ictlr/re_p_reg             
  u0_ictlr/un_hold_reg          
  u0_ictlr/wspp_cnt_reg_0_      
  u0_ictlr/wspp_cnt_reg_1_      
  u0_ictlr/wspp_cnt_reg_2_      
  u0_ictlr/wspp_cnt_reg_3_      
  u0_ictlr/wspp_cnt_reg_4_      
  u0_ictlr/wspp_cnt_reg_5_      
  u0_ictlr/wspp_cnt_reg_6_      
  u0_mcu/timer_1ms_reg_0_       
  u0_mcu/timer_1ms_reg_1_       
  u0_mcu/timer_1ms_reg_2_       
  u0_mcu/timer_1ms_reg_3_       
  u0_mcu/timer_1ms_reg_4_       
  u0_mcu/timer_1ms_reg_5_       
  u0_mcu/timer_1ms_reg_6_       
  u0_mcu/timer_1ms_reg_7_       
  u0_mcu/timer_1ms_reg_8_       
  u0_mcu/timer_1ms_reg_9_       
  u0_mcu/timer_1ms_reg_10_      
  u0_mcu/timer_1ms_reg_11_      
  u0_mcu/timer_1ms_reg_12_      
  u0_mcu/timer_1ms_reg_13_      
  u0_mcu/u_cpu/ac_reg_reg       
  u0_mcu/u_cpu/acc_reg_reg_0_   
  u0_mcu/u_cpu/acc_reg_reg_1_   
  u0_mcu/u_cpu/acc_reg_reg_2_   
  u0_mcu/u_cpu/acc_reg_reg_3_   
  u0_mcu/u_cpu/acc_reg_reg_4_   
  u0_mcu/u_cpu/acc_reg_reg_5_   
  u0_mcu/u_cpu/acc_reg_reg_6_   
  u0_mcu/u_cpu/acc_reg_reg_7_   
  u0_mcu/u_cpu/accactv_reg      
  u0_mcu/u_cpu/b_reg_reg_0_     
  u0_mcu/u_cpu/b_reg_reg_1_     
  u0_mcu/u_cpu/b_reg_reg_2_     
  u0_mcu/u_cpu/b_reg_reg_3_     
  u0_mcu/u_cpu/b_reg_reg_4_     
  u0_mcu/u_cpu/b_reg_reg_5_     
  u0_mcu/u_cpu/b_reg_reg_6_     
  u0_mcu/u_cpu/b_reg_reg_7_     
  u0_mcu/u_cpu/bitno_reg_0_     
  u0_mcu/u_cpu/bitno_reg_1_     
  u0_mcu/u_cpu/bitno_reg_2_     
  u0_mcu/u_cpu/c_reg_reg        
  u0_mcu/u_cpu/ckcon_r_reg_0_   
  u0_mcu/u_cpu/ckcon_r_reg_1_   
  u0_mcu/u_cpu/ckcon_r_reg_2_   
  u0_mcu/u_cpu/ckcon_r_reg_3_   
  u0_mcu/u_cpu/ckcon_r_reg_4_   
  u0_mcu/u_cpu/ckcon_r_reg_5_   
  u0_mcu/u_cpu/ckcon_r_reg_6_   
  u0_mcu/u_cpu/ckcon_r_reg_7_   
  u0_mcu/u_cpu/cpu_resume_ff1_reg
  u0_mcu/u_cpu/cpu_resume_fff_reg
  u0_mcu/u_cpu/d_hold_reg       
  u0_mcu/u_cpu/dec_accop_reg_0_ 
  u0_mcu/u_cpu/dec_accop_reg_1_ 
  u0_mcu/u_cpu/dec_accop_reg_2_ 
  u0_mcu/u_cpu/dec_accop_reg_3_ 
  u0_mcu/u_cpu/dec_accop_reg_4_ 
  u0_mcu/u_cpu/dec_accop_reg_5_ 
  u0_mcu/u_cpu/dec_accop_reg_6_ 
  u0_mcu/u_cpu/dec_accop_reg_7_ 
  u0_mcu/u_cpu/dec_accop_reg_8_ 
  u0_mcu/u_cpu/dec_accop_reg_9_ 
  u0_mcu/u_cpu/dec_accop_reg_10_
  u0_mcu/u_cpu/dec_accop_reg_11_
  u0_mcu/u_cpu/dec_accop_reg_12_
  u0_mcu/u_cpu/dec_accop_reg_13_
  u0_mcu/u_cpu/dec_accop_reg_14_
  u0_mcu/u_cpu/dec_accop_reg_15_
  u0_mcu/u_cpu/dec_accop_reg_16_
  u0_mcu/u_cpu/dec_accop_reg_17_
  u0_mcu/u_cpu/dec_accop_reg_18_
  u0_mcu/u_cpu/dec_cop_reg_0_   
  u0_mcu/u_cpu/dec_cop_reg_1_   
  u0_mcu/u_cpu/dec_cop_reg_2_   
  u0_mcu/u_cpu/dec_cop_reg_3_   
  u0_mcu/u_cpu/dec_cop_reg_4_   
  u0_mcu/u_cpu/dec_cop_reg_5_   
  u0_mcu/u_cpu/dec_cop_reg_6_   
  u0_mcu/u_cpu/dec_cop_reg_7_   
  u0_mcu/u_cpu/divtempreg_reg_0_
  u0_mcu/u_cpu/divtempreg_reg_1_
  u0_mcu/u_cpu/divtempreg_reg_2_
  u0_mcu/u_cpu/divtempreg_reg_3_
  u0_mcu/u_cpu/divtempreg_reg_4_
  u0_mcu/u_cpu/divtempreg_reg_5_
  u0_mcu/u_cpu/divtempreg_reg_6_
  u0_mcu/u_cpu/dpc_tab_reg_0__0_
  u0_mcu/u_cpu/dpc_tab_reg_0__1_
  u0_mcu/u_cpu/dpc_tab_reg_0__2_
  u0_mcu/u_cpu/dpc_tab_reg_0__3_
  u0_mcu/u_cpu/dpc_tab_reg_0__4_
  u0_mcu/u_cpu/dpc_tab_reg_0__5_
  u0_mcu/u_cpu/dpc_tab_reg_1__0_
  u0_mcu/u_cpu/dpc_tab_reg_1__1_
  u0_mcu/u_cpu/dpc_tab_reg_1__2_
  u0_mcu/u_cpu/dpc_tab_reg_1__3_
  u0_mcu/u_cpu/dpc_tab_reg_1__4_
  u0_mcu/u_cpu/dpc_tab_reg_1__5_
  u0_mcu/u_cpu/dpc_tab_reg_2__0_
  u0_mcu/u_cpu/dpc_tab_reg_2__1_
  u0_mcu/u_cpu/dpc_tab_reg_2__2_
  u0_mcu/u_cpu/dpc_tab_reg_2__3_
  u0_mcu/u_cpu/dpc_tab_reg_2__4_
  u0_mcu/u_cpu/dpc_tab_reg_2__5_
  u0_mcu/u_cpu/dpc_tab_reg_3__0_
  u0_mcu/u_cpu/dpc_tab_reg_3__1_
  u0_mcu/u_cpu/dpc_tab_reg_3__2_
  u0_mcu/u_cpu/dpc_tab_reg_3__3_
  u0_mcu/u_cpu/dpc_tab_reg_3__4_
  u0_mcu/u_cpu/dpc_tab_reg_3__5_
  u0_mcu/u_cpu/dpc_tab_reg_4__0_
  u0_mcu/u_cpu/dpc_tab_reg_4__1_
  u0_mcu/u_cpu/dpc_tab_reg_4__2_
  u0_mcu/u_cpu/dpc_tab_reg_4__3_
  u0_mcu/u_cpu/dpc_tab_reg_4__4_
  u0_mcu/u_cpu/dpc_tab_reg_4__5_
  u0_mcu/u_cpu/dpc_tab_reg_5__0_
  u0_mcu/u_cpu/dpc_tab_reg_5__1_
  u0_mcu/u_cpu/dpc_tab_reg_5__2_
  u0_mcu/u_cpu/dpc_tab_reg_5__3_
  u0_mcu/u_cpu/dpc_tab_reg_5__4_
  u0_mcu/u_cpu/dpc_tab_reg_5__5_
  u0_mcu/u_cpu/dpc_tab_reg_6__0_
  u0_mcu/u_cpu/dpc_tab_reg_6__1_
  u0_mcu/u_cpu/dpc_tab_reg_6__2_
  u0_mcu/u_cpu/dpc_tab_reg_6__3_
  u0_mcu/u_cpu/dpc_tab_reg_6__4_
  u0_mcu/u_cpu/dpc_tab_reg_6__5_
  u0_mcu/u_cpu/dpc_tab_reg_7__0_
  u0_mcu/u_cpu/dpc_tab_reg_7__1_
  u0_mcu/u_cpu/dpc_tab_reg_7__2_
  u0_mcu/u_cpu/dpc_tab_reg_7__3_
  u0_mcu/u_cpu/dpc_tab_reg_7__4_
  u0_mcu/u_cpu/dpc_tab_reg_7__5_
  u0_mcu/u_cpu/dph_reg_reg_0__0_
  u0_mcu/u_cpu/dph_reg_reg_0__1_
  u0_mcu/u_cpu/dph_reg_reg_0__2_
  u0_mcu/u_cpu/dph_reg_reg_0__3_
  u0_mcu/u_cpu/dph_reg_reg_0__4_
  u0_mcu/u_cpu/dph_reg_reg_0__5_
  u0_mcu/u_cpu/dph_reg_reg_0__6_
  u0_mcu/u_cpu/dph_reg_reg_0__7_
  u0_mcu/u_cpu/dph_reg_reg_1__0_
  u0_mcu/u_cpu/dph_reg_reg_1__1_
  u0_mcu/u_cpu/dph_reg_reg_1__2_
  u0_mcu/u_cpu/dph_reg_reg_1__3_
  u0_mcu/u_cpu/dph_reg_reg_1__4_
  u0_mcu/u_cpu/dph_reg_reg_1__5_
  u0_mcu/u_cpu/dph_reg_reg_1__6_
  u0_mcu/u_cpu/dph_reg_reg_1__7_
  u0_mcu/u_cpu/dph_reg_reg_2__0_
  u0_mcu/u_cpu/dph_reg_reg_2__1_
  u0_mcu/u_cpu/dph_reg_reg_2__2_
  u0_mcu/u_cpu/dph_reg_reg_2__3_
  u0_mcu/u_cpu/dph_reg_reg_2__4_
  u0_mcu/u_cpu/dph_reg_reg_2__5_
  u0_mcu/u_cpu/dph_reg_reg_2__6_
  u0_mcu/u_cpu/dph_reg_reg_2__7_
  u0_mcu/u_cpu/dph_reg_reg_3__0_
  u0_mcu/u_cpu/dph_reg_reg_3__1_
  u0_mcu/u_cpu/dph_reg_reg_3__2_
  u0_mcu/u_cpu/dph_reg_reg_3__3_
  u0_mcu/u_cpu/dph_reg_reg_3__4_
  u0_mcu/u_cpu/dph_reg_reg_3__5_
  u0_mcu/u_cpu/dph_reg_reg_3__6_
  u0_mcu/u_cpu/dph_reg_reg_3__7_
  u0_mcu/u_cpu/dph_reg_reg_4__0_
  u0_mcu/u_cpu/dph_reg_reg_4__1_
  u0_mcu/u_cpu/dph_reg_reg_4__2_
  u0_mcu/u_cpu/dph_reg_reg_4__3_
  u0_mcu/u_cpu/dph_reg_reg_4__4_
  u0_mcu/u_cpu/dph_reg_reg_4__5_
  u0_mcu/u_cpu/dph_reg_reg_4__6_
  u0_mcu/u_cpu/dph_reg_reg_4__7_
  u0_mcu/u_cpu/dph_reg_reg_5__0_
  u0_mcu/u_cpu/dph_reg_reg_5__1_
  u0_mcu/u_cpu/dph_reg_reg_5__2_
  u0_mcu/u_cpu/dph_reg_reg_5__3_
  u0_mcu/u_cpu/dph_reg_reg_5__4_
  u0_mcu/u_cpu/dph_reg_reg_5__5_
  u0_mcu/u_cpu/dph_reg_reg_5__6_
  u0_mcu/u_cpu/dph_reg_reg_5__7_
  u0_mcu/u_cpu/dph_reg_reg_6__0_
  u0_mcu/u_cpu/dph_reg_reg_6__1_
  u0_mcu/u_cpu/dph_reg_reg_6__2_
  u0_mcu/u_cpu/dph_reg_reg_6__3_
  u0_mcu/u_cpu/dph_reg_reg_6__4_
  u0_mcu/u_cpu/dph_reg_reg_6__5_
  u0_mcu/u_cpu/dph_reg_reg_6__6_
  u0_mcu/u_cpu/dph_reg_reg_6__7_
  u0_mcu/u_cpu/dph_reg_reg_7__0_
  u0_mcu/u_cpu/dph_reg_reg_7__1_
  u0_mcu/u_cpu/dph_reg_reg_7__2_
  u0_mcu/u_cpu/dph_reg_reg_7__3_
  u0_mcu/u_cpu/dph_reg_reg_7__4_
  u0_mcu/u_cpu/dph_reg_reg_7__5_
  u0_mcu/u_cpu/dph_reg_reg_7__6_
  u0_mcu/u_cpu/dph_reg_reg_7__7_
  u0_mcu/u_cpu/dpl_reg_reg_0__0_
  u0_mcu/u_cpu/dpl_reg_reg_0__1_
  u0_mcu/u_cpu/dpl_reg_reg_0__2_
  u0_mcu/u_cpu/dpl_reg_reg_0__3_
  u0_mcu/u_cpu/dpl_reg_reg_0__4_
  u0_mcu/u_cpu/dpl_reg_reg_0__5_
  u0_mcu/u_cpu/dpl_reg_reg_0__6_
  u0_mcu/u_cpu/dpl_reg_reg_0__7_
  u0_mcu/u_cpu/dpl_reg_reg_1__0_
  u0_mcu/u_cpu/dpl_reg_reg_1__1_
  u0_mcu/u_cpu/dpl_reg_reg_1__2_
  u0_mcu/u_cpu/dpl_reg_reg_1__3_
  u0_mcu/u_cpu/dpl_reg_reg_1__4_
  u0_mcu/u_cpu/dpl_reg_reg_1__5_
  u0_mcu/u_cpu/dpl_reg_reg_1__6_
  u0_mcu/u_cpu/dpl_reg_reg_1__7_
  u0_mcu/u_cpu/dpl_reg_reg_2__0_
  u0_mcu/u_cpu/dpl_reg_reg_2__1_
  u0_mcu/u_cpu/dpl_reg_reg_2__2_
  u0_mcu/u_cpu/dpl_reg_reg_2__3_
  u0_mcu/u_cpu/dpl_reg_reg_2__4_
  u0_mcu/u_cpu/dpl_reg_reg_2__5_
  u0_mcu/u_cpu/dpl_reg_reg_2__6_
  u0_mcu/u_cpu/dpl_reg_reg_2__7_
  u0_mcu/u_cpu/dpl_reg_reg_3__0_
  u0_mcu/u_cpu/dpl_reg_reg_3__1_
  u0_mcu/u_cpu/dpl_reg_reg_3__2_
  u0_mcu/u_cpu/dpl_reg_reg_3__3_
  u0_mcu/u_cpu/dpl_reg_reg_3__4_
  u0_mcu/u_cpu/dpl_reg_reg_3__5_
  u0_mcu/u_cpu/dpl_reg_reg_3__6_
  u0_mcu/u_cpu/dpl_reg_reg_3__7_
  u0_mcu/u_cpu/dpl_reg_reg_4__0_
  u0_mcu/u_cpu/dpl_reg_reg_4__1_
  u0_mcu/u_cpu/dpl_reg_reg_4__2_
  u0_mcu/u_cpu/dpl_reg_reg_4__3_
  u0_mcu/u_cpu/dpl_reg_reg_4__4_
  u0_mcu/u_cpu/dpl_reg_reg_4__5_
  u0_mcu/u_cpu/dpl_reg_reg_4__6_
  u0_mcu/u_cpu/dpl_reg_reg_4__7_
  u0_mcu/u_cpu/dpl_reg_reg_5__0_
  u0_mcu/u_cpu/dpl_reg_reg_5__1_
  u0_mcu/u_cpu/dpl_reg_reg_5__2_
  u0_mcu/u_cpu/dpl_reg_reg_5__3_
  u0_mcu/u_cpu/dpl_reg_reg_5__4_
  u0_mcu/u_cpu/dpl_reg_reg_5__5_
  u0_mcu/u_cpu/dpl_reg_reg_5__6_
  u0_mcu/u_cpu/dpl_reg_reg_5__7_
  u0_mcu/u_cpu/dpl_reg_reg_6__0_
  u0_mcu/u_cpu/dpl_reg_reg_6__1_
  u0_mcu/u_cpu/dpl_reg_reg_6__2_
  u0_mcu/u_cpu/dpl_reg_reg_6__3_
  u0_mcu/u_cpu/dpl_reg_reg_6__4_
  u0_mcu/u_cpu/dpl_reg_reg_6__5_
  u0_mcu/u_cpu/dpl_reg_reg_6__6_
  u0_mcu/u_cpu/dpl_reg_reg_6__7_
  u0_mcu/u_cpu/dpl_reg_reg_7__0_
  u0_mcu/u_cpu/dpl_reg_reg_7__1_
  u0_mcu/u_cpu/dpl_reg_reg_7__2_
  u0_mcu/u_cpu/dpl_reg_reg_7__3_
  u0_mcu/u_cpu/dpl_reg_reg_7__4_
  u0_mcu/u_cpu/dpl_reg_reg_7__5_
  u0_mcu/u_cpu/dpl_reg_reg_7__6_
  u0_mcu/u_cpu/dpl_reg_reg_7__7_
  u0_mcu/u_cpu/dps_reg_reg_0_   
  u0_mcu/u_cpu/dps_reg_reg_1_   
  u0_mcu/u_cpu/dps_reg_reg_2_   
  u0_mcu/u_cpu/dps_reg_reg_3_   
  u0_mcu/u_cpu/f0_reg           
  u0_mcu/u_cpu/f1_reg           
  u0_mcu/u_cpu/finishdiv_reg    
  u0_mcu/u_cpu/finishmul_reg    
  u0_mcu/u_cpu/gf0_reg          
  u0_mcu/u_cpu/idle_r_reg       
  u0_mcu/u_cpu/idle_s_reg       
  u0_mcu/u_cpu/instr_reg_0_     
  u0_mcu/u_cpu/instr_reg_1_     
  u0_mcu/u_cpu/instr_reg_2_     
  u0_mcu/u_cpu/instr_reg_3_     
  u0_mcu/u_cpu/instr_reg_4_     
  u0_mcu/u_cpu/instr_reg_5_     
  u0_mcu/u_cpu/instr_reg_6_     
  u0_mcu/u_cpu/instr_reg_7_     
  u0_mcu/u_cpu/interrupt_reg    
  u0_mcu/u_cpu/israccess_reg    
  u0_mcu/u_cpu/mempsrd_r_reg    
  u0_mcu/u_cpu/mempswr_s_reg    
  u0_mcu/u_cpu/memrd_s_reg      
  u0_mcu/u_cpu/memwr_s_reg      
  u0_mcu/u_cpu/multempreg_reg_0_
  u0_mcu/u_cpu/multempreg_reg_1_
  u0_mcu/u_cpu/multempreg_reg_2_
  u0_mcu/u_cpu/multempreg_reg_3_
  u0_mcu/u_cpu/multempreg_reg_4_
  u0_mcu/u_cpu/multempreg_reg_5_
  u0_mcu/u_cpu/multempreg_reg_6_
  u0_mcu/u_cpu/multempreg_reg_7_
  u0_mcu/u_cpu/newinstrlock_reg 
  u0_mcu/u_cpu/ov_reg_reg       
  u0_mcu/u_cpu/p2_reg_reg_0_    
  u0_mcu/u_cpu/p2_reg_reg_1_    
  u0_mcu/u_cpu/p2_reg_reg_2_    
  u0_mcu/u_cpu/p2_reg_reg_3_    
  u0_mcu/u_cpu/p2_reg_reg_4_    
  u0_mcu/u_cpu/p2_reg_reg_5_    
  u0_mcu/u_cpu/p2_reg_reg_6_    
  u0_mcu/u_cpu/p2_reg_reg_7_    
  u0_mcu/u_cpu/p2sel_s_reg      
  u0_mcu/u_cpu/p_reg            
  u0_mcu/u_cpu/pc_reg_0_        
  u0_mcu/u_cpu/pc_reg_1_        
  u0_mcu/u_cpu/pc_reg_2_        
  u0_mcu/u_cpu/pc_reg_3_        
  u0_mcu/u_cpu/pc_reg_4_        
  u0_mcu/u_cpu/pc_reg_5_        
  u0_mcu/u_cpu/pc_reg_6_        
  u0_mcu/u_cpu/pc_reg_7_        
  u0_mcu/u_cpu/pc_reg_8_        
  u0_mcu/u_cpu/pc_reg_9_        
  u0_mcu/u_cpu/pc_reg_10_       
  u0_mcu/u_cpu/pc_reg_11_       
  u0_mcu/u_cpu/pc_reg_12_       
  u0_mcu/u_cpu/pc_reg_13_       
  u0_mcu/u_cpu/pc_reg_14_       
  u0_mcu/u_cpu/pc_reg_15_       
  u0_mcu/u_cpu/pdmode_reg       
  u0_mcu/u_cpu/phase0_ff_reg    
  u0_mcu/u_cpu/phase_reg_0_     
  u0_mcu/u_cpu/phase_reg_1_     
  u0_mcu/u_cpu/phase_reg_2_     
  u0_mcu/u_cpu/phase_reg_3_     
  u0_mcu/u_cpu/phase_reg_4_     
  u0_mcu/u_cpu/phase_reg_5_     
  u0_mcu/u_cpu/pmw_reg_reg      
  u0_mcu/u_cpu/ramdatao_r_reg_0_
  u0_mcu/u_cpu/ramdatao_r_reg_1_
  u0_mcu/u_cpu/ramdatao_r_reg_2_
  u0_mcu/u_cpu/ramdatao_r_reg_3_
  u0_mcu/u_cpu/ramdatao_r_reg_4_
  u0_mcu/u_cpu/ramdatao_r_reg_5_
  u0_mcu/u_cpu/ramdatao_r_reg_6_
  u0_mcu/u_cpu/ramdatao_r_reg_7_
  u0_mcu/u_cpu/ramoe_r_reg      
  u0_mcu/u_cpu/ramsfraddr_s_reg_0_
  u0_mcu/u_cpu/ramsfraddr_s_reg_1_
  u0_mcu/u_cpu/ramsfraddr_s_reg_2_
  u0_mcu/u_cpu/ramsfraddr_s_reg_3_
  u0_mcu/u_cpu/ramsfraddr_s_reg_4_
  u0_mcu/u_cpu/ramsfraddr_s_reg_5_
  u0_mcu/u_cpu/ramsfraddr_s_reg_6_
  u0_mcu/u_cpu/ramsfraddr_s_reg_7_
  u0_mcu/u_cpu/ramsfrwe_reg     
  u0_mcu/u_cpu/ramwe_r_reg      
  u0_mcu/u_cpu/rmwinstr_reg     
  u0_mcu/u_cpu/rn_reg_reg_0__0_ 
  u0_mcu/u_cpu/rn_reg_reg_0__1_ 
  u0_mcu/u_cpu/rn_reg_reg_0__2_ 
  u0_mcu/u_cpu/rn_reg_reg_0__3_ 
  u0_mcu/u_cpu/rn_reg_reg_0__4_ 
  u0_mcu/u_cpu/rn_reg_reg_0__5_ 
  u0_mcu/u_cpu/rn_reg_reg_0__6_ 
  u0_mcu/u_cpu/rn_reg_reg_0__7_ 
  u0_mcu/u_cpu/rn_reg_reg_1__0_ 
  u0_mcu/u_cpu/rn_reg_reg_1__1_ 
  u0_mcu/u_cpu/rn_reg_reg_1__2_ 
  u0_mcu/u_cpu/rn_reg_reg_1__3_ 
  u0_mcu/u_cpu/rn_reg_reg_1__4_ 
  u0_mcu/u_cpu/rn_reg_reg_1__5_ 
  u0_mcu/u_cpu/rn_reg_reg_1__6_ 
  u0_mcu/u_cpu/rn_reg_reg_1__7_ 
  u0_mcu/u_cpu/rn_reg_reg_2__0_ 
  u0_mcu/u_cpu/rn_reg_reg_2__1_ 
  u0_mcu/u_cpu/rn_reg_reg_2__2_ 
  u0_mcu/u_cpu/rn_reg_reg_2__3_ 
  u0_mcu/u_cpu/rn_reg_reg_2__4_ 
  u0_mcu/u_cpu/rn_reg_reg_2__5_ 
  u0_mcu/u_cpu/rn_reg_reg_2__6_ 
  u0_mcu/u_cpu/rn_reg_reg_2__7_ 
  u0_mcu/u_cpu/rn_reg_reg_3__0_ 
  u0_mcu/u_cpu/rn_reg_reg_3__1_ 
  u0_mcu/u_cpu/rn_reg_reg_3__2_ 
  u0_mcu/u_cpu/rn_reg_reg_3__3_ 
  u0_mcu/u_cpu/rn_reg_reg_3__4_ 
  u0_mcu/u_cpu/rn_reg_reg_3__5_ 
  u0_mcu/u_cpu/rn_reg_reg_3__6_ 
  u0_mcu/u_cpu/rn_reg_reg_3__7_ 
  u0_mcu/u_cpu/rn_reg_reg_4__0_ 
  u0_mcu/u_cpu/rn_reg_reg_4__1_ 
  u0_mcu/u_cpu/rn_reg_reg_4__2_ 
  u0_mcu/u_cpu/rn_reg_reg_4__3_ 
  u0_mcu/u_cpu/rn_reg_reg_4__4_ 
  u0_mcu/u_cpu/rn_reg_reg_4__5_ 
  u0_mcu/u_cpu/rn_reg_reg_4__6_ 
  u0_mcu/u_cpu/rn_reg_reg_4__7_ 
  u0_mcu/u_cpu/rn_reg_reg_5__0_ 
  u0_mcu/u_cpu/rn_reg_reg_5__1_ 
  u0_mcu/u_cpu/rn_reg_reg_5__2_ 
  u0_mcu/u_cpu/rn_reg_reg_5__3_ 
  u0_mcu/u_cpu/rn_reg_reg_5__4_ 
  u0_mcu/u_cpu/rn_reg_reg_5__5_ 
  u0_mcu/u_cpu/rn_reg_reg_5__6_ 
  u0_mcu/u_cpu/rn_reg_reg_5__7_ 
  u0_mcu/u_cpu/rn_reg_reg_6__0_ 
  u0_mcu/u_cpu/rn_reg_reg_6__1_ 
  u0_mcu/u_cpu/rn_reg_reg_6__2_ 
  u0_mcu/u_cpu/rn_reg_reg_6__3_ 
  u0_mcu/u_cpu/rn_reg_reg_6__4_ 
  u0_mcu/u_cpu/rn_reg_reg_6__5_ 
  u0_mcu/u_cpu/rn_reg_reg_6__6_ 
  u0_mcu/u_cpu/rn_reg_reg_6__7_ 
  u0_mcu/u_cpu/rn_reg_reg_7__0_ 
  u0_mcu/u_cpu/rn_reg_reg_7__1_ 
  u0_mcu/u_cpu/rn_reg_reg_7__2_ 
  u0_mcu/u_cpu/rn_reg_reg_7__3_ 
  u0_mcu/u_cpu/rn_reg_reg_7__4_ 
  u0_mcu/u_cpu/rn_reg_reg_7__5_ 
  u0_mcu/u_cpu/rn_reg_reg_7__6_ 
  u0_mcu/u_cpu/rn_reg_reg_7__7_ 
  u0_mcu/u_cpu/rn_reg_reg_8__0_ 
  u0_mcu/u_cpu/rn_reg_reg_8__1_ 
  u0_mcu/u_cpu/rn_reg_reg_8__2_ 
  u0_mcu/u_cpu/rn_reg_reg_8__3_ 
  u0_mcu/u_cpu/rn_reg_reg_8__4_ 
  u0_mcu/u_cpu/rn_reg_reg_8__5_ 
  u0_mcu/u_cpu/rn_reg_reg_8__6_ 
  u0_mcu/u_cpu/rn_reg_reg_8__7_ 
  u0_mcu/u_cpu/rn_reg_reg_9__0_ 
  u0_mcu/u_cpu/rn_reg_reg_9__1_ 
  u0_mcu/u_cpu/rn_reg_reg_9__2_ 
  u0_mcu/u_cpu/rn_reg_reg_9__3_ 
  u0_mcu/u_cpu/rn_reg_reg_9__4_ 
  u0_mcu/u_cpu/rn_reg_reg_9__5_ 
  u0_mcu/u_cpu/rn_reg_reg_9__6_ 
  u0_mcu/u_cpu/rn_reg_reg_9__7_ 
  u0_mcu/u_cpu/rn_reg_reg_10__0_
  u0_mcu/u_cpu/rn_reg_reg_10__1_
  u0_mcu/u_cpu/rn_reg_reg_10__2_
  u0_mcu/u_cpu/rn_reg_reg_10__3_
  u0_mcu/u_cpu/rn_reg_reg_10__4_
  u0_mcu/u_cpu/rn_reg_reg_10__5_
  u0_mcu/u_cpu/rn_reg_reg_10__6_
  u0_mcu/u_cpu/rn_reg_reg_10__7_
  u0_mcu/u_cpu/rn_reg_reg_11__0_
  u0_mcu/u_cpu/rn_reg_reg_11__1_
  u0_mcu/u_cpu/rn_reg_reg_11__2_
  u0_mcu/u_cpu/rn_reg_reg_11__3_
  u0_mcu/u_cpu/rn_reg_reg_11__4_
  u0_mcu/u_cpu/rn_reg_reg_11__5_
  u0_mcu/u_cpu/rn_reg_reg_11__6_
  u0_mcu/u_cpu/rn_reg_reg_11__7_
  u0_mcu/u_cpu/rn_reg_reg_12__0_
  u0_mcu/u_cpu/rn_reg_reg_12__1_
  u0_mcu/u_cpu/rn_reg_reg_12__2_
  u0_mcu/u_cpu/rn_reg_reg_12__3_
  u0_mcu/u_cpu/rn_reg_reg_12__4_
  u0_mcu/u_cpu/rn_reg_reg_12__5_
  u0_mcu/u_cpu/rn_reg_reg_12__6_
  u0_mcu/u_cpu/rn_reg_reg_12__7_
  u0_mcu/u_cpu/rn_reg_reg_13__0_
  u0_mcu/u_cpu/rn_reg_reg_13__1_
  u0_mcu/u_cpu/rn_reg_reg_13__2_
  u0_mcu/u_cpu/rn_reg_reg_13__3_
  u0_mcu/u_cpu/rn_reg_reg_13__4_
  u0_mcu/u_cpu/rn_reg_reg_13__5_
  u0_mcu/u_cpu/rn_reg_reg_13__6_
  u0_mcu/u_cpu/rn_reg_reg_13__7_
  u0_mcu/u_cpu/rn_reg_reg_14__0_
  u0_mcu/u_cpu/rn_reg_reg_14__1_
  u0_mcu/u_cpu/rn_reg_reg_14__2_
  u0_mcu/u_cpu/rn_reg_reg_14__3_
  u0_mcu/u_cpu/rn_reg_reg_14__4_
  u0_mcu/u_cpu/rn_reg_reg_14__5_
  u0_mcu/u_cpu/rn_reg_reg_14__6_
  u0_mcu/u_cpu/rn_reg_reg_14__7_
  u0_mcu/u_cpu/rn_reg_reg_15__0_
  u0_mcu/u_cpu/rn_reg_reg_15__1_
  u0_mcu/u_cpu/rn_reg_reg_15__2_
  u0_mcu/u_cpu/rn_reg_reg_15__3_
  u0_mcu/u_cpu/rn_reg_reg_15__4_
  u0_mcu/u_cpu/rn_reg_reg_15__5_
  u0_mcu/u_cpu/rn_reg_reg_15__6_
  u0_mcu/u_cpu/rn_reg_reg_15__7_
  u0_mcu/u_cpu/rn_reg_reg_16__0_
  u0_mcu/u_cpu/rn_reg_reg_16__1_
  u0_mcu/u_cpu/rn_reg_reg_16__2_
  u0_mcu/u_cpu/rn_reg_reg_16__3_
  u0_mcu/u_cpu/rn_reg_reg_16__4_
  u0_mcu/u_cpu/rn_reg_reg_16__5_
  u0_mcu/u_cpu/rn_reg_reg_16__6_
  u0_mcu/u_cpu/rn_reg_reg_16__7_
  u0_mcu/u_cpu/rn_reg_reg_17__0_
  u0_mcu/u_cpu/rn_reg_reg_17__1_
  u0_mcu/u_cpu/rn_reg_reg_17__2_
  u0_mcu/u_cpu/rn_reg_reg_17__3_
  u0_mcu/u_cpu/rn_reg_reg_17__4_
  u0_mcu/u_cpu/rn_reg_reg_17__5_
  u0_mcu/u_cpu/rn_reg_reg_17__6_
  u0_mcu/u_cpu/rn_reg_reg_17__7_
  u0_mcu/u_cpu/rn_reg_reg_18__0_
  u0_mcu/u_cpu/rn_reg_reg_18__1_
  u0_mcu/u_cpu/rn_reg_reg_18__2_
  u0_mcu/u_cpu/rn_reg_reg_18__3_
  u0_mcu/u_cpu/rn_reg_reg_18__4_
  u0_mcu/u_cpu/rn_reg_reg_18__5_
  u0_mcu/u_cpu/rn_reg_reg_18__6_
  u0_mcu/u_cpu/rn_reg_reg_18__7_
  u0_mcu/u_cpu/rn_reg_reg_19__0_
  u0_mcu/u_cpu/rn_reg_reg_19__1_
  u0_mcu/u_cpu/rn_reg_reg_19__2_
  u0_mcu/u_cpu/rn_reg_reg_19__3_
  u0_mcu/u_cpu/rn_reg_reg_19__4_
  u0_mcu/u_cpu/rn_reg_reg_19__5_
  u0_mcu/u_cpu/rn_reg_reg_19__6_
  u0_mcu/u_cpu/rn_reg_reg_19__7_
  u0_mcu/u_cpu/rn_reg_reg_20__0_
  u0_mcu/u_cpu/rn_reg_reg_20__1_
  u0_mcu/u_cpu/rn_reg_reg_20__2_
  u0_mcu/u_cpu/rn_reg_reg_20__3_
  u0_mcu/u_cpu/rn_reg_reg_20__4_
  u0_mcu/u_cpu/rn_reg_reg_20__5_
  u0_mcu/u_cpu/rn_reg_reg_20__6_
  u0_mcu/u_cpu/rn_reg_reg_20__7_
  u0_mcu/u_cpu/rn_reg_reg_21__0_
  u0_mcu/u_cpu/rn_reg_reg_21__1_
  u0_mcu/u_cpu/rn_reg_reg_21__2_
  u0_mcu/u_cpu/rn_reg_reg_21__3_
  u0_mcu/u_cpu/rn_reg_reg_21__4_
  u0_mcu/u_cpu/rn_reg_reg_21__5_
  u0_mcu/u_cpu/rn_reg_reg_21__6_
  u0_mcu/u_cpu/rn_reg_reg_21__7_
  u0_mcu/u_cpu/rn_reg_reg_22__0_
  u0_mcu/u_cpu/rn_reg_reg_22__1_
  u0_mcu/u_cpu/rn_reg_reg_22__2_
  u0_mcu/u_cpu/rn_reg_reg_22__3_
  u0_mcu/u_cpu/rn_reg_reg_22__4_
  u0_mcu/u_cpu/rn_reg_reg_22__5_
  u0_mcu/u_cpu/rn_reg_reg_22__6_
  u0_mcu/u_cpu/rn_reg_reg_22__7_
  u0_mcu/u_cpu/rn_reg_reg_23__0_
  u0_mcu/u_cpu/rn_reg_reg_23__1_
  u0_mcu/u_cpu/rn_reg_reg_23__2_
  u0_mcu/u_cpu/rn_reg_reg_23__3_
  u0_mcu/u_cpu/rn_reg_reg_23__4_
  u0_mcu/u_cpu/rn_reg_reg_23__5_
  u0_mcu/u_cpu/rn_reg_reg_23__6_
  u0_mcu/u_cpu/rn_reg_reg_23__7_
  u0_mcu/u_cpu/rn_reg_reg_24__0_
  u0_mcu/u_cpu/rn_reg_reg_24__1_
  u0_mcu/u_cpu/rn_reg_reg_24__2_
  u0_mcu/u_cpu/rn_reg_reg_24__3_
  u0_mcu/u_cpu/rn_reg_reg_24__4_
  u0_mcu/u_cpu/rn_reg_reg_24__5_
  u0_mcu/u_cpu/rn_reg_reg_24__6_
  u0_mcu/u_cpu/rn_reg_reg_24__7_
  u0_mcu/u_cpu/rn_reg_reg_25__0_
  u0_mcu/u_cpu/rn_reg_reg_25__1_
  u0_mcu/u_cpu/rn_reg_reg_25__2_
  u0_mcu/u_cpu/rn_reg_reg_25__3_
  u0_mcu/u_cpu/rn_reg_reg_25__4_
  u0_mcu/u_cpu/rn_reg_reg_25__5_
  u0_mcu/u_cpu/rn_reg_reg_25__6_
  u0_mcu/u_cpu/rn_reg_reg_25__7_
  u0_mcu/u_cpu/rn_reg_reg_26__0_
  u0_mcu/u_cpu/rn_reg_reg_26__1_
  u0_mcu/u_cpu/rn_reg_reg_26__2_
  u0_mcu/u_cpu/rn_reg_reg_26__3_
  u0_mcu/u_cpu/rn_reg_reg_26__4_
  u0_mcu/u_cpu/rn_reg_reg_26__5_
  u0_mcu/u_cpu/rn_reg_reg_26__6_
  u0_mcu/u_cpu/rn_reg_reg_26__7_
  u0_mcu/u_cpu/rn_reg_reg_27__0_
  u0_mcu/u_cpu/rn_reg_reg_27__1_
  u0_mcu/u_cpu/rn_reg_reg_27__2_
  u0_mcu/u_cpu/rn_reg_reg_27__3_
  u0_mcu/u_cpu/rn_reg_reg_27__4_
  u0_mcu/u_cpu/rn_reg_reg_27__5_
  u0_mcu/u_cpu/rn_reg_reg_27__6_
  u0_mcu/u_cpu/rn_reg_reg_27__7_
  u0_mcu/u_cpu/rn_reg_reg_28__0_
  u0_mcu/u_cpu/rn_reg_reg_28__1_
  u0_mcu/u_cpu/rn_reg_reg_28__2_
  u0_mcu/u_cpu/rn_reg_reg_28__3_
  u0_mcu/u_cpu/rn_reg_reg_28__4_
  u0_mcu/u_cpu/rn_reg_reg_28__5_
  u0_mcu/u_cpu/rn_reg_reg_28__6_
  u0_mcu/u_cpu/rn_reg_reg_28__7_
  u0_mcu/u_cpu/rn_reg_reg_29__0_
  u0_mcu/u_cpu/rn_reg_reg_29__1_
  u0_mcu/u_cpu/rn_reg_reg_29__2_
  u0_mcu/u_cpu/rn_reg_reg_29__3_
  u0_mcu/u_cpu/rn_reg_reg_29__4_
  u0_mcu/u_cpu/rn_reg_reg_29__5_
  u0_mcu/u_cpu/rn_reg_reg_29__6_
  u0_mcu/u_cpu/rn_reg_reg_29__7_
  u0_mcu/u_cpu/rn_reg_reg_30__0_
  u0_mcu/u_cpu/rn_reg_reg_30__1_
  u0_mcu/u_cpu/rn_reg_reg_30__2_
  u0_mcu/u_cpu/rn_reg_reg_30__3_
  u0_mcu/u_cpu/rn_reg_reg_30__4_
  u0_mcu/u_cpu/rn_reg_reg_30__5_
  u0_mcu/u_cpu/rn_reg_reg_30__6_
  u0_mcu/u_cpu/rn_reg_reg_30__7_
  u0_mcu/u_cpu/rn_reg_reg_31__0_
  u0_mcu/u_cpu/rn_reg_reg_31__1_
  u0_mcu/u_cpu/rn_reg_reg_31__2_
  u0_mcu/u_cpu/rn_reg_reg_31__3_
  u0_mcu/u_cpu/rn_reg_reg_31__4_
  u0_mcu/u_cpu/rn_reg_reg_31__5_
  u0_mcu/u_cpu/rn_reg_reg_31__6_
  u0_mcu/u_cpu/rn_reg_reg_31__7_
  u0_mcu/u_cpu/rs_reg_reg_0_    
  u0_mcu/u_cpu/rs_reg_reg_1_    
  u0_mcu/u_cpu/sfroe_r_reg      
  u0_mcu/u_cpu/sfrwe_r_reg      
  u0_mcu/u_cpu/sp_reg_reg_0_    
  u0_mcu/u_cpu/sp_reg_reg_1_    
  u0_mcu/u_cpu/sp_reg_reg_2_    
  u0_mcu/u_cpu/sp_reg_reg_3_    
  u0_mcu/u_cpu/sp_reg_reg_4_    
  u0_mcu/u_cpu/sp_reg_reg_5_    
  u0_mcu/u_cpu/sp_reg_reg_6_    
  u0_mcu/u_cpu/sp_reg_reg_7_    
  u0_mcu/u_cpu/state_reg_0_     
  u0_mcu/u_cpu/state_reg_1_     
  u0_mcu/u_cpu/state_reg_2_     
  u0_mcu/u_cpu/stop_r_reg       
  u0_mcu/u_cpu/stop_s_reg       
  u0_mcu/u_cpu/temp2_reg_0_     
  u0_mcu/u_cpu/temp2_reg_1_     
  u0_mcu/u_cpu/temp2_reg_2_     
  u0_mcu/u_cpu/temp2_reg_3_     
  u0_mcu/u_cpu/temp2_reg_4_     
  u0_mcu/u_cpu/temp2_reg_5_     
  u0_mcu/u_cpu/temp2_reg_6_     
  u0_mcu/u_cpu/temp2_reg_7_     
  u0_mcu/u_cpu/temp_reg_0_      
  u0_mcu/u_cpu/temp_reg_1_      
  u0_mcu/u_cpu/temp_reg_2_      
  u0_mcu/u_cpu/temp_reg_3_      
  u0_mcu/u_cpu/temp_reg_4_      
  u0_mcu/u_cpu/temp_reg_5_      
  u0_mcu/u_cpu/temp_reg_6_      
  u0_mcu/u_cpu/temp_reg_7_      
  u0_mcu/u_cpu/waitcnt_reg_0_   
  u0_mcu/u_cpu/waitcnt_reg_1_   
  u0_mcu/u_cpu/waitcnt_reg_2_   
  u0_mcu/u_extint/i2fr_s_reg    
  u0_mcu/u_extint/i3fr_s_reg    
  u0_mcu/u_extint/ie0_s_reg     
  u0_mcu/u_extint/ie1_s_reg     
  u0_mcu/u_extint/iex2_s_reg    
  u0_mcu/u_extint/iex2_set_reg  
  u0_mcu/u_extint/iex3_s_reg    
  u0_mcu/u_extint/iex3_set_reg  
  u0_mcu/u_extint/iex4_s_reg    
  u0_mcu/u_extint/iex4_set_reg  
  u0_mcu/u_extint/iex5_s_reg    
  u0_mcu/u_extint/iex5_set_reg  
  u0_mcu/u_extint/iex6_s_reg    
  u0_mcu/u_extint/iex6_set_reg  
  u0_mcu/u_extint/iex7_s_reg    
  u0_mcu/u_extint/iex7_set_reg  
  u0_mcu/u_extint/iex8_s_reg    
  u0_mcu/u_extint/iex8_set_reg  
  u0_mcu/u_extint/iex9_s_reg    
  u0_mcu/u_extint/iex9_set_reg  
  u0_mcu/u_extint/int0_clr_reg  
  u0_mcu/u_extint/int0_fall_reg 
  u0_mcu/u_extint/int0_ff1_reg  
  u0_mcu/u_extint/int1_clr_reg  
  u0_mcu/u_extint/int1_fall_reg 
  u0_mcu/u_extint/int1_ff1_reg  
  u0_mcu/u_extint/int2_ff1_reg  
  u0_mcu/u_extint/int3_ff1_reg  
  u0_mcu/u_extint/int4_ff1_reg  
  u0_mcu/u_extint/int5_ff1_reg  
  u0_mcu/u_extint/int6_ff1_reg  
  u0_mcu/u_extint/int7_ff1_reg  
  u0_mcu/u_extint/int8_ff1_reg  
  u0_mcu/u_extint/int9_ff1_reg  
  u0_mcu/u_extint/it0_s_reg     
  u0_mcu/u_extint/it1_s_reg     
  u0_mcu/u_i2c/ack_bit_reg      
  u0_mcu/u_i2c/ack_reg          
  u0_mcu/u_i2c/adrcomp_reg      
  u0_mcu/u_i2c/adrcompen_reg    
  u0_mcu/u_i2c/bclkcnt_reg_0_   
  u0_mcu/u_i2c/bclkcnt_reg_1_   
  u0_mcu/u_i2c/bsd7_reg         
  u0_mcu/u_i2c/bsd7_tmp_reg     
  u0_mcu/u_i2c/busfree_reg      
  u0_mcu/u_i2c/clk_count1_ov_reg
  u0_mcu/u_i2c/clk_count1_reg_0_
  u0_mcu/u_i2c/clk_count1_reg_1_
  u0_mcu/u_i2c/clk_count1_reg_2_
  u0_mcu/u_i2c/clk_count1_reg_3_
  u0_mcu/u_i2c/clk_count2_ov_reg
  u0_mcu/u_i2c/clk_count2_reg_0_
  u0_mcu/u_i2c/clk_count2_reg_1_
  u0_mcu/u_i2c/clk_count2_reg_2_
  u0_mcu/u_i2c/clk_count2_reg_3_
  u0_mcu/u_i2c/clkint_ff_reg    
  u0_mcu/u_i2c/clkint_reg       
  u0_mcu/u_i2c/framesync_reg_0_ 
  u0_mcu/u_i2c/framesync_reg_1_ 
  u0_mcu/u_i2c/framesync_reg_2_ 
  u0_mcu/u_i2c/framesync_reg_3_ 
  u0_mcu/u_i2c/fsmdet_reg_0_    
  u0_mcu/u_i2c/fsmdet_reg_1_    
  u0_mcu/u_i2c/fsmdet_reg_2_    
  u0_mcu/u_i2c/fsmmod_reg_0_    
  u0_mcu/u_i2c/fsmmod_reg_1_    
  u0_mcu/u_i2c/fsmmod_reg_2_    
  u0_mcu/u_i2c/fsmsta_reg_0_    
  u0_mcu/u_i2c/fsmsta_reg_1_    
  u0_mcu/u_i2c/fsmsta_reg_2_    
  u0_mcu/u_i2c/fsmsta_reg_3_    
  u0_mcu/u_i2c/fsmsta_reg_4_    
  u0_mcu/u_i2c/fsmsync_reg_0_   
  u0_mcu/u_i2c/fsmsync_reg_1_   
  u0_mcu/u_i2c/fsmsync_reg_2_   
  u0_mcu/u_i2c/i2cadr_reg_0_    
  u0_mcu/u_i2c/i2cadr_reg_1_    
  u0_mcu/u_i2c/i2cadr_reg_2_    
  u0_mcu/u_i2c/i2cadr_reg_3_    
  u0_mcu/u_i2c/i2cadr_reg_4_    
  u0_mcu/u_i2c/i2cadr_reg_5_    
  u0_mcu/u_i2c/i2cadr_reg_6_    
  u0_mcu/u_i2c/i2cadr_reg_7_    
  u0_mcu/u_i2c/i2ccon_reg_0_    
  u0_mcu/u_i2c/i2ccon_reg_1_    
  u0_mcu/u_i2c/i2ccon_reg_2_    
  u0_mcu/u_i2c/i2ccon_reg_3_    
  u0_mcu/u_i2c/i2ccon_reg_4_    
  u0_mcu/u_i2c/i2ccon_reg_5_    
  u0_mcu/u_i2c/i2ccon_reg_6_    
  u0_mcu/u_i2c/i2ccon_reg_7_    
  u0_mcu/u_i2c/i2cdat_reg_0_    
  u0_mcu/u_i2c/i2cdat_reg_1_    
  u0_mcu/u_i2c/i2cdat_reg_2_    
  u0_mcu/u_i2c/i2cdat_reg_3_    
  u0_mcu/u_i2c/i2cdat_reg_4_    
  u0_mcu/u_i2c/i2cdat_reg_5_    
  u0_mcu/u_i2c/i2cdat_reg_6_    
  u0_mcu/u_i2c/i2cdat_reg_7_    
  u0_mcu/u_i2c/i2csta_reg_0_    
  u0_mcu/u_i2c/i2csta_reg_1_    
  u0_mcu/u_i2c/i2csta_reg_2_    
  u0_mcu/u_i2c/i2csta_reg_3_    
  u0_mcu/u_i2c/i2csta_reg_4_    
  u0_mcu/u_i2c/indelay_reg_0_   
  u0_mcu/u_i2c/indelay_reg_1_   
  u0_mcu/u_i2c/indelay_reg_2_   
  u0_mcu/u_i2c/nedetect_reg     
  u0_mcu/u_i2c/pedetect_reg     
  u0_mcu/u_i2c/rst_delay_reg    
  u0_mcu/u_i2c/scli_ff_reg      
  u0_mcu/u_i2c/scli_ff_reg_reg_0_
  u0_mcu/u_i2c/scli_ff_reg_reg_1_
  u0_mcu/u_i2c/scli_ff_reg_reg_2_
  u0_mcu/u_i2c/sclint_reg       
  u0_mcu/u_i2c/sclo_int_reg     
  u0_mcu/u_i2c/sclscl_reg       
  u0_mcu/u_i2c/sdai_ff_reg      
  u0_mcu/u_i2c/sdai_ff_reg_reg_0_
  u0_mcu/u_i2c/sdai_ff_reg_reg_1_
  u0_mcu/u_i2c/sdai_ff_reg_reg_2_
  u0_ictlr/adr_p_reg_12_        

  Scan signals:
    test_scan_enable: U0_SCAN_EN (hookup pin: U0_SCAN_EN/Y, sense: non_inverted)
    test_scan_in: DI_GPIO[0] (no hookup pin)
    test_scan_out: DO_GPIO[5] (no hookup pin)


Scan chain 'chain_1' (DI_GPIO[1] --> DO_GPIO[6]) contains 1620 cells:

  u0_mcu/u_i2c/sdaint_reg       (DI_GPIO[4], 15.0, rising) 
  u0_mcu/u_i2c/sdao_int_reg     
  u0_mcu/u_i2c/setup_counter_r_reg_0_
  u0_mcu/u_i2c/setup_counter_r_reg_1_
  u0_mcu/u_i2c/setup_counter_r_reg_2_
  u0_mcu/u_i2c/starto_en_reg    
  u0_mcu/u_i2c/wait_for_setup_r_reg
  u0_mcu/u_i2c/write_data_r_reg 
  u0_mcu/u_isr/ien0_reg_reg_0_  
  u0_mcu/u_isr/ien0_reg_reg_1_  
  u0_mcu/u_isr/ien0_reg_reg_2_  
  u0_mcu/u_isr/ien0_reg_reg_3_  
  u0_mcu/u_isr/ien0_reg_reg_4_  
  u0_mcu/u_isr/ien0_reg_reg_5_  
  u0_mcu/u_isr/ien0_reg_reg_6_  
  u0_mcu/u_isr/ien1_reg_reg_0_  
  u0_mcu/u_isr/ien1_reg_reg_1_  
  u0_mcu/u_isr/ien1_reg_reg_2_  
  u0_mcu/u_isr/ien1_reg_reg_3_  
  u0_mcu/u_isr/ien1_reg_reg_4_  
  u0_mcu/u_isr/ien1_reg_reg_5_  
  u0_mcu/u_isr/ien2_reg_reg_0_  
  u0_mcu/u_isr/ien2_reg_reg_1_  
  u0_mcu/u_isr/ien2_reg_reg_2_  
  u0_mcu/u_isr/ien2_reg_reg_3_  
  u0_mcu/u_isr/ien2_reg_reg_4_  
  u0_mcu/u_isr/ien2_reg_reg_5_  
  u0_mcu/u_isr/intvect_reg_reg_0_
  u0_mcu/u_isr/intvect_reg_reg_1_
  u0_mcu/u_isr/intvect_reg_reg_2_
  u0_mcu/u_isr/intvect_reg_reg_3_
  u0_mcu/u_isr/intvect_reg_reg_4_
  u0_mcu/u_isr/ip0_reg_reg_0_   
  u0_mcu/u_isr/ip0_reg_reg_1_   
  u0_mcu/u_isr/ip0_reg_reg_2_   
  u0_mcu/u_isr/ip0_reg_reg_3_   
  u0_mcu/u_isr/ip0_reg_reg_4_   
  u0_mcu/u_isr/ip0_reg_reg_5_   
  u0_mcu/u_isr/ip1_reg_reg_0_   
  u0_mcu/u_isr/ip1_reg_reg_1_   
  u0_mcu/u_isr/ip1_reg_reg_2_   
  u0_mcu/u_isr/ip1_reg_reg_3_   
  u0_mcu/u_isr/ip1_reg_reg_4_   
  u0_mcu/u_isr/ip1_reg_reg_5_   
  u0_mcu/u_isr/irq_r_reg        
  u0_mcu/u_isr/is_reg_s_reg_0_  
  u0_mcu/u_isr/is_reg_s_reg_1_  
  u0_mcu/u_isr/is_reg_s_reg_2_  
  u0_mcu/u_isr/is_reg_s_reg_3_  
  u0_mcu/u_isr/isr_tm_reg_reg   
  u0_mcu/u_mdu/arcon_s_reg_0_   
  u0_mcu/u_mdu/arcon_s_reg_1_   
  u0_mcu/u_mdu/arcon_s_reg_2_   
  u0_mcu/u_mdu/arcon_s_reg_3_   
  u0_mcu/u_mdu/arcon_s_reg_4_   
  u0_mcu/u_mdu/arcon_s_reg_5_   
  u0_mcu/u_mdu/arcon_s_reg_6_   
  u0_mcu/u_mdu/arcon_s_reg_7_   
  u0_mcu/u_mdu/counter_st_reg_0_
  u0_mcu/u_mdu/counter_st_reg_1_
  u0_mcu/u_mdu/counter_st_reg_2_
  u0_mcu/u_mdu/counter_st_reg_3_
  u0_mcu/u_mdu/counter_st_reg_4_
  u0_mcu/u_mdu/md0_s_reg_0_     
  u0_mcu/u_mdu/md0_s_reg_1_     
  u0_mcu/u_mdu/md0_s_reg_2_     
  u0_mcu/u_mdu/md0_s_reg_3_     
  u0_mcu/u_mdu/md0_s_reg_4_     
  u0_mcu/u_mdu/md0_s_reg_5_     
  u0_mcu/u_mdu/md0_s_reg_6_     
  u0_mcu/u_mdu/md0_s_reg_7_     
  u0_mcu/u_mdu/md1_s_reg_0_     
  u0_mcu/u_mdu/md1_s_reg_1_     
  u0_mcu/u_mdu/md1_s_reg_2_     
  u0_mcu/u_mdu/md1_s_reg_3_     
  u0_mcu/u_mdu/md1_s_reg_4_     
  u0_mcu/u_mdu/md1_s_reg_5_     
  u0_mcu/u_mdu/md1_s_reg_6_     
  u0_mcu/u_mdu/md1_s_reg_7_     
  u0_mcu/u_mdu/md2_s_reg_0_     
  u0_mcu/u_mdu/md2_s_reg_1_     
  u0_mcu/u_mdu/md2_s_reg_2_     
  u0_mcu/u_mdu/md2_s_reg_3_     
  u0_mcu/u_mdu/md2_s_reg_4_     
  u0_mcu/u_mdu/md2_s_reg_5_     
  u0_mcu/u_mdu/md2_s_reg_6_     
  u0_mcu/u_mdu/md2_s_reg_7_     
  u0_mcu/u_mdu/md3_s_reg_0_     
  u0_mcu/u_mdu/md3_s_reg_1_     
  u0_mcu/u_mdu/md3_s_reg_2_     
  u0_mcu/u_mdu/md3_s_reg_3_     
  u0_mcu/u_mdu/md3_s_reg_4_     
  u0_mcu/u_mdu/md3_s_reg_5_     
  u0_mcu/u_mdu/md3_s_reg_6_     
  u0_mcu/u_mdu/md3_s_reg_7_     
  u0_mcu/u_mdu/md4_s_reg_0_     
  u0_mcu/u_mdu/md4_s_reg_1_     
  u0_mcu/u_mdu/md4_s_reg_2_     
  u0_mcu/u_mdu/md4_s_reg_3_     
  u0_mcu/u_mdu/md4_s_reg_4_     
  u0_mcu/u_mdu/md4_s_reg_5_     
  u0_mcu/u_mdu/md4_s_reg_6_     
  u0_mcu/u_mdu/md4_s_reg_7_     
  u0_mcu/u_mdu/md5_s_reg_0_     
  u0_mcu/u_mdu/md5_s_reg_1_     
  u0_mcu/u_mdu/md5_s_reg_2_     
  u0_mcu/u_mdu/md5_s_reg_3_     
  u0_mcu/u_mdu/md5_s_reg_4_     
  u0_mcu/u_mdu/md5_s_reg_5_     
  u0_mcu/u_mdu/md5_s_reg_6_     
  u0_mcu/u_mdu/md5_s_reg_7_     
  u0_mcu/u_mdu/mdu_op_reg_0_    
  u0_mcu/u_mdu/mdu_op_reg_1_    
  u0_mcu/u_mdu/norm_reg_reg_0_  
  u0_mcu/u_mdu/norm_reg_reg_1_  
  u0_mcu/u_mdu/norm_reg_reg_2_  
  u0_mcu/u_mdu/norm_reg_reg_3_  
  u0_mcu/u_mdu/norm_reg_reg_4_  
  u0_mcu/u_mdu/norm_reg_reg_5_  
  u0_mcu/u_mdu/norm_reg_reg_6_  
  u0_mcu/u_mdu/norm_reg_reg_7_  
  u0_mcu/u_mdu/norm_reg_reg_8_  
  u0_mcu/u_mdu/norm_reg_reg_9_  
  u0_mcu/u_mdu/norm_reg_reg_10_ 
  u0_mcu/u_mdu/norm_reg_reg_11_ 
  u0_mcu/u_mdu/norm_reg_reg_12_ 
  u0_mcu/u_mdu/norm_reg_reg_13_ 
  u0_mcu/u_mdu/norm_reg_reg_14_ 
  u0_mcu/u_mdu/norm_reg_reg_15_ 
  u0_mcu/u_mdu/oper_reg_reg_0_  
  u0_mcu/u_mdu/oper_reg_reg_1_  
  u0_mcu/u_mdu/oper_reg_reg_2_  
  u0_mcu/u_mdu/oper_reg_reg_3_  
  u0_mcu/u_mdu/set_div16_reg    
  u0_mcu/u_mdu/set_div32_reg    
  u0_mcu/u_mdu/setmdef_reg      
  u0_mcu/u_ports/p0_reg_0_      
  u0_mcu/u_ports/p0_reg_1_      
  u0_mcu/u_ports/p0_reg_2_      
  u0_mcu/u_ports/p0_reg_3_      
  u0_mcu/u_ports/p0_reg_4_      
  u0_mcu/u_ports/p0_reg_5_      
  u0_mcu/u_ports/p0_reg_6_      
  u0_mcu/u_ports/p0_reg_7_      
  u0_mcu/u_serial0/baud_r2_clk_reg
  u0_mcu/u_serial0/baud_r_count_reg
  u0_mcu/u_serial0/baud_rate_ov_reg
  u0_mcu/u_serial0/bd_s_reg     
  u0_mcu/u_serial0/clk_count_reg_0_
  u0_mcu/u_serial0/clk_count_reg_1_
  u0_mcu/u_serial0/clk_count_reg_2_
  u0_mcu/u_serial0/clk_count_reg_3_
  u0_mcu/u_serial0/clk_ov12_reg 
  u0_mcu/u_serial0/fluctuation_conter_reg_0_
  u0_mcu/u_serial0/fluctuation_conter_reg_1_
  u0_mcu/u_serial0/r_baud_count_reg_0_
  u0_mcu/u_serial0/r_baud_count_reg_1_
  u0_mcu/u_serial0/r_baud_count_reg_2_
  u0_mcu/u_serial0/r_baud_count_reg_3_
  u0_mcu/u_serial0/r_clk_ov2_reg
  u0_mcu/u_serial0/r_shift_count_reg_0_
  u0_mcu/u_serial0/r_shift_count_reg_1_
  u0_mcu/u_serial0/r_shift_count_reg_2_
  u0_mcu/u_serial0/r_shift_count_reg_3_
  u0_mcu/u_serial0/r_shift_reg_reg_0_
  u0_mcu/u_serial0/r_shift_reg_reg_1_
  u0_mcu/u_serial0/r_shift_reg_reg_2_
  u0_mcu/u_serial0/r_shift_reg_reg_3_
  u0_mcu/u_serial0/r_shift_reg_reg_4_
  u0_mcu/u_serial0/r_shift_reg_reg_5_
  u0_mcu/u_serial0/r_shift_reg_reg_6_
  u0_mcu/u_serial0/r_shift_reg_reg_7_
  u0_mcu/u_serial0/r_start_reg  
  u0_mcu/u_serial0/receive_11_bits_reg
  u0_mcu/u_serial0/ri0_fall_reg 
  u0_mcu/u_serial0/ri0_ff_reg   
  u0_mcu/u_serial0/ri_tmp_reg   
  u0_mcu/u_serial0/rxd0_fall_fl_reg
  u0_mcu/u_serial0/rxd0_fall_reg
  u0_mcu/u_serial0/rxd0_ff_reg  
  u0_mcu/u_serial0/rxd0_val_reg 
  u0_mcu/u_serial0/rxd0_vec_reg_0_
  u0_mcu/u_serial0/rxd0_vec_reg_1_
  u0_mcu/u_serial0/rxd0_vec_reg_2_
  u0_mcu/u_serial0/rxd0o_reg    
  u0_mcu/u_serial0/s0buf_r_reg_0_
  u0_mcu/u_serial0/s0buf_r_reg_1_
  u0_mcu/u_serial0/s0buf_r_reg_2_
  u0_mcu/u_serial0/s0buf_r_reg_3_
  u0_mcu/u_serial0/s0buf_r_reg_4_
  u0_mcu/u_serial0/s0buf_r_reg_5_
  u0_mcu/u_serial0/s0buf_r_reg_6_
  u0_mcu/u_serial0/s0buf_r_reg_7_
  u0_mcu/u_serial0/s0con2_tmp_reg
  u0_mcu/u_serial0/s0con2_val_reg
  u0_mcu/u_serial0/s0con_s_reg_0_
  u0_mcu/u_serial0/s0con_s_reg_1_
  u0_mcu/u_serial0/s0con_s_reg_2_
  u0_mcu/u_serial0/s0con_s_reg_3_
  u0_mcu/u_serial0/s0con_s_reg_4_
  u0_mcu/u_serial0/s0con_s_reg_5_
  u0_mcu/u_serial0/s0con_s_reg_6_
  u0_mcu/u_serial0/s0con_s_reg_7_
  u0_mcu/u_serial0/s0relh_s_reg_0_
  u0_mcu/u_serial0/s0relh_s_reg_1_
  u0_mcu/u_serial0/s0relh_s_reg_2_
  u0_mcu/u_serial0/s0relh_s_reg_3_
  u0_mcu/u_serial0/s0relh_s_reg_4_
  u0_mcu/u_serial0/s0relh_s_reg_5_
  u0_mcu/u_serial0/s0relh_s_reg_6_
  u0_mcu/u_serial0/s0relh_s_reg_7_
  u0_mcu/u_serial0/s0rell_s_reg_0_
  u0_mcu/u_serial0/s0rell_s_reg_1_
  u0_mcu/u_serial0/s0rell_s_reg_2_
  u0_mcu/u_serial0/s0rell_s_reg_3_
  u0_mcu/u_serial0/s0rell_s_reg_4_
  u0_mcu/u_serial0/s0rell_s_reg_5_
  u0_mcu/u_serial0/s0rell_s_reg_6_
  u0_mcu/u_serial0/s0rell_s_reg_7_
  u0_mcu/u_serial0/smod_s_reg   
  u0_mcu/u_serial0/t1ov_ff_reg  
  u0_mcu/u_serial0/t_baud_count_reg_0_
  u0_mcu/u_serial0/t_baud_count_reg_1_
  u0_mcu/u_serial0/t_baud_count_reg_2_
  u0_mcu/u_serial0/t_baud_count_reg_3_
  u0_mcu/u_serial0/t_baud_ov_reg
  u0_mcu/u_serial0/t_shift_count_reg_0_
  u0_mcu/u_serial0/t_shift_count_reg_1_
  u0_mcu/u_serial0/t_shift_count_reg_2_
  u0_mcu/u_serial0/t_shift_count_reg_3_
  u0_mcu/u_serial0/t_shift_reg_reg_0_
  u0_mcu/u_serial0/t_shift_reg_reg_1_
  u0_mcu/u_serial0/t_shift_reg_reg_2_
  u0_mcu/u_serial0/t_shift_reg_reg_3_
  u0_mcu/u_serial0/t_shift_reg_reg_4_
  u0_mcu/u_serial0/t_shift_reg_reg_5_
  u0_mcu/u_serial0/t_shift_reg_reg_6_
  u0_mcu/u_serial0/t_shift_reg_reg_7_
  u0_mcu/u_serial0/t_shift_reg_reg_8_
  u0_mcu/u_serial0/t_shift_reg_reg_9_
  u0_mcu/u_serial0/t_shift_reg_reg_10_
  u0_mcu/u_serial0/t_start_reg  
  u0_mcu/u_serial0/ti_tmp_reg   
  u0_mcu/u_serial0/tim_baud_reg_0_
  u0_mcu/u_serial0/tim_baud_reg_1_
  u0_mcu/u_serial0/tim_baud_reg_2_
  u0_mcu/u_serial0/tim_baud_reg_3_
  u0_mcu/u_serial0/tim_baud_reg_4_
  u0_mcu/u_serial0/tim_baud_reg_5_
  u0_mcu/u_serial0/tim_baud_reg_6_
  u0_mcu/u_serial0/tim_baud_reg_7_
  u0_mcu/u_serial0/tim_baud_reg_8_
  u0_mcu/u_serial0/tim_baud_reg_9_
  u0_mcu/u_serial0/txd0_reg     
  u0_mcu/u_softrstctrl/srst_count_reg_0_
  u0_mcu/u_softrstctrl/srst_count_reg_1_
  u0_mcu/u_softrstctrl/srst_count_reg_2_
  u0_mcu/u_softrstctrl/srst_count_reg_3_
  u0_mcu/u_softrstctrl/srst_ff0_reg
  u0_mcu/u_softrstctrl/srst_ff1_reg
  u0_mcu/u_softrstctrl/srst_r_reg
  u0_mcu/u_softrstctrl/srstflag_reg
  u0_mcu/u_syncneg/int0_ff1_reg 
  u0_mcu/u_syncneg/int0_ff2_reg 
  u0_mcu/u_syncneg/int1_ff1_reg 
  u0_mcu/u_syncneg/int1_ff2_reg 
  u0_mcu/u_syncneg/p0_ff1_reg_0_
  u0_mcu/u_syncneg/p0_ff1_reg_1_
  u0_mcu/u_syncneg/p0_ff1_reg_2_
  u0_mcu/u_syncneg/p0_ff1_reg_3_
  u0_mcu/u_syncneg/p0_ff1_reg_4_
  u0_mcu/u_syncneg/p0_ff1_reg_5_
  u0_mcu/u_syncneg/p0_ff1_reg_6_
  u0_mcu/u_syncneg/p0_ff1_reg_7_
  u0_mcu/u_syncneg/p0_ff2_reg_0_
  u0_mcu/u_syncneg/p0_ff2_reg_1_
  u0_mcu/u_syncneg/p0_ff2_reg_2_
  u0_mcu/u_syncneg/p0_ff2_reg_3_
  u0_mcu/u_syncneg/p0_ff2_reg_4_
  u0_mcu/u_syncneg/p0_ff2_reg_5_
  u0_mcu/u_syncneg/p0_ff2_reg_6_
  u0_mcu/u_syncneg/p0_ff2_reg_7_
  u0_mcu/u_syncneg/reset_ff1_reg
  u0_mcu/u_syncneg/reset_ff2_reg
  u0_mcu/u_syncneg/rst_ff1_reg  
  u0_mcu/u_syncneg/rsttosrst_ff1_reg
  u0_mcu/u_syncneg/rsttowdt_ff1_reg
  u0_mcu/u_syncneg/rxd0_ff1_reg 
  u0_mcu/u_syncneg/rxd0_ff2_reg 
  u0_mcu/u_syncneg/sdai_ff1_reg 
  u0_mcu/u_syncneg/sdai_ff2_reg 
  u0_mcu/u_timer0/clk_count_reg_0_
  u0_mcu/u_timer0/clk_count_reg_1_
  u0_mcu/u_timer0/clk_count_reg_2_
  u0_mcu/u_timer0/clk_count_reg_3_
  u0_mcu/u_timer0/clk_ov12_reg  
  u0_mcu/u_timer0/t0_ct_reg     
  u0_mcu/u_timer0/t0_gate_reg   
  u0_mcu/u_timer0/t0_mode_reg_0_
  u0_mcu/u_timer0/t0_mode_reg_1_
  u0_mcu/u_timer0/t0_tf0_s_reg  
  u0_mcu/u_timer0/t0_tf1_s_reg  
  u0_mcu/u_timer0/t0_tr0_s_reg  
  u0_mcu/u_timer0/t0_tr1_s_reg  
  u0_mcu/u_timer0/t0clr_reg     
  u0_mcu/u_timer0/t1clr_reg     
  u0_mcu/u_timer0/th0_ov_ff_reg 
  u0_mcu/u_timer0/th0_s_reg_0_  
  u0_mcu/u_timer0/th0_s_reg_1_  
  u0_mcu/u_timer0/th0_s_reg_2_  
  u0_mcu/u_timer0/th0_s_reg_3_  
  u0_mcu/u_timer0/th0_s_reg_4_  
  u0_mcu/u_timer0/th0_s_reg_5_  
  u0_mcu/u_timer0/th0_s_reg_6_  
  u0_mcu/u_timer0/th0_s_reg_7_  
  u0_mcu/u_timer0/tl0_ov_ff_reg 
  u0_mcu/u_timer0/tl0_s_reg_0_  
  u0_mcu/u_timer0/tl0_s_reg_1_  
  u0_mcu/u_timer0/tl0_s_reg_2_  
  u0_mcu/u_timer0/tl0_s_reg_3_  
  u0_mcu/u_timer0/tl0_s_reg_4_  
  u0_mcu/u_timer0/tl0_s_reg_5_  
  u0_mcu/u_timer0/tl0_s_reg_6_  
  u0_mcu/u_timer0/tl0_s_reg_7_  
  u0_mcu/u_timer1/clk_count_reg_0_
  u0_mcu/u_timer1/clk_count_reg_1_
  u0_mcu/u_timer1/clk_count_reg_2_
  u0_mcu/u_timer1/clk_count_reg_3_
  u0_mcu/u_timer1/clk_ov12_reg  
  u0_mcu/u_timer1/t0_mode_reg_0_
  u0_mcu/u_timer1/t0_mode_reg_1_
  u0_mcu/u_timer1/t1_ct_reg     
  u0_mcu/u_timer1/t1_gate_reg   
  u0_mcu/u_timer1/t1_mode_reg_0_
  u0_mcu/u_timer1/t1_mode_reg_1_
  u0_mcu/u_timer1/t1_tf1_s_reg  
  u0_mcu/u_timer1/t1_tr1_s_reg  
  u0_mcu/u_timer1/t1clr_reg     
  u0_mcu/u_timer1/th1_ov_ff_reg 
  u0_mcu/u_timer1/th1_s_reg_0_  
  u0_mcu/u_timer1/th1_s_reg_1_  
  u0_mcu/u_timer1/th1_s_reg_2_  
  u0_mcu/u_timer1/th1_s_reg_3_  
  u0_mcu/u_timer1/th1_s_reg_4_  
  u0_mcu/u_timer1/th1_s_reg_5_  
  u0_mcu/u_timer1/th1_s_reg_6_  
  u0_mcu/u_timer1/th1_s_reg_7_  
  u0_mcu/u_timer1/tl1_ov_ff_reg 
  u0_mcu/u_timer1/tl1_s_reg_0_  
  u0_mcu/u_timer1/tl1_s_reg_1_  
  u0_mcu/u_timer1/tl1_s_reg_2_  
  u0_mcu/u_timer1/tl1_s_reg_3_  
  u0_mcu/u_timer1/tl1_s_reg_4_  
  u0_mcu/u_timer1/tl1_s_reg_5_  
  u0_mcu/u_timer1/tl1_s_reg_6_  
  u0_mcu/u_timer1/tl1_s_reg_7_  
  u0_mcu/u_watchdog/cycles_reg_reg_0_
  u0_mcu/u_watchdog/cycles_reg_reg_1_
  u0_mcu/u_watchdog/cycles_reg_reg_2_
  u0_mcu/u_watchdog/cycles_reg_reg_3_
  u0_mcu/u_watchdog/ip0wdts_reg 
  u0_mcu/u_watchdog/pres_2_reg  
  u0_mcu/u_watchdog/pres_8_reg_0_
  u0_mcu/u_watchdog/pres_8_reg_1_
  u0_mcu/u_watchdog/pres_16_reg_0_
  u0_mcu/u_watchdog/pres_16_reg_1_
  u0_mcu/u_watchdog/pres_16_reg_2_
  u0_mcu/u_watchdog/pres_16_reg_3_
  u0_mcu/u_watchdog/wdt_act_reg 
  u0_mcu/u_watchdog/wdt_act_sync_reg
  u0_mcu/u_watchdog/wdt_normal_ff_reg
  u0_mcu/u_watchdog/wdt_normal_reg
  u0_mcu/u_watchdog/wdt_tm_s_reg
  u0_mcu/u_watchdog/wdt_tm_sync_reg
  u0_mcu/u_watchdog/wdth_reg_0_ 
  u0_mcu/u_watchdog/wdth_reg_1_ 
  u0_mcu/u_watchdog/wdth_reg_2_ 
  u0_mcu/u_watchdog/wdth_reg_3_ 
  u0_mcu/u_watchdog/wdth_reg_4_ 
  u0_mcu/u_watchdog/wdth_reg_5_ 
  u0_mcu/u_watchdog/wdth_reg_6_ 
  u0_mcu/u_watchdog/wdtl_reg_0_ 
  u0_mcu/u_watchdog/wdtl_reg_1_ 
  u0_mcu/u_watchdog/wdtl_reg_2_ 
  u0_mcu/u_watchdog/wdtl_reg_3_ 
  u0_mcu/u_watchdog/wdtl_reg_4_ 
  u0_mcu/u_watchdog/wdtl_reg_5_ 
  u0_mcu/u_watchdog/wdtl_reg_6_ 
  u0_mcu/u_watchdog/wdtl_reg_7_ 
  u0_mcu/u_watchdog/wdtrefresh_reg
  u0_mcu/u_watchdog/wdtrel_s_reg_0_
  u0_mcu/u_watchdog/wdtrel_s_reg_1_
  u0_mcu/u_watchdog/wdtrel_s_reg_2_
  u0_mcu/u_watchdog/wdtrel_s_reg_3_
  u0_mcu/u_watchdog/wdtrel_s_reg_4_
  u0_mcu/u_watchdog/wdtrel_s_reg_5_
  u0_mcu/u_watchdog/wdtrel_s_reg_6_
  u0_mcu/u_watchdog/wdtrel_s_reg_7_
  u0_mcu/u_watchdog/wdts_reg    
  u0_mcu/u_watchdog/wdts_s_reg_0_
  u0_mcu/u_watchdog/wdts_s_reg_1_
  u0_mpb/pg0_rdwait_reg         
  u0_mpb/pg0_wrwait_reg         
  u0_mpb/r_pg0_rdrdy_reg        
  u0_mpb/xram_rdsel_reg_0_      
  u0_mpb/xram_rdsel_reg_1_      
  u0_pwm_0_/pwmcnt_reg_0_       
  u0_pwm_0_/pwmcnt_reg_1_       
  u0_pwm_0_/pwmcnt_reg_2_       
  u0_pwm_0_/pwmcnt_reg_3_       
  u0_pwm_0_/pwmcnt_reg_4_       
  u0_pwm_0_/pwmcnt_reg_5_       
  u0_pwm_0_/pwmcnt_reg_6_       
  u0_pwm_0_/u0_regpwm/mem_reg_0_
  u0_pwm_0_/u0_regpwm/mem_reg_1_
  u0_pwm_0_/u0_regpwm/mem_reg_2_
  u0_pwm_0_/u0_regpwm/mem_reg_3_
  u0_pwm_0_/u0_regpwm/mem_reg_4_
  u0_pwm_0_/u0_regpwm/mem_reg_5_
  u0_pwm_0_/u0_regpwm/mem_reg_6_
  u0_pwm_0_/u0_regpwm/mem_reg_7_
  u0_pwm_1_/pwmcnt_reg_0_       
  u0_pwm_1_/pwmcnt_reg_1_       
  u0_pwm_1_/pwmcnt_reg_2_       
  u0_pwm_1_/pwmcnt_reg_3_       
  u0_pwm_1_/pwmcnt_reg_4_       
  u0_pwm_1_/pwmcnt_reg_5_       
  u0_pwm_1_/pwmcnt_reg_6_       
  u0_pwm_1_/u0_regpwm/mem_reg_0_
  u0_pwm_1_/u0_regpwm/mem_reg_1_
  u0_pwm_1_/u0_regpwm/mem_reg_2_
  u0_pwm_1_/u0_regpwm/mem_reg_3_
  u0_pwm_1_/u0_regpwm/mem_reg_4_
  u0_pwm_1_/u0_regpwm/mem_reg_5_
  u0_pwm_1_/u0_regpwm/mem_reg_6_
  u0_pwm_1_/u0_regpwm/mem_reg_7_
  u0_regbank/d_p0_reg_0_        
  u0_regbank/d_p0_reg_1_        
  u0_regbank/d_p0_reg_2_        
  u0_regbank/d_p0_reg_3_        
  u0_regbank/d_p0_reg_4_        
  u0_regbank/d_p0_reg_5_        
  u0_regbank/d_p0_reg_6_        
  u0_regbank/d_p0_reg_7_        
  u0_regbank/drstz_reg_0_       
  u0_regbank/drstz_reg_1_       
  u0_regbank/oscdwn_shft_reg_0_ 
  u0_regbank/oscdwn_shft_reg_1_ 
  u0_regbank/oscdwn_shft_reg_2_ 
  u0_regbank/r_phyrst_reg_0_    
  u0_regbank/r_phyrst_reg_1_    
  u0_regbank/rstcnt_reg_0_      
  u0_regbank/rstcnt_reg_1_      
  u0_regbank/rstcnt_reg_2_      
  u0_regbank/rstcnt_reg_3_      
  u0_regbank/rstcnt_reg_4_      
  u0_regbank/u0_cc1_db/d_org_reg_0_
  u0_regbank/u0_cc1_db/d_org_reg_1_
  u0_regbank/u0_cc1_db/db_cnt_reg_0_
  u0_regbank/u0_cc1_db/db_cnt_reg_1_
  u0_regbank/u0_cc2_db/d_org_reg_0_
  u0_regbank/u0_cc2_db/d_org_reg_1_
  u0_regbank/u0_cc2_db/db_cnt_reg_0_
  u0_regbank/u0_cc2_db/db_cnt_reg_1_
  u0_regbank/u0_dmf_db/d_org_reg_0_
  u0_regbank/u0_dmf_db/d_org_reg_1_
  u0_regbank/u0_dmf_db/db_cnt_reg_0_
  u0_regbank/u0_dmf_db/db_cnt_reg_1_
  u0_regbank/u0_dmf_db/db_cnt_reg_2_
  u0_regbank/u0_ocp_db/d_org_reg_0_
  u0_regbank/u0_ocp_db/d_org_reg_1_
  u0_regbank/u0_ocp_db/db_cnt_reg_0_
  u0_regbank/u0_ocp_db/db_cnt_reg_1_
  u0_regbank/u0_ocp_db/db_cnt_reg_2_
  u0_regbank/u0_otpi_db/d_org_reg_0_
  u0_regbank/u0_otpi_db/d_org_reg_1_
  u0_regbank/u0_otpi_db/db_cnt_reg_0_
  u0_regbank/u0_otpi_db/db_cnt_reg_1_
  u0_regbank/u0_otpi_db/db_cnt_reg_2_
  u0_regbank/u0_otps_db/d_org_reg_0_
  u0_regbank/u0_otps_db/d_org_reg_1_
  u0_regbank/u0_otps_db/db_cnt_reg_0_
  u0_regbank/u0_otps_db/db_cnt_reg_1_
  u0_regbank/u0_ovp_db/d_org_reg_0_
  u0_regbank/u0_ovp_db/d_org_reg_1_
  u0_regbank/u0_ovp_db/db_cnt_reg_0_
  u0_regbank/u0_ovp_db/db_cnt_reg_1_
  u0_regbank/u0_reg00/mem_reg_0_
  u0_regbank/u0_reg00/mem_reg_1_
  u0_regbank/u0_reg00/mem_reg_2_
  u0_regbank/u0_reg00/mem_reg_3_
  u0_regbank/u0_reg00/mem_reg_4_
  u0_regbank/u0_reg00/mem_reg_5_
  u0_regbank/u0_reg00/mem_reg_6_
  u0_regbank/u0_reg00/mem_reg_7_
  u0_regbank/u0_reg01/mem_reg_0_
  u0_regbank/u0_reg01/mem_reg_1_
  u0_regbank/u0_reg01/mem_reg_2_
  u0_regbank/u0_reg01/mem_reg_3_
  u0_regbank/u0_reg01/mem_reg_4_
  u0_regbank/u0_reg01/mem_reg_5_
  u0_regbank/u0_reg01/mem_reg_6_
  u0_regbank/u0_reg01/mem_reg_7_
  u0_regbank/u0_reg03/u0/mem_reg_0_
  u0_regbank/u0_reg03/u0/mem_reg_1_
  u0_regbank/u0_reg03/u0/mem_reg_2_
  u0_regbank/u0_reg03/u0/mem_reg_3_
  u0_regbank/u0_reg03/u0/mem_reg_4_
  u0_regbank/u0_reg03/u0/mem_reg_5_
  u0_regbank/u0_reg03/u0/mem_reg_6_
  u0_regbank/u0_reg03/u0/mem_reg_7_
  u0_regbank/u0_reg04/u0/mem_reg_0_
  u0_regbank/u0_reg04/u0/mem_reg_1_
  u0_regbank/u0_reg04/u0/mem_reg_2_
  u0_regbank/u0_reg04/u0/mem_reg_3_
  u0_regbank/u0_reg04/u0/mem_reg_4_
  u0_regbank/u0_reg04/u0/mem_reg_5_
  u0_regbank/u0_reg04/u0/mem_reg_6_
  u0_regbank/u0_reg04/u0/mem_reg_7_
  u0_regbank/u0_reg05/mem_reg_0_
  u0_regbank/u0_reg05/mem_reg_1_
  u0_regbank/u0_reg05/mem_reg_2_
  u0_regbank/u0_reg05/mem_reg_3_
  u0_regbank/u0_reg05/mem_reg_4_
  u0_regbank/u0_reg05/mem_reg_5_
  u0_regbank/u0_reg05/mem_reg_6_
  u0_regbank/u0_reg05/mem_reg_7_
  u0_regbank/u0_reg06/mem_reg_0_
  u0_regbank/u0_reg06/mem_reg_1_
  u0_regbank/u0_reg06/mem_reg_2_
  u0_regbank/u0_reg06/mem_reg_3_
  u0_regbank/u0_reg06/mem_reg_4_
  u0_regbank/u0_reg06/mem_reg_5_
  u0_regbank/u0_reg06/mem_reg_6_
  u0_regbank/u0_reg06/mem_reg_7_
  u0_regbank/u0_reg8F/mem_reg_0_
  u0_regbank/u0_reg8F/mem_reg_1_
  u0_regbank/u0_reg8F/mem_reg_2_
  u0_regbank/u0_reg8F/mem_reg_3_
  u0_regbank/u0_reg8F/mem_reg_4_
  u0_regbank/u0_reg8F/mem_reg_5_
  u0_regbank/u0_reg8F/mem_reg_6_
  u0_regbank/u0_reg8F/mem_reg_7_
  u0_regbank/u0_reg11/mem_reg_0_
  u0_regbank/u0_reg11/mem_reg_1_
  u0_regbank/u0_reg11/mem_reg_2_
  u0_regbank/u0_reg11/mem_reg_3_
  u0_regbank/u0_reg11/mem_reg_4_
  u0_regbank/u0_reg11/mem_reg_5_
  u0_regbank/u0_reg11/mem_reg_6_
  u0_regbank/u0_reg11/mem_reg_7_
  u0_regbank/u0_reg12/mem_reg_0_
  u0_regbank/u0_reg12/mem_reg_1_
  u0_regbank/u0_reg12/mem_reg_2_
  u0_regbank/u0_reg12/mem_reg_3_
  u0_regbank/u0_reg12/mem_reg_4_
  u0_regbank/u0_reg12/mem_reg_5_
  u0_regbank/u0_reg12/mem_reg_6_
  u0_regbank/u0_reg12/mem_reg_7_
  u0_regbank/u0_reg14/mem_reg_0_
  u0_regbank/u0_reg14/mem_reg_1_
  u0_regbank/u0_reg14/mem_reg_2_
  u0_regbank/u0_reg14/mem_reg_3_
  u0_regbank/u0_reg14/mem_reg_4_
  u0_regbank/u0_reg15/mem_reg_0_
  u0_regbank/u0_reg15/mem_reg_1_
  u0_regbank/u0_reg15/mem_reg_2_
  u0_regbank/u0_reg15/mem_reg_3_
  u0_regbank/u0_reg15/mem_reg_4_
  u0_regbank/u0_reg15/mem_reg_5_
  u0_regbank/u0_reg15/mem_reg_6_
  u0_regbank/u0_reg15/mem_reg_7_
  u0_regbank/u0_reg18/mem_reg_0_
  u0_regbank/u0_reg18/mem_reg_1_
  u0_regbank/u0_reg18/mem_reg_2_
  u0_regbank/u0_reg18/mem_reg_3_
  u0_regbank/u0_reg18/mem_reg_4_
  u0_regbank/u0_reg18/mem_reg_5_
  u0_regbank/u0_reg18/mem_reg_6_
  u0_regbank/u0_reg18/mem_reg_7_
  u0_regbank/u0_reg19/mem_reg_0_
  u0_regbank/u0_reg19/mem_reg_1_
  u0_regbank/u0_reg19/mem_reg_2_
  u0_regbank/u0_reg19/mem_reg_3_
  u0_regbank/u0_reg19/mem_reg_4_
  u0_regbank/u0_reg19/mem_reg_5_
  u0_regbank/u0_reg19/mem_reg_6_
  u0_regbank/u0_reg19/mem_reg_7_
  u0_regbank/u0_reg20/mem_reg_0_
  u0_regbank/u0_reg20/mem_reg_1_
  u0_regbank/u0_reg20/mem_reg_2_
  u0_regbank/u0_reg20/mem_reg_3_
  u0_regbank/u0_reg20/mem_reg_4_
  u0_regbank/u0_reg20/mem_reg_5_
  u0_regbank/u0_reg20/mem_reg_6_
  u0_regbank/u0_reg20/mem_reg_7_
  u0_regbank/u0_reg21/mem_reg_0_
  u0_regbank/u0_reg21/mem_reg_1_
  u0_regbank/u0_reg21/mem_reg_2_
  u0_regbank/u0_reg21/mem_reg_3_
  u0_regbank/u0_reg21/mem_reg_4_
  u0_regbank/u0_reg21/mem_reg_5_
  u0_regbank/u0_reg21/mem_reg_6_
  u0_regbank/u0_reg21/mem_reg_7_
  u0_regbank/u0_reg25/mem_reg_0_
  u0_regbank/u0_reg25/mem_reg_1_
  u0_regbank/u0_reg25/mem_reg_2_
  u0_regbank/u0_reg25/mem_reg_3_
  u0_regbank/u0_reg25/mem_reg_4_
  u0_regbank/u0_reg25/mem_reg_5_
  u0_regbank/u0_reg26/mem_reg_0_
  u0_regbank/u0_reg27/mem_reg_0_
  u0_regbank/u0_reg27/mem_reg_1_
  u0_regbank/u0_reg27/mem_reg_2_
  u0_regbank/u0_reg27/mem_reg_3_
  u0_regbank/u0_reg27/mem_reg_4_
  u0_regbank/u0_reg27/mem_reg_5_
  u0_regbank/u0_reg27/mem_reg_6_
  u0_regbank/u0_reg27/mem_reg_7_
  u0_regbank/u0_reg28/u0/mem_reg_0_
  u0_regbank/u0_reg28/u0/mem_reg_1_
  u0_regbank/u0_reg28/u0/mem_reg_2_
  u0_regbank/u0_reg28/u0/mem_reg_3_
  u0_regbank/u0_reg28/u0/mem_reg_4_
  u0_regbank/u0_reg28/u0/mem_reg_5_
  u0_regbank/u0_reg28/u0/mem_reg_6_
  u0_regbank/u0_reg28/u0/mem_reg_7_
  u0_regbank/u0_reg31/mem_reg_0_
  u0_regbank/u0_reg31/mem_reg_1_
  u0_regbank/u0_reg31/mem_reg_2_
  u0_regbank/u0_reg31/mem_reg_3_
  u0_regbank/u0_reg31/mem_reg_4_
  u0_regbank/u0_reg31/mem_reg_5_
  u0_regbank/u0_reg31/mem_reg_6_
  u0_regbank/u0_reg31/mem_reg_7_
  u0_regbank/u0_reg94/mem_reg_0_
  u0_regbank/u0_reg94/mem_reg_1_
  u0_regbank/u0_reg94/mem_reg_2_
  u0_regbank/u0_reg94/mem_reg_3_
  u0_regbank/u0_regA1/mem_reg_0_
  u0_regbank/u0_regA1/mem_reg_1_
  u0_regbank/u0_regA1/mem_reg_2_
  u0_regbank/u0_regA1/mem_reg_3_
  u0_regbank/u0_regA1/mem_reg_4_
  u0_regbank/u0_regA1/mem_reg_5_
  u0_regbank/u0_regA1/mem_reg_6_
  u0_regbank/u0_regA1/mem_reg_7_
  u0_regbank/u0_regA2/mem_reg_0_
  u0_regbank/u0_regA2/mem_reg_1_
  u0_regbank/u0_regA2/mem_reg_2_
  u0_regbank/u0_regA2/mem_reg_3_
  u0_regbank/u0_regA2/mem_reg_4_
  u0_regbank/u0_regA2/mem_reg_5_
  u0_regbank/u0_regA2/mem_reg_6_
  u0_regbank/u0_regA2/mem_reg_7_
  u0_regbank/u0_regA3/mem_reg_0_
  u0_regbank/u0_regA3/mem_reg_1_
  u0_regbank/u0_regA3/mem_reg_2_
  u0_regbank/u0_regA3/mem_reg_3_
  u0_regbank/u0_regA3/mem_reg_4_
  u0_regbank/u0_regA3/mem_reg_5_
  u0_regbank/u0_regA3/mem_reg_6_
  u0_regbank/u0_regA3/mem_reg_7_
  u0_regbank/u0_regA4/mem_reg_0_
  u0_regbank/u0_regA4/mem_reg_1_
  u0_regbank/u0_regA4/mem_reg_2_
  u0_regbank/u0_regA4/mem_reg_3_
  u0_regbank/u0_regA4/mem_reg_4_
  u0_regbank/u0_regA4/mem_reg_5_
  u0_regbank/u0_regA4/mem_reg_6_
  u0_regbank/u0_regA4/mem_reg_7_
  u0_regbank/u0_regA5/mem_reg_0_
  u0_regbank/u0_regA5/mem_reg_1_
  u0_regbank/u0_regA5/mem_reg_2_
  u0_regbank/u0_regA5/mem_reg_3_
  u0_regbank/u0_regA5/mem_reg_4_
  u0_regbank/u0_regA5/mem_reg_5_
  u0_regbank/u0_regA5/mem_reg_6_
  u0_regbank/u0_regA5/mem_reg_7_
  u0_regbank/u0_regA6/mem_reg_0_
  u0_regbank/u0_regA6/mem_reg_1_
  u0_regbank/u0_regA6/mem_reg_2_
  u0_regbank/u0_regA6/mem_reg_3_
  u0_regbank/u0_regA6/mem_reg_4_
  u0_regbank/u0_regA6/mem_reg_5_
  u0_regbank/u0_regA6/mem_reg_6_
  u0_regbank/u0_regA6/mem_reg_7_
  u0_regbank/u0_regA7/mem_reg_0_
  u0_regbank/u0_regA7/mem_reg_1_
  u0_regbank/u0_regA7/mem_reg_2_
  u0_regbank/u0_regA7/mem_reg_3_
  u0_regbank/u0_regA7/mem_reg_4_
  u0_regbank/u0_regA7/mem_reg_5_
  u0_regbank/u0_regA7/mem_reg_6_
  u0_regbank/u0_regA7/mem_reg_7_
  u0_regbank/u0_regAB/mem_reg_0_
  u0_regbank/u0_regAB/mem_reg_1_
  u0_regbank/u0_regAB/mem_reg_2_
  u0_regbank/u0_regAB/mem_reg_3_
  u0_regbank/u0_regAB/mem_reg_4_
  u0_regbank/u0_regAB/mem_reg_5_
  u0_regbank/u0_regAB/mem_reg_6_
  u0_regbank/u0_regAB/mem_reg_7_
  u0_regbank/u0_regAC/mem_reg_0_
  u0_regbank/u0_regAC/mem_reg_1_
  u0_regbank/u0_regAC/mem_reg_2_
  u0_regbank/u0_regAC/mem_reg_3_
  u0_regbank/u0_regAC/mem_reg_4_
  u0_regbank/u0_regAC/mem_reg_5_
  u0_regbank/u0_regAC/mem_reg_6_
  u0_regbank/u0_regAC/mem_reg_7_
  u0_regbank/u0_regAE/u0/mem_reg_0_
  u0_regbank/u0_regAE/u0/mem_reg_1_
  u0_regbank/u0_regAE/u0/mem_reg_2_
  u0_regbank/u0_regAE/u0/mem_reg_3_
  u0_regbank/u0_regAE/u0/mem_reg_4_
  u0_regbank/u0_regAE/u0/mem_reg_5_
  u0_regbank/u0_regAE/u0/mem_reg_6_
  u0_regbank/u0_regAE/u0/mem_reg_7_
  u0_regbank/u0_regAF/mem_reg_0_
  u0_regbank/u0_regAF/mem_reg_1_
  u0_regbank/u0_regAF/mem_reg_2_
  u0_regbank/u0_regAF/mem_reg_3_
  u0_regbank/u0_regAF/mem_reg_4_
  u0_regbank/u0_regAF/mem_reg_5_
  u0_regbank/u0_regAF/mem_reg_6_
  u0_regbank/u0_regAF/mem_reg_7_
  u0_regbank/u0_regD1/mem_reg_0_
  u0_regbank/u0_regD1/mem_reg_1_
  u0_regbank/u0_regD1/mem_reg_2_
  u0_regbank/u0_regD1/mem_reg_3_
  u0_regbank/u0_regD1/mem_reg_4_
  u0_regbank/u0_regD1/mem_reg_5_
  u0_regbank/u0_regD1/mem_reg_6_
  u0_regbank/u0_regD1/mem_reg_7_
  u0_regbank/u0_regD3/mem_reg_0_
  u0_regbank/u0_regD3/mem_reg_1_
  u0_regbank/u0_regD3/mem_reg_2_
  u0_regbank/u0_regD3/mem_reg_3_
  u0_regbank/u0_regD3/mem_reg_4_
  u0_regbank/u0_regD3/mem_reg_5_
  u0_regbank/u0_regD3/mem_reg_6_
  u0_regbank/u0_regD3/mem_reg_7_
  u0_regbank/u0_regD4/mem_reg_0_
  u0_regbank/u0_regD5/mem_reg_0_
  u0_regbank/u0_regD5/mem_reg_1_
  u0_regbank/u0_regD5/mem_reg_2_
  u0_regbank/u0_regD5/mem_reg_3_
  u0_regbank/u0_regD5/mem_reg_4_
  u0_regbank/u0_regD5/mem_reg_5_
  u0_regbank/u0_regD5/mem_reg_6_
  u0_regbank/u0_regD5/mem_reg_7_
  u0_regbank/u0_regD6/mem_reg_0_
  u0_regbank/u0_regD6/mem_reg_1_
  u0_regbank/u0_regD6/mem_reg_2_
  u0_regbank/u0_regD6/mem_reg_3_
  u0_regbank/u0_regD6/mem_reg_4_
  u0_regbank/u0_regD6/mem_reg_5_
  u0_regbank/u0_regD6/mem_reg_6_
  u0_regbank/u0_regD6/mem_reg_7_
  u0_regbank/u0_regD7/mem_reg_0_
  u0_regbank/u0_regD7/mem_reg_1_
  u0_regbank/u0_regD7/mem_reg_2_
  u0_regbank/u0_regD7/mem_reg_3_
  u0_regbank/u0_regD7/mem_reg_4_
  u0_regbank/u0_regD7/mem_reg_5_
  u0_regbank/u0_regD7/mem_reg_6_
  u0_regbank/u0_regD7/mem_reg_7_
  u0_regbank/u0_regD9/mem_reg_0_
  u0_regbank/u0_regD9/mem_reg_1_
  u0_regbank/u0_regD9/mem_reg_2_
  u0_regbank/u0_regD9/mem_reg_3_
  u0_regbank/u0_regD9/mem_reg_4_
  u0_regbank/u0_regD9/mem_reg_5_
  u0_regbank/u0_regD9/mem_reg_6_
  u0_regbank/u0_regD9/mem_reg_7_
  u0_regbank/u0_regDE/mem_reg_0_
  u0_regbank/u0_regDE/mem_reg_1_
  u0_regbank/u0_regDE/mem_reg_2_
  u0_regbank/u0_regDE/mem_reg_3_
  u0_regbank/u0_regDE/mem_reg_4_
  u0_regbank/u0_regDE/mem_reg_5_
  u0_regbank/u0_regDE/mem_reg_6_
  u0_regbank/u0_regDE/mem_reg_7_
  u0_regbank/u0_regDF/u0/mem_reg_0_
  u0_regbank/u0_regDF/u0/mem_reg_1_
  u0_regbank/u0_regDF/u0/mem_reg_2_
  u0_regbank/u0_regDF/u0/mem_reg_3_
  u0_regbank/u0_regDF/u0/mem_reg_4_
  u0_regbank/u0_regDF/u0/mem_reg_5_
  u0_regbank/u0_regDF/u0/mem_reg_6_
  u0_regbank/u0_regDF/u0/mem_reg_7_
  u0_regbank/u0_regE3/mem_reg_0_
  u0_regbank/u0_regE3/mem_reg_1_
  u0_regbank/u0_regE3/mem_reg_2_
  u0_regbank/u0_regE3/mem_reg_3_
  u0_regbank/u0_regE3/mem_reg_4_
  u0_regbank/u0_regE3/mem_reg_5_
  u0_regbank/u0_regE3/mem_reg_6_
  u0_regbank/u0_regE3/mem_reg_7_
  u0_regbank/u0_regE4/mem_reg_0_
  u0_regbank/u0_regE4/mem_reg_1_
  u0_regbank/u0_regE4/mem_reg_2_
  u0_regbank/u0_regE4/mem_reg_3_
  u0_regbank/u0_regE4/mem_reg_4_
  u0_regbank/u0_regE4/mem_reg_5_
  u0_regbank/u0_regE4/mem_reg_6_
  u0_regbank/u0_regE4/mem_reg_7_
  u0_regbank/u0_regE5/mem_reg_0_
  u0_regbank/u0_regE5/mem_reg_1_
  u0_regbank/u0_regE5/mem_reg_2_
  u0_regbank/u0_regE5/mem_reg_3_
  u0_regbank/u0_regE5/mem_reg_4_
  u0_regbank/u0_regE5/mem_reg_5_
  u0_regbank/u0_regE5/mem_reg_6_
  u0_regbank/u0_regE5/mem_reg_7_
  u0_regbank/u0_regE6/mem_reg_0_
  u0_regbank/u0_regE6/mem_reg_1_
  u0_regbank/u0_regE6/mem_reg_2_
  u0_regbank/u0_regE6/mem_reg_3_
  u0_regbank/u0_regE6/mem_reg_4_
  u0_regbank/u0_regE6/mem_reg_5_
  u0_regbank/u0_regE6/mem_reg_6_
  u0_regbank/u0_regE6/mem_reg_7_
  u0_regbank/u0_regE7/mem_reg_0_
  u0_regbank/u0_regE7/mem_reg_1_
  u0_regbank/u0_regE7/mem_reg_2_
  u0_regbank/u0_regE7/mem_reg_3_
  u0_regbank/u0_regE7/mem_reg_4_
  u0_regbank/u0_regE7/mem_reg_5_
  u0_regbank/u0_regE7/mem_reg_6_
  u0_regbank/u0_regE7/mem_reg_7_
  u0_regbank/u0_regE8/mem_reg_0_
  u0_regbank/u0_regE8/mem_reg_1_
  u0_regbank/u0_regE8/mem_reg_2_
  u0_regbank/u0_regE8/mem_reg_3_
  u0_regbank/u0_regE8/mem_reg_4_
  u0_regbank/u0_regE8/mem_reg_5_
  u0_regbank/u0_regE8/mem_reg_6_
  u0_regbank/u0_regE8/mem_reg_7_
  u0_regbank/u0_regF5/mem_reg_0_
  u0_regbank/u0_regF5/mem_reg_1_
  u0_regbank/u0_regF5/mem_reg_2_
  u0_regbank/u0_regF5/mem_reg_3_
  u0_regbank/u0_regF5/mem_reg_4_
  u0_regbank/u0_regF5/mem_reg_5_
  u0_regbank/u0_regF5/mem_reg_6_
  u0_regbank/u0_regF5/mem_reg_7_
  u0_regbank/u0_regF6/mem_reg_0_
  u0_regbank/u0_regF6/mem_reg_1_
  u0_regbank/u0_regF6/mem_reg_2_
  u0_regbank/u0_regF6/mem_reg_3_
  u0_regbank/u0_regF6/mem_reg_4_
  u0_regbank/u0_regF6/mem_reg_5_
  u0_regbank/u0_regF6/mem_reg_6_
  u0_regbank/u0_regF6/mem_reg_7_
  u0_regbank/u0_scp_db/d_org_reg_0_
  u0_regbank/u0_scp_db/d_org_reg_1_
  u0_regbank/u0_scp_db/db_cnt_reg_0_
  u0_regbank/u0_scp_db/db_cnt_reg_1_
  u0_regbank/u0_uvp_db/d_org_reg_0_
  u0_regbank/u0_uvp_db/d_org_reg_1_
  u0_regbank/u0_uvp_db/db_cnt_reg_0_
  u0_regbank/u0_uvp_db/db_cnt_reg_1_
  u0_regbank/u0_uvp_db/db_cnt_reg_2_
  u0_regbank/u0_v5oc_db/d_org_reg_0_
  u0_regbank/u0_v5oc_db/d_org_reg_1_
  u0_regbank/u0_v5oc_db/db_cnt_reg_0_
  u0_regbank/u0_v5oc_db/db_cnt_reg_1_
  u0_regbank/u1_ocp_db/d_org_reg_0_
  u0_regbank/u1_ocp_db/d_org_reg_1_
  u0_regbank/u1_ocp_db/db_cnt_reg_0_
  u0_regbank/u1_ocp_db/db_cnt_reg_1_
  u0_regbank/u1_ocp_db/db_cnt_reg_2_
  u0_regbank/u1_ocp_db/db_cnt_reg_3_
  u0_regbank/u1_ovp_db/d_org_reg_0_
  u0_regbank/u1_ovp_db/d_org_reg_1_
  u0_regbank/u1_ovp_db/db_cnt_reg_0_
  u0_regbank/u1_ovp_db/db_cnt_reg_1_
  u0_regbank/u1_ovp_db/db_cnt_reg_2_
  u0_regbank/u1_ovp_db/db_cnt_reg_3_
  u0_regbank/u1_reg26/mem_reg_0_
  u0_regbank/u1_regD4/mem_reg_0_
  u0_regbank/u1_regE4/mem_reg_0_
  u0_regbank/u1_regE4/mem_reg_1_
  u0_regbank/u1_regE4/mem_reg_2_
  u0_regbank/u1_regE4/mem_reg_3_
  u0_regbank/u1_scp_db/d_org_reg_0_
  u0_regbank/u1_scp_db/d_org_reg_1_
  u0_regbank/u1_scp_db/db_cnt_reg_0_
  u0_regbank/u1_scp_db/db_cnt_reg_1_
  u0_regbank/u1_scp_db/db_cnt_reg_2_
  u0_regbank/u1_uvp_db/d_org_reg_0_
  u0_regbank/u1_uvp_db/d_org_reg_1_
  u0_regbank/u1_uvp_db/db_cnt_reg_0_
  u0_regbank/u1_uvp_db/db_cnt_reg_1_
  u0_regbank/u1_uvp_db/db_cnt_reg_2_
  u0_regbank/u1_uvp_db/db_cnt_reg_3_
  u0_regbank/u2_ovp_db/d_org_reg_0_
  u0_regbank/u2_ovp_db/d_org_reg_1_
  u0_regbank/u2_ovp_db/db_cnt_reg_0_
  u0_regbank/u2_ovp_db/db_cnt_reg_1_
  u0_regbank/u2_ovp_db/db_cnt_reg_2_
  u0_regbank/u2_ovp_db/db_cnt_reg_3_
  u0_regbank/u2_reg26/mem_reg_0_
  u0_regbank/u2_reg26/mem_reg_1_
  u0_regbank/u2_reg26/mem_reg_2_
  u0_regbank/u2_reg26/mem_reg_3_
  u0_regbank/u2_reg26/mem_reg_4_
  u0_regbank/u2_reg26/mem_reg_5_
  u0_regbank/u2_reg26/mem_reg_6_
  u0_regbank/u2_regD4/mem_reg_0_
  u0_regbank/u3_regD4/mem_reg_0_
  u0_regbank/u3_regD4/mem_reg_1_
  u0_regbank/u4_regD4/mem_reg_0_
  u0_regbank/u4_regD4/mem_reg_1_
  u0_regbank/u4_regD4/mem_reg_2_
  u0_regx/d_di_tst_reg          
  u0_regx/d_lt_aswk_reg_0_      
  u0_regx/d_lt_aswk_reg_1_      
  u0_regx/d_lt_aswk_reg_2_      
  u0_regx/d_lt_aswk_reg_3_      
  u0_regx/d_lt_aswk_reg_4_      
  u0_regx/d_lt_aswk_reg_5_      
  u0_regx/d_lt_drp_reg          
  u0_regx/d_lt_gpi_reg_0_       
  u0_regx/d_lt_gpi_reg_1_       
  u0_regx/d_lt_gpi_reg_2_       
  u0_regx/d_lt_gpi_reg_3_       
  u0_regx/d_regx_addr_reg_0_    
  u0_regx/d_regx_addr_reg_1_    
  u0_regx/d_regx_addr_reg_2_    
  u0_regx/d_regx_addr_reg_3_    
  u0_regx/d_regx_addr_reg_4_    
  u0_regx/d_regx_addr_reg_5_    
  u0_regx/d_regx_addr_reg_6_    
  u0_regx/d_we16_reg            
  u0_regx/lt_aswk_reg_0_        
  u0_regx/lt_aswk_reg_1_        
  u0_regx/lt_aswk_reg_2_        
  u0_regx/lt_aswk_reg_3_        
  u0_regx/lt_aswk_reg_4_        
  u0_regx/lt_aswk_reg_5_        
  u0_regx/lt_drp_reg            
  u0_regx/u0_dosc_db/d_org_reg_0_
  u0_regx/u0_dosc_db/d_org_reg_1_
  u0_regx/u0_dosc_db/db_cnt_reg_0_
  u0_regx/u0_dosc_db/db_cnt_reg_1_
  u0_regx/u0_iosc_db/d_org_reg_0_
  u0_regx/u0_iosc_db/d_org_reg_1_
  u0_regx/u0_iosc_db/db_cnt_reg_0_
  u0_regx/u0_iosc_db/db_cnt_reg_1_
  u0_regx/u0_rdet_db/d_org_reg_0_
  u0_regx/u0_rdet_db/d_org_reg_1_
  u0_regx/u0_rdet_db/db_cnt_reg_0_
  u0_regx/u0_rdet_db/db_cnt_reg_1_
  u0_regx/u0_rdet_db/db_cnt_reg_2_
  u0_regx/u0_rdet_db/db_cnt_reg_3_
  u0_regx/u0_reg1A/mem_reg_0_   
  u0_regx/u0_reg1A/mem_reg_1_   
  u0_regx/u0_reg1A/mem_reg_2_   
  u0_regx/u0_reg1A/mem_reg_3_   
  u0_regx/u0_reg1A/mem_reg_4_   
  u0_regx/u0_reg1A/mem_reg_5_   
  u0_regx/u0_reg1A/mem_reg_6_   
  u0_regx/u0_reg1A/mem_reg_7_   
  u0_regx/u0_reg1B/mem_reg_0_   
  u0_regx/u0_reg1B/mem_reg_1_   
  u0_regx/u0_reg1B/mem_reg_2_   
  u0_regx/u0_reg1B/mem_reg_3_   
  u0_regx/u0_reg1B/mem_reg_4_   
  u0_regx/u0_reg1B/mem_reg_5_   
  u0_regx/u0_reg1B/mem_reg_6_   
  u0_regx/u0_reg1C/mem_reg_0_   
  u0_regx/u0_reg1C/mem_reg_1_   
  u0_regx/u0_reg1C/mem_reg_2_   
  u0_regx/u0_reg1C/mem_reg_3_   
  u0_regx/u0_reg1C/mem_reg_4_   
  u0_regx/u0_reg1C/mem_reg_5_   
  u0_regx/u0_reg1C/mem_reg_6_   
  u0_regx/u0_reg1C/mem_reg_7_   
  u0_regx/u0_reg1D/mem_reg_0_   
  u0_regx/u0_reg1D/mem_reg_1_   
  u0_regx/u0_reg1D/mem_reg_2_   
  u0_regx/u0_reg1D/mem_reg_3_   
  u0_regx/u0_reg1D/mem_reg_4_   
  u0_regx/u0_reg1D/mem_reg_5_   
  u0_regx/u0_reg1D/mem_reg_6_   
  u0_regx/u0_reg1D/mem_reg_7_   
  u0_regx/u0_reg1E/mem_reg_0_   
  u0_regx/u0_reg1E/mem_reg_1_   
  u0_regx/u0_reg1E/mem_reg_2_   
  u0_regx/u0_reg1E/mem_reg_3_   
  u0_regx/u0_reg1E/mem_reg_4_   
  u0_regx/u0_reg1E/mem_reg_5_   
  u0_regx/u0_reg1E/mem_reg_6_   
  u0_regx/u0_reg1E/mem_reg_7_   
  u0_regx/u0_reg04/mem_reg_0_   
  u0_regx/u0_reg04/mem_reg_1_   
  u0_regx/u0_reg04/mem_reg_2_   
  u0_regx/u0_reg04/mem_reg_3_   
  u0_regx/u0_reg04/mem_reg_4_   
  u0_regx/u0_reg04/mem_reg_5_   
  u0_regx/u0_reg04/mem_reg_6_   
  u0_regx/u0_reg04/mem_reg_7_   
  u0_regx/u0_reg05/mem_reg_0_   
  u0_regx/u0_reg05/mem_reg_1_   
  u0_regx/u0_reg05/mem_reg_2_   
  u0_regx/u0_reg05/mem_reg_3_   
  u0_regx/u0_reg05/mem_reg_4_   
  u0_regx/u0_reg05/mem_reg_5_   
  u0_regx/u0_reg05/mem_reg_6_   
  u0_regx/u0_reg05/mem_reg_7_   
  u0_regx/u0_reg07/mem_reg_0_   
  u0_regx/u0_reg07/mem_reg_1_   
  u0_regx/u0_reg07/mem_reg_2_   
  u0_regx/u0_reg07/mem_reg_3_   
  u0_regx/u0_reg07/mem_reg_4_   
  u0_regx/u0_reg07/mem_reg_5_   
  u0_regx/u0_reg07/mem_reg_6_   
  u0_regx/u0_reg07/mem_reg_7_   
  u0_regx/u0_reg10/mem_reg_0_   
  u0_regx/u0_reg12/mem_reg_0_   
  u0_regx/u0_reg12/mem_reg_1_   
  u0_regx/u0_reg12/mem_reg_2_   
  u0_regx/u0_reg12/mem_reg_3_   
  u0_regx/u0_reg12/mem_reg_4_   
  u0_regx/u0_reg12/mem_reg_5_   
  u0_regx/u0_reg13/mem_reg_0_   
  u0_regx/u0_reg13/mem_reg_1_   
  u0_regx/u0_reg13/mem_reg_2_   
  u0_regx/u0_reg13/mem_reg_3_   
  u0_regx/u0_reg13/mem_reg_4_   
  u0_regx/u0_reg13/mem_reg_5_   
  u0_regx/u0_reg13/mem_reg_6_   
  u0_regx/u0_reg13/mem_reg_7_   
  u0_regx/u0_reg15/mem_reg_0_   
  u0_regx/u0_reg15/mem_reg_1_   
  u0_regx/u0_reg15/mem_reg_2_   
  u0_regx/u0_reg15/mem_reg_3_   
  u0_regx/u0_reg15/mem_reg_4_   
  u0_regx/u0_reg15/mem_reg_5_   
  u0_regx/u0_reg17/mem_reg_0_   
  u0_regx/u0_reg17/mem_reg_1_   
  u0_regx/u0_reg17/mem_reg_2_   
  u0_regx/u0_reg17/mem_reg_3_   
  u0_regx/u0_reg17/mem_reg_4_   
  u0_regx/u0_reg17/mem_reg_5_   
  u0_regx/u0_reg17/mem_reg_6_   
  u0_regx/u0_reg17/mem_reg_7_   
  u0_regx/u0_reg18/mem_reg_0_   
  u0_regx/u0_reg18/mem_reg_1_   
  u0_regx/u0_reg18/mem_reg_2_   
  u0_regx/u0_reg18/mem_reg_3_   
  u0_regx/u0_reg18/mem_reg_4_   
  u0_regx/u0_reg18/mem_reg_5_   
  u0_regx/u0_reg18/mem_reg_6_   
  u0_regx/u0_reg18/mem_reg_7_   
  u0_regx/u0_reg19/mem_reg_0_   
  u0_regx/u0_reg19/mem_reg_1_   
  u0_regx/u0_reg19/mem_reg_2_   
  u0_regx/u0_reg19/mem_reg_3_   
  u0_regx/u0_reg19/mem_reg_4_   
  u0_regx/u0_reg19/mem_reg_5_   
  u0_regx/u0_reg19/mem_reg_6_   
  u0_regx/u0_reg19/mem_reg_7_   
  u0_regx/u0_sbov_db/d_org_reg_0_
  u0_regx/u0_sbov_db/d_org_reg_1_
  u0_regx/u0_sbov_db/db_cnt_reg_0_
  u0_regx/u0_sbov_db/db_cnt_reg_1_
  u0_regx/u0_sbov_db/db_cnt_reg_2_
  u0_regx/u0_sbov_db/db_cnt_reg_3_
  u0_regx/u0_tmp18/mem_reg_0_   
  u0_regx/u0_tmp18/mem_reg_1_   
  u0_regx/u0_tmp18/mem_reg_2_   
  u0_regx/u0_tmp18/mem_reg_3_   
  u0_regx/u0_tmp18/mem_reg_4_   
  u0_regx/u0_tmp18/mem_reg_5_   
  u0_regx/u0_tmp18/mem_reg_6_   
  u0_regx/u0_tmp18/mem_reg_7_   
  u0_regx/u0_ts_db/d_org_reg_0_ 
  u0_regx/u0_ts_db/d_org_reg_1_ 
  u0_regx/u0_ts_db/db_cnt_reg_0_
  u0_regx/u0_ts_db/db_cnt_reg_1_
  u0_regx/u0_xana_db/d_org_reg_0_
  u0_regx/u0_xana_db/d_org_reg_1_
  u0_regx/u0_xana_db/db_cnt_reg_0_
  u0_regx/u0_xana_db/db_cnt_reg_1_
  u0_regx/u1_reg15/mem_reg_0_   
  u0_regx/u1_reg15/mem_reg_1_   
  u0_regx/u1_reg15/mem_reg_2_   
  u0_regx/u1_reg15/mem_reg_3_   
  u0_regx/u1_reg15/mem_reg_4_   
  u0_regx/u1_reg15/mem_reg_5_   
  u0_regx/u1_xana_db/d_org_reg_0_
  u0_regx/u1_xana_db/d_org_reg_1_
  u0_regx/u1_xana_db/db_cnt_reg_0_
  u0_regx/u1_xana_db/db_cnt_reg_1_
  u0_regx/u2_xana_db/d_org_reg_0_
  u0_regx/u2_xana_db/d_org_reg_1_
  u0_regx/u2_xana_db/db_cnt_reg_0_
  u0_regx/u2_xana_db/db_cnt_reg_1_
  u0_regx/u3_xana_db/d_org_reg_0_
  u0_regx/u3_xana_db/d_org_reg_1_
  u0_regx/u3_xana_db/db_cnt_reg_0_
  u0_regx/u3_xana_db/db_cnt_reg_1_
  u0_regx/u4_xana_db/d_org_reg_0_
  u0_regx/u4_xana_db/d_org_reg_1_
  u0_regx/u4_xana_db/db_cnt_reg_0_
  u0_regx/u4_xana_db/db_cnt_reg_1_
  u0_srambist/adr_reg_0_        
  u0_srambist/adr_reg_1_        
  u0_srambist/adr_reg_2_        
  u0_srambist/adr_reg_3_        
  u0_srambist/adr_reg_4_        
  u0_srambist/adr_reg_5_        
  u0_srambist/adr_reg_6_        
  u0_srambist/adr_reg_7_        
  u0_srambist/adr_reg_8_        
  u0_srambist/adr_reg_9_        
  u0_srambist/adr_reg_10_       
  u0_srambist/bistctl_re_reg    
  u0_srambist/busy_dly_reg      
  u0_srambist/r_bistfault_reg   
  u0_srambist/rw_sta_reg_0_     
  u0_srambist/rw_sta_reg_1_     
  u0_srambist/u0_bistctl/mem_reg_0_
  u0_srambist/u0_bistctl/mem_reg_1_
  u0_srambist/u0_bistctl/mem_reg_2_
  u0_srambist/u0_bistctl/mem_reg_3_
  u0_srambist/u0_bistctl/mem_reg_4_
  u0_srambist/u0_bistdat/mem_reg_0_
  u0_srambist/u0_bistdat/mem_reg_1_
  u0_srambist/u0_bistdat/mem_reg_2_
  u0_srambist/u0_bistdat/mem_reg_3_
  u0_srambist/u0_bistdat/mem_reg_4_
  u0_srambist/u0_bistdat/mem_reg_5_
  u0_srambist/u0_bistdat/mem_reg_6_
  u0_srambist/u0_bistdat/mem_reg_7_
  u0_srambist/u0_bistfault/mem_reg_0_
  u0_updphy/cclow_cnt_reg_0_    
  u0_updphy/cclow_cnt_reg_1_    
  u0_updphy/cclow_cnt_reg_2_    
  u0_updphy/cclow_cnt_reg_3_    
  u0_updphy/cclow_cnt_reg_4_    
  u0_updphy/cclow_cnt_reg_5_    
  u0_updphy/cclow_cnt_reg_6_    
  u0_updphy/cclow_cnt_reg_7_    
  u0_updphy/cclow_cnt_reg_8_    
  u0_updphy/d_cc_reg_0_         
  u0_updphy/d_cc_reg_1_         
  u0_updphy/u0_phycrc/crc32_r_reg_0_
  u0_updphy/u0_phycrc/crc32_r_reg_1_
  u0_updphy/u0_phycrc/crc32_r_reg_2_
  u0_updphy/u0_phycrc/crc32_r_reg_3_
  u0_updphy/u0_phycrc/crc32_r_reg_4_
  u0_updphy/u0_phycrc/crc32_r_reg_5_
  u0_updphy/u0_phycrc/crc32_r_reg_6_
  u0_updphy/u0_phycrc/crc32_r_reg_7_
  u0_updphy/u0_phycrc/crc32_r_reg_8_
  u0_updphy/u0_phycrc/crc32_r_reg_9_
  u0_updphy/u0_phycrc/crc32_r_reg_10_
  u0_updphy/u0_phycrc/crc32_r_reg_11_
  u0_updphy/u0_phycrc/crc32_r_reg_12_
  u0_updphy/u0_phycrc/crc32_r_reg_13_
  u0_updphy/u0_phycrc/crc32_r_reg_14_
  u0_updphy/u0_phycrc/crc32_r_reg_15_
  u0_updphy/u0_phycrc/crc32_r_reg_16_
  u0_updphy/u0_phycrc/crc32_r_reg_17_
  u0_updphy/u0_phycrc/crc32_r_reg_18_
  u0_updphy/u0_phycrc/crc32_r_reg_19_
  u0_updphy/u0_phycrc/crc32_r_reg_20_
  u0_updphy/u0_phycrc/crc32_r_reg_21_
  u0_updphy/u0_phycrc/crc32_r_reg_22_
  u0_updphy/u0_phycrc/crc32_r_reg_23_
  u0_updphy/u0_phycrc/crc32_r_reg_24_
  u0_updphy/u0_phycrc/crc32_r_reg_25_
  u0_updphy/u0_phycrc/crc32_r_reg_26_
  u0_updphy/u0_phycrc/crc32_r_reg_27_
  u0_updphy/u0_phycrc/crc32_r_reg_28_
  u0_updphy/u0_phycrc/crc32_r_reg_29_
  u0_updphy/u0_phycrc/crc32_r_reg_30_
  u0_updphy/u0_phycrc/crc32_r_reg_31_
  u0_updphy/u0_phyff/locked_reg 
  u0_updphy/u0_phyff/mem_reg_0__0_
  u0_updphy/u0_phyff/mem_reg_0__1_
  u0_updphy/u0_phyff/mem_reg_0__2_
  u0_updphy/u0_phyff/mem_reg_0__3_
  u0_updphy/u0_phyff/mem_reg_0__4_
  u0_updphy/u0_phyff/mem_reg_0__5_
  u0_updphy/u0_phyff/mem_reg_0__6_
  u0_updphy/u0_phyff/mem_reg_0__7_
  u0_updphy/u0_phyff/mem_reg_1__0_
  u0_updphy/u0_phyff/mem_reg_1__1_
  u0_updphy/u0_phyff/mem_reg_1__2_
  u0_updphy/u0_phyff/mem_reg_1__3_
  u0_updphy/u0_phyff/mem_reg_1__4_
  u0_updphy/u0_phyff/mem_reg_1__5_
  u0_updphy/u0_phyff/mem_reg_1__6_
  u0_updphy/u0_phyff/mem_reg_1__7_
  u0_updphy/u0_phyff/mem_reg_2__0_
  u0_updphy/u0_phyff/mem_reg_2__1_
  u0_updphy/u0_phyff/mem_reg_2__2_
  u0_updphy/u0_phyff/mem_reg_2__3_
  u0_updphy/u0_phyff/mem_reg_2__4_
  u0_updphy/u0_phyff/mem_reg_2__5_
  u0_updphy/u0_phyff/mem_reg_2__6_
  u0_updphy/u0_phyff/mem_reg_2__7_
  u0_updphy/u0_phyff/mem_reg_3__0_
  u0_updphy/u0_phyff/mem_reg_3__1_
  u0_updphy/u0_phyff/mem_reg_3__2_
  u0_updphy/u0_phyff/mem_reg_3__3_
  u0_updphy/u0_phyff/mem_reg_3__4_
  u0_updphy/u0_phyff/mem_reg_3__5_
  u0_updphy/u0_phyff/mem_reg_3__6_
  u0_updphy/u0_phyff/mem_reg_3__7_
  u0_updphy/u0_phyff/mem_reg_4__0_
  u0_updphy/u0_phyff/mem_reg_4__1_
  u0_updphy/u0_phyff/mem_reg_4__2_
  u0_updphy/u0_phyff/mem_reg_4__3_
  u0_updphy/u0_phyff/mem_reg_4__4_
  u0_updphy/u0_phyff/mem_reg_4__5_
  u0_updphy/u0_phyff/mem_reg_4__6_
  u0_updphy/u0_phyff/mem_reg_4__7_
  u0_updphy/u0_phyff/mem_reg_5__0_
  u0_updphy/u0_phyff/mem_reg_5__1_
  u0_updphy/u0_phyff/mem_reg_5__2_
  u0_updphy/u0_phyff/mem_reg_5__3_
  u0_updphy/u0_phyff/mem_reg_5__4_
  u0_updphy/u0_phyff/mem_reg_5__5_
  u0_updphy/u0_phyff/mem_reg_5__6_
  u0_updphy/u0_phyff/mem_reg_5__7_
  u0_updphy/u0_phyff/mem_reg_6__0_
  u0_updphy/u0_phyff/mem_reg_6__1_
  u0_updphy/u0_phyff/mem_reg_6__2_
  u0_updphy/u0_phyff/mem_reg_6__3_
  u0_updphy/u0_phyff/mem_reg_6__4_
  u0_updphy/u0_phyff/mem_reg_6__5_
  u0_updphy/u0_phyff/mem_reg_6__6_
  u0_updphy/u0_phyff/mem_reg_6__7_
  u0_updphy/u0_phyff/mem_reg_7__0_
  u0_updphy/u0_phyff/mem_reg_7__1_
  u0_updphy/u0_phyff/mem_reg_7__2_
  u0_updphy/u0_phyff/mem_reg_7__3_
  u0_updphy/u0_phyff/mem_reg_7__4_
  u0_updphy/u0_phyff/mem_reg_7__5_
  u0_updphy/u0_phyff/mem_reg_7__6_
  u0_updphy/u0_phyff/mem_reg_7__7_
  u0_updphy/u0_phyff/mem_reg_8__0_
  u0_updphy/u0_phyff/mem_reg_8__1_
  u0_updphy/u0_phyff/mem_reg_8__2_
  u0_updphy/u0_phyff/mem_reg_8__3_
  u0_updphy/u0_phyff/mem_reg_8__4_
  u0_updphy/u0_phyff/mem_reg_8__5_
  u0_updphy/u0_phyff/mem_reg_8__6_
  u0_updphy/u0_phyff/mem_reg_8__7_
  u0_updphy/u0_phyff/mem_reg_9__0_
  u0_updphy/u0_phyff/mem_reg_9__1_
  u0_updphy/u0_phyff/mem_reg_9__2_
  u0_updphy/u0_phyff/mem_reg_9__3_
  u0_updphy/u0_phyff/mem_reg_9__4_
  u0_updphy/u0_phyff/mem_reg_9__5_
  u0_updphy/u0_phyff/mem_reg_9__6_
  u0_updphy/u0_phyff/mem_reg_9__7_
  u0_updphy/u0_phyff/mem_reg_10__0_
  u0_updphy/u0_phyff/mem_reg_10__1_
  u0_updphy/u0_phyff/mem_reg_10__2_
  u0_updphy/u0_phyff/mem_reg_10__3_
  u0_updphy/u0_phyff/mem_reg_10__4_
  u0_updphy/u0_phyff/mem_reg_10__5_
  u0_updphy/u0_phyff/mem_reg_10__6_
  u0_updphy/u0_phyff/mem_reg_10__7_
  u0_updphy/u0_phyff/mem_reg_11__0_
  u0_updphy/u0_phyff/mem_reg_11__1_
  u0_updphy/u0_phyff/mem_reg_11__2_
  u0_updphy/u0_phyff/mem_reg_11__3_
  u0_updphy/u0_phyff/mem_reg_11__4_
  u0_updphy/u0_phyff/mem_reg_11__5_
  u0_updphy/u0_phyff/mem_reg_11__6_
  u0_updphy/u0_phyff/mem_reg_11__7_
  u0_updphy/u0_phyff/mem_reg_12__0_
  u0_updphy/u0_phyff/mem_reg_12__1_
  u0_updphy/u0_phyff/mem_reg_12__2_
  u0_updphy/u0_phyff/mem_reg_12__3_
  u0_updphy/u0_phyff/mem_reg_12__4_
  u0_updphy/u0_phyff/mem_reg_12__5_
  u0_updphy/u0_phyff/mem_reg_12__6_
  u0_updphy/u0_phyff/mem_reg_12__7_
  u0_updphy/u0_phyff/mem_reg_13__0_
  u0_updphy/u0_phyff/mem_reg_13__1_
  u0_updphy/u0_phyff/mem_reg_13__2_
  u0_updphy/u0_phyff/mem_reg_13__3_
  u0_updphy/u0_phyff/mem_reg_13__4_
  u0_updphy/u0_phyff/mem_reg_13__5_
  u0_updphy/u0_phyff/mem_reg_13__6_
  u0_updphy/u0_phyff/mem_reg_13__7_
  u0_updphy/u0_phyff/mem_reg_14__0_
  u0_updphy/u0_phyff/mem_reg_14__1_
  u0_updphy/u0_phyff/mem_reg_14__2_
  u0_updphy/u0_phyff/mem_reg_14__3_
  u0_updphy/u0_phyff/mem_reg_14__4_
  u0_updphy/u0_phyff/mem_reg_14__5_
  u0_updphy/u0_phyff/mem_reg_14__6_
  u0_updphy/u0_phyff/mem_reg_14__7_
  u0_updphy/u0_phyff/mem_reg_15__0_
  u0_updphy/u0_phyff/mem_reg_15__1_
  u0_updphy/u0_phyff/mem_reg_15__2_
  u0_updphy/u0_phyff/mem_reg_15__3_
  u0_updphy/u0_phyff/mem_reg_15__4_
  u0_updphy/u0_phyff/mem_reg_15__5_
  u0_updphy/u0_phyff/mem_reg_15__6_
  u0_updphy/u0_phyff/mem_reg_15__7_
  u0_updphy/u0_phyff/mem_reg_16__0_
  u0_updphy/u0_phyff/mem_reg_16__1_
  u0_updphy/u0_phyff/mem_reg_16__2_
  u0_updphy/u0_phyff/mem_reg_16__3_
  u0_updphy/u0_phyff/mem_reg_16__4_
  u0_updphy/u0_phyff/mem_reg_16__5_
  u0_updphy/u0_phyff/mem_reg_16__6_
  u0_updphy/u0_phyff/mem_reg_16__7_
  u0_updphy/u0_phyff/mem_reg_17__0_
  u0_updphy/u0_phyff/mem_reg_17__1_
  u0_updphy/u0_phyff/mem_reg_17__2_
  u0_updphy/u0_phyff/mem_reg_17__3_
  u0_updphy/u0_phyff/mem_reg_17__4_
  u0_updphy/u0_phyff/mem_reg_17__5_
  u0_updphy/u0_phyff/mem_reg_17__6_
  u0_updphy/u0_phyff/mem_reg_17__7_
  u0_updphy/u0_phyff/mem_reg_18__0_
  u0_updphy/u0_phyff/mem_reg_18__1_
  u0_updphy/u0_phyff/mem_reg_18__2_
  u0_updphy/u0_phyff/mem_reg_18__3_
  u0_updphy/u0_phyff/mem_reg_18__4_
  u0_updphy/u0_phyff/mem_reg_18__5_
  u0_updphy/u0_phyff/mem_reg_18__6_
  u0_updphy/u0_phyff/mem_reg_18__7_
  u0_updphy/u0_phyff/mem_reg_19__0_
  u0_updphy/u0_phyff/mem_reg_19__1_
  u0_updphy/u0_phyff/mem_reg_19__2_
  u0_updphy/u0_phyff/mem_reg_19__3_
  u0_updphy/u0_phyff/mem_reg_19__4_
  u0_updphy/u0_phyff/mem_reg_19__5_
  u0_updphy/u0_phyff/mem_reg_19__6_
  u0_updphy/u0_phyff/mem_reg_19__7_
  u0_updphy/u0_phyff/mem_reg_20__0_
  u0_updphy/u0_phyff/mem_reg_20__1_
  u0_updphy/u0_phyff/mem_reg_20__2_
  u0_updphy/u0_phyff/mem_reg_20__3_
  u0_updphy/u0_phyff/mem_reg_20__4_
  u0_updphy/u0_phyff/mem_reg_20__5_
  u0_updphy/u0_phyff/mem_reg_20__6_
  u0_updphy/u0_phyff/mem_reg_20__7_
  u0_updphy/u0_phyff/mem_reg_21__0_
  u0_updphy/u0_phyff/mem_reg_21__1_
  u0_updphy/u0_phyff/mem_reg_21__2_
  u0_updphy/u0_phyff/mem_reg_21__3_
  u0_updphy/u0_phyff/mem_reg_21__4_
  u0_updphy/u0_phyff/mem_reg_21__5_
  u0_updphy/u0_phyff/mem_reg_21__6_
  u0_updphy/u0_phyff/mem_reg_21__7_
  u0_updphy/u0_phyff/mem_reg_22__0_
  u0_updphy/u0_phyff/mem_reg_22__1_
  u0_updphy/u0_phyff/mem_reg_22__2_
  u0_updphy/u0_phyff/mem_reg_22__3_
  u0_updphy/u0_phyff/mem_reg_22__4_
  u0_updphy/u0_phyff/mem_reg_22__5_
  u0_updphy/u0_phyff/mem_reg_22__6_
  u0_updphy/u0_phyff/mem_reg_22__7_
  u0_updphy/u0_phyff/mem_reg_23__0_
  u0_updphy/u0_phyff/mem_reg_23__1_
  u0_updphy/u0_phyff/mem_reg_23__2_
  u0_updphy/u0_phyff/mem_reg_23__3_
  u0_updphy/u0_phyff/mem_reg_23__4_
  u0_updphy/u0_phyff/mem_reg_23__5_
  u0_updphy/u0_phyff/mem_reg_23__6_
  u0_updphy/u0_phyff/mem_reg_23__7_
  u0_updphy/u0_phyff/mem_reg_24__0_
  u0_updphy/u0_phyff/mem_reg_24__1_
  u0_updphy/u0_phyff/mem_reg_24__2_
  u0_updphy/u0_phyff/mem_reg_24__3_
  u0_updphy/u0_phyff/mem_reg_24__4_
  u0_updphy/u0_phyff/mem_reg_24__5_
  u0_updphy/u0_phyff/mem_reg_24__6_
  u0_updphy/u0_phyff/mem_reg_24__7_
  u0_updphy/u0_phyff/mem_reg_25__0_
  u0_updphy/u0_phyff/mem_reg_25__1_
  u0_updphy/u0_phyff/mem_reg_25__2_
  u0_updphy/u0_phyff/mem_reg_25__3_
  u0_updphy/u0_phyff/mem_reg_25__4_
  u0_updphy/u0_phyff/mem_reg_25__5_
  u0_updphy/u0_phyff/mem_reg_25__6_
  u0_updphy/u0_phyff/mem_reg_25__7_
  u0_updphy/u0_phyff/mem_reg_26__0_
  u0_updphy/u0_phyff/mem_reg_26__1_
  u0_updphy/u0_phyff/mem_reg_26__2_
  u0_updphy/u0_phyff/mem_reg_26__3_
  u0_updphy/u0_phyff/mem_reg_26__4_
  u0_updphy/u0_phyff/mem_reg_26__5_
  u0_updphy/u0_phyff/mem_reg_26__6_
  u0_updphy/u0_phyff/mem_reg_26__7_
  u0_updphy/u0_phyff/mem_reg_27__0_
  u0_updphy/u0_phyff/mem_reg_27__1_
  u0_updphy/u0_phyff/mem_reg_27__2_
  u0_updphy/u0_phyff/mem_reg_27__3_
  u0_updphy/u0_phyff/mem_reg_27__4_
  u0_updphy/u0_phyff/mem_reg_27__5_
  u0_updphy/u0_phyff/mem_reg_27__6_
  u0_updphy/u0_phyff/mem_reg_27__7_
  u0_updphy/u0_phyff/mem_reg_28__0_
  u0_updphy/u0_phyff/mem_reg_28__1_
  u0_updphy/u0_phyff/mem_reg_28__2_
  u0_updphy/u0_phyff/mem_reg_28__3_
  u0_updphy/u0_phyff/mem_reg_28__4_
  u0_updphy/u0_phyff/mem_reg_28__5_
  u0_updphy/u0_phyff/mem_reg_28__6_
  u0_updphy/u0_phyff/mem_reg_28__7_
  u0_updphy/u0_phyff/mem_reg_29__0_
  u0_updphy/u0_phyff/mem_reg_29__1_
  u0_updphy/u0_phyff/mem_reg_29__2_
  u0_updphy/u0_phyff/mem_reg_29__3_
  u0_updphy/u0_phyff/mem_reg_29__4_
  u0_updphy/u0_phyff/mem_reg_29__5_
  u0_updphy/u0_phyff/mem_reg_29__6_
  u0_updphy/u0_phyff/mem_reg_29__7_
  u0_updphy/u0_phyff/mem_reg_30__0_
  u0_updphy/u0_phyff/mem_reg_30__1_
  u0_updphy/u0_phyff/mem_reg_30__2_
  u0_updphy/u0_phyff/mem_reg_30__3_
  u0_updphy/u0_phyff/mem_reg_30__4_
  u0_updphy/u0_phyff/mem_reg_30__5_
  u0_updphy/u0_phyff/mem_reg_30__6_
  u0_updphy/u0_phyff/mem_reg_30__7_
  u0_updphy/u0_phyff/mem_reg_31__0_
  u0_updphy/u0_phyff/mem_reg_31__1_
  u0_updphy/u0_phyff/mem_reg_31__2_
  u0_updphy/u0_phyff/mem_reg_31__3_
  u0_updphy/u0_phyff/mem_reg_31__4_
  u0_updphy/u0_phyff/mem_reg_31__5_
  u0_updphy/u0_phyff/mem_reg_31__6_
  u0_updphy/u0_phyff/mem_reg_31__7_
  u0_updphy/u0_phyff/mem_reg_32__0_
  u0_updphy/u0_phyff/mem_reg_32__1_
  u0_updphy/u0_phyff/mem_reg_32__2_
  u0_updphy/u0_phyff/mem_reg_32__3_
  u0_updphy/u0_phyff/mem_reg_32__4_
  u0_updphy/u0_phyff/mem_reg_32__5_
  u0_updphy/u0_phyff/mem_reg_32__6_
  u0_updphy/u0_phyff/mem_reg_32__7_
  u0_updphy/u0_phyff/mem_reg_33__0_
  u0_updphy/u0_phyff/mem_reg_33__1_
  u0_updphy/u0_phyff/mem_reg_33__2_
  u0_updphy/u0_phyff/mem_reg_33__3_
  u0_updphy/u0_phyff/mem_reg_33__4_
  u0_updphy/u0_phyff/mem_reg_33__5_
  u0_updphy/u0_phyff/mem_reg_33__6_
  u0_updphy/u0_phyff/mem_reg_33__7_
  u0_updphy/u0_phyff/pshptr_reg_0_
  u0_updphy/u0_phyff/pshptr_reg_1_
  u0_updphy/u0_phyff/pshptr_reg_2_
  u0_updphy/u0_phyff/pshptr_reg_3_
  u0_updphy/u0_phyff/pshptr_reg_4_
  u0_updphy/u0_phyff/pshptr_reg_5_
  u0_updphy/u0_phyidd/ccidle_reg
  u0_updphy/u0_phyidd/ntrancnt_reg_0_
  u0_updphy/u0_phyidd/ntrancnt_reg_1_
  u0_updphy/u0_phyidd/trans0_reg_0_
  u0_updphy/u0_phyidd/trans0_reg_1_
  u0_updphy/u0_phyidd/trans0_reg_2_
  u0_updphy/u0_phyidd/trans0_reg_3_
  u0_updphy/u0_phyidd/trans0_reg_4_
  u0_updphy/u0_phyidd/trans0_reg_5_
  u0_updphy/u0_phyidd/trans0_reg_6_
  u0_updphy/u0_phyidd/trans0_reg_7_
  u0_updphy/u0_phyidd/trans1_reg_0_
  u0_updphy/u0_phyidd/trans1_reg_1_
  u0_updphy/u0_phyidd/trans1_reg_2_
  u0_updphy/u0_phyidd/trans1_reg_3_
  u0_updphy/u0_phyidd/trans1_reg_4_
  u0_updphy/u0_phyidd/trans1_reg_5_
  u0_updphy/u0_phyidd/trans1_reg_6_
  u0_updphy/u0_phyidd/trans1_reg_7_
  u0_updphy/u0_phyidd/ttranwin_reg_0_
  u0_updphy/u0_phyidd/ttranwin_reg_1_
  u0_updphy/u0_phyidd/ttranwin_reg_2_
  u0_updphy/u0_phyidd/ttranwin_reg_3_
  u0_updphy/u0_phyidd/ttranwin_reg_4_
  u0_updphy/u0_phyidd/ttranwin_reg_5_
  u0_updphy/u0_phyidd/ttranwin_reg_6_
  u0_updphy/u0_phyidd/ttranwin_reg_7_
  u0_updphy/u0_phyrx/bcnt_reg_0_
  u0_updphy/u0_phyrx/bcnt_reg_1_
  u0_updphy/u0_phyrx/bcnt_reg_2_
  u0_updphy/u0_phyrx/cccnt_reg_0_
  u0_updphy/u0_phyrx/cccnt_reg_1_
  u0_updphy/u0_phyrx/cccnt_reg_2_
  u0_updphy/u0_phyrx/cccnt_reg_3_
  u0_updphy/u0_phyrx/cccnt_reg_4_
  u0_updphy/u0_phyrx/cccnt_reg_5_
  u0_updphy/u0_phyrx/cs_bmni_reg_0_
  u0_updphy/u0_phyrx/cs_bmni_reg_1_
  u0_updphy/u0_phyrx/cs_bmni_reg_2_
  u0_updphy/u0_phyrx/cs_bmni_reg_3_
  u0_updphy/u0_phyrx/cs_dat4b_reg_0_
  u0_updphy/u0_phyrx/cs_dat4b_reg_1_
  u0_updphy/u0_phyrx/cs_dat4b_reg_2_
  u0_updphy/u0_phyrx/cs_dat4b_reg_3_
  u0_updphy/u0_phyrx/cs_dat4b_reg_4_
  u0_updphy/u0_phyrx/cs_dat5b_reg_0_
  u0_updphy/u0_phyrx/cs_dat5b_reg_1_
  u0_updphy/u0_phyrx/cs_dat5b_reg_2_
  u0_updphy/u0_phyrx/cs_dat5b_reg_3_
  u0_updphy/u0_phyrx/ordsbuf_reg_0_
  u0_updphy/u0_phyrx/ordsbuf_reg_1_
  u0_updphy/u0_phyrx/ordsbuf_reg_2_
  u0_updphy/u0_phyrx/ordsbuf_reg_3_
  u0_updphy/u0_phyrx/ordsbuf_reg_4_
  u0_updphy/u0_phyrx/ordsbuf_reg_5_
  u0_updphy/u0_phyrx/ordsbuf_reg_6_
  u0_updphy/u0_phyrx/ordsbuf_reg_7_
  u0_updphy/u0_phyrx/shrtrans_reg
  u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_0_
  u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_1_
  u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_2_
  u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_3_
  u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_4_
  u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_5_
  u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_0_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_1_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_2_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_3_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_4_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_5_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_0_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_1_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_2_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_3_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_4_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_5_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_6_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_7_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_0_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_1_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_2_
  u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_3_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_1_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_3_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_4_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_5_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_6_
  u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_7_
  u0_updphy/u0_phytx/bitcnt_reg_0_
  u0_updphy/u0_phytx/bitcnt_reg_1_
  u0_updphy/u0_phytx/bitcnt_reg_2_
  u0_updphy/u0_phytx/bitcnt_reg_3_
  u0_updphy/u0_phytx/bytcnt_reg_0_
  u0_updphy/u0_phytx/bytcnt_reg_1_
  u0_updphy/u0_phytx/bytcnt_reg_2_
  u0_updphy/u0_phytx/bytcnt_reg_3_
  u0_updphy/u0_phytx/bytcnt_reg_4_
  u0_updphy/u0_phytx/cs_txph_reg_0_
  u0_updphy/u0_phytx/cs_txph_reg_1_
  u0_updphy/u0_phytx/cs_txph_reg_2_
  u0_updphy/u0_phytx/hinib_reg  
  u0_updphy/u0_phytx/ptx_cc_reg 
  u0_updphy/u0_sqlch_db/d_org_reg_0_
  u0_updphy/u0_sqlch_db/d_org_reg_1_
  u0_updphy/u0_sqlch_db/db_cnt_reg_0_
  u0_updphy/u0_sqlch_db/db_cnt_reg_1_
  u0_updphy/u0_sqlch_db/db_cnt_reg_2_
  u0_updphy/u0_updprl/CpMsgId_reg_0_
  u0_updphy/u0_updprl/CpMsgId_reg_1_
  u0_updphy/u0_updprl/CpMsgId_reg_2_
  u0_updphy/u0_updprl/c0_adr_reg_0_
  u0_updphy/u0_updprl/c0_adr_reg_1_
  u0_updphy/u0_updprl/c0_adr_reg_2_
  u0_updphy/u0_updprl/c0_adr_reg_3_
  u0_updphy/u0_updprl/c0_adr_reg_4_
  u0_updphy/u0_updprl/c0_adr_reg_5_
  u0_updphy/u0_updprl/c0_adr_reg_6_
  u0_updphy/u0_updprl/c0_adr_reg_7_
  u0_updphy/u0_updprl/c0_cnt_reg_0_
  u0_updphy/u0_updprl/c0_cnt_reg_1_
  u0_updphy/u0_updprl/c0_cnt_reg_2_
  u0_updphy/u0_updprl/c0_cnt_reg_3_
  u0_updphy/u0_updprl/c0_cnt_reg_4_
  u0_updphy/u0_updprl/c0_cnt_reg_5_
  u0_updphy/u0_updprl/c0_cnt_reg_6_
  u0_updphy/u0_updprl/c0_cnt_reg_7_
  u0_updphy/u0_updprl/c0_cnt_reg_8_
  u0_updphy/u0_updprl/c0_iop_reg
  u0_updphy/u0_updprl/canyon_m0_reg
  u0_updphy/u0_updprl/cs_prcl_reg_0_
  u0_updphy/u0_updprl/cs_prcl_reg_1_
  u0_updphy/u0_updprl/cs_prcl_reg_2_
  u0_updphy/u0_updprl/cs_prcl_reg_3_
  u0_updphy/u0_updprl/txbuf_reg_0_
  u0_updphy/u0_updprl/txbuf_reg_1_
  u0_updphy/u0_updprl/txbuf_reg_2_
  u0_updphy/u0_updprl/txbuf_reg_3_
  u0_updphy/u0_updprl/txbuf_reg_4_
  u0_updphy/u0_updprl/txbuf_reg_5_
  u0_updphy/u0_updprl/txbuf_reg_6_
  u0_updphy/u0_updprl/txbuf_reg_7_
  u0_updphy/u0_updprl/u0_PrlTimer/ena_reg
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_0_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_1_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_2_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_3_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_4_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_5_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_6_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_7_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_8_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_9_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_10_
  u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_11_
  u0_regx/u1_reg1C/mem_reg_0_   

  Scan signals:
    test_scan_enable: U0_SCAN_EN (hookup pin: U0_SCAN_EN/Y, sense: non_inverted)
    test_scan_in: DI_GPIO[1] (no hookup pin)
    test_scan_out: DO_GPIO[6] (no hookup pin)


****************************************

No user-defined segments


No multibit segments


****************************************

No cells have scan true

No cells have scan false


No tristate disabling will be performed.

No bidirectionals.


************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

1
set_dft_configuration -connect_clock_gating enable
Accepted dft configuration specification.
1
#---------- stitch the scan cells ----------
insert_dft
Warning: A non-unate path in clock network for clock 'dft_clk'
 from pin 'u0_regbank/U466/Y' is detected. (TIM-052)

Information: Starting test design rule checking. (TEST-222)
Warning: Violations occurred during test design rule checking. (TEST-124)
Information: Test design rule checking completed. (TEST-123)
  Architecting Scan Chains
  Inserting Scan Cells
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Warning: Design 'core_a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: A non-unate path in clock network for clock 'dft_clk'
 from pin 'u0_regbank/U466/Y' is detected. (TIM-052)

1
list_test_modes
Test Modes
==========

	Name: Internal_scan
	Type: InternalTest
	Focus:

	Name: Mission_mode
	Type: Normal

#---------- postscan drc ---------- 
#  dft_drc -verbose ;# > rpt/dft_drc_postscan.rpt
dft_drc -coverage -sample 1
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock PIs off failed to allow transparency of nonscan DLAT r_lt_gpi_reg_2_. (C3-1)
Information: There are 3 other cells with the same violation. (TEST-171)
 Warning: Clock DI_GPIO[4] can capture new data on TE input XC of DFF u0_ictlr/ck_n_reg_0_. (C6-1)
         Source of violation: input C of DFF u0_ictlr/cs_ft_reg_3_.
Information: There are 22 other cells with the same violation. (TEST-171)
 Warning: Clock input XG of nonscan DLAT r_lt_gpi_reg_2_ cannot capture data. (C16-1)
Information: There are 3 other cells with the same violation. (TEST-171)
 Warning: Clock DI_GPIO[4] is connected to primary output SRAM_CLK. (C17-1)
 Warning: Path from clock DI_GPIO[4] to PO SRAM_CLK affected by new captured data. (C18-1)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_MCLK_ICG has constant 1 value. (TEST-505)
Information: There are 6 other cells with the same violation. (TEST-171)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 40

-----------------------------------------------------------------

33 CLOCK VIOLATIONS
     4 No latch transparency when clocks off violations (C3)
    23 Trailing edge port captured data affected by new capture violations (C6)
     4 Nonscan cell port unable to capture violations (C16)
     1 Clock connected to primary output violation (C17)
     1 Clock connected to primary output affected by new capture violation (C18)

7 OTHER VIOLATIONS
     7 Cell is constant 1 violations (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  374 out of 3592 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   4 cells have test design rule violations
      *   7 cells have constant 1 value
      * 340 cells are clock gating cells
      *  23 cells have capture violations
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *3218 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 163276 faults were added to fault list.
 Fault sampling finished: #faults reduced from 163276 to 1678
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=1349, abort_limit=10...
 0             499    849         1/0/0    46.12%      0.03
 0             179    669         2/0/0    56.84%      0.04
 0             130    539         2/0/0    64.61%      0.06
 0              74    465         2/0/0    69.04%      0.08
 0              84    380         2/1/0    74.06%      0.10
 0              58    320         4/1/1    77.62%      0.12
 0              47    273         4/1/4    80.43%      0.15
 0              49    223         5/1/6    83.41%      0.16
 0              41    182         5/1/9    85.87%      0.19
 0              41    140         6/1/9    88.38%      0.20
 0              43     95        7/2/10    91.01%      0.22
 0              33     62        7/2/10    92.99%      0.24
 0              34     25        9/3/11    95.14%      0.25
 0              14     11        9/3/11    95.98%      0.26
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1599
 Possibly detected                PT          0
 Undetectable                     UD         12
 ATPG untestable                  AU         56
 Not detected                     ND         11
 -----------------------------------------------
 total faults                              1678
 test coverage                            95.98%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#---------- coverage ----------
report_scan_path
 
****************************************
Report : Scan path
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:58 2023
****************************************

========================================
TEST MODE: Internal_scan
VIEW     : Specification
========================================
Scan_path          ScanDataIn (h)      ScanDataOut (h)     ScanEnable (h)
---------------    ---------------     ---------------     ---------------
chain_0            DI_GPIO[0] (-)      DO_GPIO[5] (-)      DI_GPIO[2] (U0_SCAN_EN/Y)
                                                           DI_GPIO[2] (U0_SCAN_EN/Y)
chain_1            DI_GPIO[1] (-)      DO_GPIO[6] (-)      DI_GPIO[2] (U0_SCAN_EN/Y)
                                                           DI_GPIO[2] (U0_SCAN_EN/Y)

========================================
TEST MODE: Internal_scan
VIEW     : Specification
========================================
Scan_path     Cell_#    Instance_name
---------     ------    -------------
chain_0       No scan cells to report 
chain_1       No scan cells to report 

 
****************************************
Report : Scan path
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:58 2023
****************************************

========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================

========================================
AS SPECIFIED BY USER
========================================


========================================
AS BUILT BY insert_dft
========================================

Scan_path    Len   ScanDataIn  ScanDataOut ScanEnable  MasterClock SlaveClock
-----------  ----- ----------- ----------- ----------- ----------- -----------
I chain_0    1621  DI_GPIO[0]  DO_GPIO[5]  DI_GPIO[2]  DI_GPIO[4]  -
I chain_1    1620  DI_GPIO[1]  DO_GPIO[6]  DI_GPIO[2]  DI_GPIO[4]  -

========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================

========================================
AS SPECIFIED BY USER
========================================


========================================
AS BUILT BY insert_dft
========================================

Scan_path     Cell_#    Instance_name            Clocks
---------     ------    -------------            ------
I chain_0     0         u0_dacmux/u0_dac2sar/sh_rst_n_reg DI_GPIO[4] 
              1         u0_dacmux/u0_shmux/neg_dacis_reg_0_
              2         u0_dacmux/u0_shmux/neg_dacis_reg_1_
              3         u0_dacmux/u0_shmux/neg_dacis_reg_2_
              4         u0_dacmux/u0_shmux/neg_dacis_reg_3_
              5         u0_dacmux/u0_shmux/neg_dacis_reg_4_
              6         u0_dacmux/u0_shmux/neg_dacis_reg_5_
              7         u0_dacmux/u0_shmux/neg_dacis_reg_6_
              8         u0_dacmux/u0_shmux/neg_dacis_reg_7_
              9         u0_dacmux/u0_shmux/neg_dacis_reg_8_
              10        u0_dacmux/u0_shmux/neg_dacis_reg_9_
              11        u0_dacmux/u0_shmux/neg_dacis_reg_10_
              12        u0_dacmux/u0_shmux/neg_dacis_reg_11_
              13        u0_dacmux/u0_shmux/neg_dacis_reg_12_
              14        u0_dacmux/u0_shmux/neg_dacis_reg_13_
              15        u0_dacmux/u0_shmux/neg_dacis_reg_14_
              16        u0_dacmux/u0_shmux/neg_dacis_reg_15_
              17        u0_dacmux/u0_shmux/neg_dacis_reg_16_
              18        u0_dacmux/u0_shmux/neg_dacis_reg_17_
              19        u0_ictlr/ck_n_reg_0_
              20        u0_ictlr/ck_n_reg_1_
              21        u0_ictlr/cs_n_reg
              22        u0_regbank/osc_gate_n_reg_0_
              23        u0_regbank/osc_gate_n_reg_1_
              24        u0_regbank/osc_gate_n_reg_2_
              25        u0_regbank/osc_gate_n_reg_3_
              26        d_dodat_reg_0_
              27        d_dodat_reg_1_
              28        d_dodat_reg_2_
              29        d_dodat_reg_3_
              30        d_dodat_reg_4_
              31        d_dodat_reg_5_
              32        d_dodat_reg_6_
              33        d_dodat_reg_7_
              34        d_dodat_reg_8_
              35        d_dodat_reg_9_
              36        d_dodat_reg_10_
              37        d_dodat_reg_11_
              38        d_dodat_reg_12_
              39        d_dodat_reg_13_
              40        d_dodat_reg_14_
              41        d_dodat_reg_15_
              42        u0_cvctl/clk_5k_reg
              43        u0_cvctl/div20_cnt_reg_0_
              44        u0_cvctl/div20_cnt_reg_1_
              45        u0_cvctl/div20_cnt_reg_2_
              46        u0_cvctl/div20_cnt_reg_3_
              47        u0_cvctl/div20_cnt_reg_4_
              48        u0_cvctl/sdischg_cnt_reg_0_
              49        u0_cvctl/sdischg_cnt_reg_1_
              50        u0_cvctl/sdischg_cnt_reg_2_
              51        u0_cvctl/sdischg_cnt_reg_3_
              52        u0_cvctl/sdischg_cnt_reg_4_
              53        u0_cvctl/sdischg_reg
              54        u0_cvctl/u0_cv_ofsx/mem_reg_0_
              55        u0_cvctl/u0_cv_ofsx/mem_reg_1_
              56        u0_cvctl/u0_cv_ofsx/mem_reg_2_
              57        u0_cvctl/u0_cv_ofsx/mem_reg_3_
              58        u0_cvctl/u0_cv_ofsx/mem_reg_4_
              59        u0_cvctl/u0_cv_ofsx/mem_reg_5_
              60        u0_cvctl/u0_cv_ofsx/mem_reg_6_
              61        u0_cvctl/u0_cv_ofsx/mem_reg_7_
              62        u0_cvctl/u0_cvofs01/mem_reg_0_
              63        u0_cvctl/u0_cvofs01/mem_reg_1_
              64        u0_cvctl/u0_cvofs01/mem_reg_2_
              65        u0_cvctl/u0_cvofs01/mem_reg_3_
              66        u0_cvctl/u0_cvofs01/mem_reg_4_
              67        u0_cvctl/u0_cvofs01/mem_reg_5_
              68        u0_cvctl/u0_cvofs01/mem_reg_6_
              69        u0_cvctl/u0_cvofs01/mem_reg_7_
              70        u0_cvctl/u0_cvofs23/mem_reg_0_
              71        u0_cvctl/u0_cvofs23/mem_reg_1_
              72        u0_cvctl/u0_cvofs23/mem_reg_2_
              73        u0_cvctl/u0_cvofs23/mem_reg_3_
              74        u0_cvctl/u0_cvofs23/mem_reg_4_
              75        u0_cvctl/u0_cvofs23/mem_reg_5_
              76        u0_cvctl/u0_cvofs23/mem_reg_6_
              77        u0_cvctl/u0_cvofs23/mem_reg_7_
              78        u0_cvctl/u0_idac_shift/mem_reg_0_
              79        u0_cvctl/u0_idac_shift/mem_reg_1_
              80        u0_cvctl/u0_idac_shift/mem_reg_2_
              81        u0_cvctl/u0_idac_shift/mem_reg_3_
              82        u0_cvctl/u0_idac_shift/mem_reg_4_
              83        u0_cvctl/u0_idac_shift/mem_reg_5_
              84        u0_cvctl/u0_idac_shift/mem_reg_6_
              85        u0_cvctl/u0_idac_shift/mem_reg_7_
              86        u0_cvctl/u0_sdischg/mem_reg_0_
              87        u0_cvctl/u0_sdischg/mem_reg_1_
              88        u0_cvctl/u0_sdischg/mem_reg_2_
              89        u0_cvctl/u0_sdischg/mem_reg_3_
              90        u0_cvctl/u0_sdischg/mem_reg_4_
              91        u0_cvctl/u0_sdischg/mem_reg_5_
              92        u0_cvctl/u0_sdischg/mem_reg_6_
              93        u0_cvctl/u0_sdischg/mem_reg_7_
              94        u0_cvctl/u0_v_comp/mem_reg_0_
              95        u0_cvctl/u0_v_comp/mem_reg_1_
              96        u0_cvctl/u0_v_comp/mem_reg_2_
              97        u0_cvctl/u0_v_comp/mem_reg_3_
              98        u0_cvctl/u0_v_comp/mem_reg_4_
              99        u0_cvctl/u0_v_comp/mem_reg_5_
              100       u0_cvctl/u0_v_comp/mem_reg_6_
              101       u0_cvctl/u0_v_comp/mem_reg_7_
              102       u0_dacmux/dacvs_0__u0/mem_reg_0_
              103       u0_dacmux/dacvs_0__u0/mem_reg_1_
              104       u0_dacmux/dacvs_0__u0/mem_reg_2_
              105       u0_dacmux/dacvs_0__u0/mem_reg_3_
              106       u0_dacmux/dacvs_0__u0/mem_reg_4_
              107       u0_dacmux/dacvs_0__u0/mem_reg_5_
              108       u0_dacmux/dacvs_0__u0/mem_reg_6_
              109       u0_dacmux/dacvs_0__u0/mem_reg_7_
              110       u0_dacmux/dacvs_1__u0/mem_reg_0_
              111       u0_dacmux/dacvs_1__u0/mem_reg_1_
              112       u0_dacmux/dacvs_1__u0/mem_reg_2_
              113       u0_dacmux/dacvs_1__u0/mem_reg_3_
              114       u0_dacmux/dacvs_1__u0/mem_reg_4_
              115       u0_dacmux/dacvs_1__u0/mem_reg_5_
              116       u0_dacmux/dacvs_1__u0/mem_reg_6_
              117       u0_dacmux/dacvs_1__u0/mem_reg_7_
              118       u0_dacmux/dacvs_2__u0/mem_reg_0_
              119       u0_dacmux/dacvs_2__u0/mem_reg_1_
              120       u0_dacmux/dacvs_2__u0/mem_reg_2_
              121       u0_dacmux/dacvs_2__u0/mem_reg_3_
              122       u0_dacmux/dacvs_2__u0/mem_reg_4_
              123       u0_dacmux/dacvs_2__u0/mem_reg_5_
              124       u0_dacmux/dacvs_2__u0/mem_reg_6_
              125       u0_dacmux/dacvs_2__u0/mem_reg_7_
              126       u0_dacmux/dacvs_3__u0/mem_reg_0_
              127       u0_dacmux/dacvs_3__u0/mem_reg_1_
              128       u0_dacmux/dacvs_3__u0/mem_reg_2_
              129       u0_dacmux/dacvs_3__u0/mem_reg_3_
              130       u0_dacmux/dacvs_3__u0/mem_reg_4_
              131       u0_dacmux/dacvs_3__u0/mem_reg_5_
              132       u0_dacmux/dacvs_3__u0/mem_reg_6_
              133       u0_dacmux/dacvs_3__u0/mem_reg_7_
              134       u0_dacmux/dacvs_4__u0/mem_reg_0_
              135       u0_dacmux/dacvs_4__u0/mem_reg_1_
              136       u0_dacmux/dacvs_4__u0/mem_reg_2_
              137       u0_dacmux/dacvs_4__u0/mem_reg_3_
              138       u0_dacmux/dacvs_4__u0/mem_reg_4_
              139       u0_dacmux/dacvs_4__u0/mem_reg_5_
              140       u0_dacmux/dacvs_4__u0/mem_reg_6_
              141       u0_dacmux/dacvs_4__u0/mem_reg_7_
              142       u0_dacmux/dacvs_5__u0/mem_reg_0_
              143       u0_dacmux/dacvs_5__u0/mem_reg_1_
              144       u0_dacmux/dacvs_5__u0/mem_reg_2_
              145       u0_dacmux/dacvs_5__u0/mem_reg_3_
              146       u0_dacmux/dacvs_5__u0/mem_reg_4_
              147       u0_dacmux/dacvs_5__u0/mem_reg_5_
              148       u0_dacmux/dacvs_5__u0/mem_reg_6_
              149       u0_dacmux/dacvs_5__u0/mem_reg_7_
              150       u0_dacmux/dacvs_6__u0/mem_reg_0_
              151       u0_dacmux/dacvs_6__u0/mem_reg_1_
              152       u0_dacmux/dacvs_6__u0/mem_reg_2_
              153       u0_dacmux/dacvs_6__u0/mem_reg_3_
              154       u0_dacmux/dacvs_6__u0/mem_reg_4_
              155       u0_dacmux/dacvs_6__u0/mem_reg_5_
              156       u0_dacmux/dacvs_6__u0/mem_reg_6_
              157       u0_dacmux/dacvs_6__u0/mem_reg_7_
              158       u0_dacmux/dacvs_7__u0/mem_reg_0_
              159       u0_dacmux/dacvs_7__u0/mem_reg_1_
              160       u0_dacmux/dacvs_7__u0/mem_reg_2_
              161       u0_dacmux/dacvs_7__u0/mem_reg_3_
              162       u0_dacmux/dacvs_7__u0/mem_reg_4_
              163       u0_dacmux/dacvs_7__u0/mem_reg_5_
              164       u0_dacmux/dacvs_7__u0/mem_reg_6_
              165       u0_dacmux/dacvs_7__u0/mem_reg_7_
              166       u0_dacmux/dacvs_8__u0/mem_reg_0_
              167       u0_dacmux/dacvs_8__u0/mem_reg_1_
              168       u0_dacmux/dacvs_8__u0/mem_reg_2_
              169       u0_dacmux/dacvs_8__u0/mem_reg_3_
              170       u0_dacmux/dacvs_8__u0/mem_reg_4_
              171       u0_dacmux/dacvs_8__u0/mem_reg_5_
              172       u0_dacmux/dacvs_8__u0/mem_reg_6_
              173       u0_dacmux/dacvs_8__u0/mem_reg_7_
              174       u0_dacmux/dacvs_9__u0/mem_reg_0_
              175       u0_dacmux/dacvs_9__u0/mem_reg_1_
              176       u0_dacmux/dacvs_9__u0/mem_reg_2_
              177       u0_dacmux/dacvs_9__u0/mem_reg_3_
              178       u0_dacmux/dacvs_9__u0/mem_reg_4_
              179       u0_dacmux/dacvs_9__u0/mem_reg_5_
              180       u0_dacmux/dacvs_9__u0/mem_reg_6_
              181       u0_dacmux/dacvs_9__u0/mem_reg_7_
              182       u0_dacmux/dacvs_10__u0/mem_reg_0_
              183       u0_dacmux/dacvs_10__u0/mem_reg_1_
              184       u0_dacmux/dacvs_10__u0/mem_reg_2_
              185       u0_dacmux/dacvs_10__u0/mem_reg_3_
              186       u0_dacmux/dacvs_10__u0/mem_reg_4_
              187       u0_dacmux/dacvs_10__u0/mem_reg_5_
              188       u0_dacmux/dacvs_10__u0/mem_reg_6_
              189       u0_dacmux/dacvs_10__u0/mem_reg_7_
              190       u0_dacmux/dacvs_11__u0/mem_reg_0_
              191       u0_dacmux/dacvs_11__u0/mem_reg_1_
              192       u0_dacmux/dacvs_11__u0/mem_reg_2_
              193       u0_dacmux/dacvs_11__u0/mem_reg_3_
              194       u0_dacmux/dacvs_11__u0/mem_reg_4_
              195       u0_dacmux/dacvs_11__u0/mem_reg_5_
              196       u0_dacmux/dacvs_11__u0/mem_reg_6_
              197       u0_dacmux/dacvs_11__u0/mem_reg_7_
              198       u0_dacmux/dacvs_12__u0/mem_reg_0_
              199       u0_dacmux/dacvs_12__u0/mem_reg_1_
              200       u0_dacmux/dacvs_12__u0/mem_reg_2_
              201       u0_dacmux/dacvs_12__u0/mem_reg_3_
              202       u0_dacmux/dacvs_12__u0/mem_reg_4_
              203       u0_dacmux/dacvs_12__u0/mem_reg_5_
              204       u0_dacmux/dacvs_12__u0/mem_reg_6_
              205       u0_dacmux/dacvs_12__u0/mem_reg_7_
              206       u0_dacmux/dacvs_13__u0/mem_reg_0_
              207       u0_dacmux/dacvs_13__u0/mem_reg_1_
              208       u0_dacmux/dacvs_13__u0/mem_reg_2_
              209       u0_dacmux/dacvs_13__u0/mem_reg_3_
              210       u0_dacmux/dacvs_13__u0/mem_reg_4_
              211       u0_dacmux/dacvs_13__u0/mem_reg_5_
              212       u0_dacmux/dacvs_13__u0/mem_reg_6_
              213       u0_dacmux/dacvs_13__u0/mem_reg_7_
              214       u0_dacmux/dacvs_14__u0/mem_reg_0_
              215       u0_dacmux/dacvs_14__u0/mem_reg_1_
              216       u0_dacmux/dacvs_14__u0/mem_reg_2_
              217       u0_dacmux/dacvs_14__u0/mem_reg_3_
              218       u0_dacmux/dacvs_14__u0/mem_reg_4_
              219       u0_dacmux/dacvs_14__u0/mem_reg_5_
              220       u0_dacmux/dacvs_14__u0/mem_reg_6_
              221       u0_dacmux/dacvs_14__u0/mem_reg_7_
              222       u0_dacmux/dacvs_15__u0/mem_reg_0_
              223       u0_dacmux/dacvs_15__u0/mem_reg_1_
              224       u0_dacmux/dacvs_15__u0/mem_reg_2_
              225       u0_dacmux/dacvs_15__u0/mem_reg_3_
              226       u0_dacmux/dacvs_15__u0/mem_reg_4_
              227       u0_dacmux/dacvs_15__u0/mem_reg_5_
              228       u0_dacmux/dacvs_15__u0/mem_reg_6_
              229       u0_dacmux/dacvs_15__u0/mem_reg_7_
              230       u0_dacmux/dacvs_16__u0/mem_reg_0_
              231       u0_dacmux/dacvs_16__u0/mem_reg_1_
              232       u0_dacmux/dacvs_16__u0/mem_reg_2_
              233       u0_dacmux/dacvs_16__u0/mem_reg_3_
              234       u0_dacmux/dacvs_16__u0/mem_reg_4_
              235       u0_dacmux/dacvs_16__u0/mem_reg_5_
              236       u0_dacmux/dacvs_16__u0/mem_reg_6_
              237       u0_dacmux/dacvs_16__u0/mem_reg_7_
              238       u0_dacmux/dacvs_17__u0/mem_reg_0_
              239       u0_dacmux/dacvs_17__u0/mem_reg_1_
              240       u0_dacmux/dacvs_17__u0/mem_reg_2_
              241       u0_dacmux/dacvs_17__u0/mem_reg_3_
              242       u0_dacmux/dacvs_17__u0/mem_reg_4_
              243       u0_dacmux/dacvs_17__u0/mem_reg_5_
              244       u0_dacmux/dacvs_17__u0/mem_reg_6_
              245       u0_dacmux/dacvs_17__u0/mem_reg_7_
              246       u0_dacmux/syn_comp_reg_0_
              247       u0_dacmux/syn_comp_reg_1_
              248       u0_dacmux/u0_adofs/mem_reg_0_
              249       u0_dacmux/u0_adofs/mem_reg_1_
              250       u0_dacmux/u0_adofs/mem_reg_2_
              251       u0_dacmux/u0_adofs/mem_reg_3_
              252       u0_dacmux/u0_adofs/mem_reg_4_
              253       u0_dacmux/u0_adofs/mem_reg_5_
              254       u0_dacmux/u0_adofs/mem_reg_6_
              255       u0_dacmux/u0_adofs/mem_reg_7_
              256       u0_dacmux/u0_cmpsta/u0/mem_reg_0_
              257       u0_dacmux/u0_cmpsta/u0/mem_reg_1_
              258       u0_dacmux/u0_cmpsta/u0/mem_reg_2_
              259       u0_dacmux/u0_cmpsta/u0/mem_reg_3_
              260       u0_dacmux/u0_cmpsta/u0/mem_reg_4_
              261       u0_dacmux/u0_cmpsta/u0/mem_reg_5_
              262       u0_dacmux/u0_cmpsta/u0/mem_reg_6_
              263       u0_dacmux/u0_cmpsta/u0/mem_reg_7_
              264       u0_dacmux/u0_compi/mem_reg_0_
              265       u0_dacmux/u0_compi/mem_reg_1_
              266       u0_dacmux/u0_compi/mem_reg_2_
              267       u0_dacmux/u0_compi/mem_reg_3_
              268       u0_dacmux/u0_compi/mem_reg_4_
              269       u0_dacmux/u0_compi/mem_reg_5_
              270       u0_dacmux/u0_compi/mem_reg_6_
              271       u0_dacmux/u0_compi/mem_reg_7_
              272       u0_dacmux/u0_compi/mem_reg_8_
              273       u0_dacmux/u0_compi/mem_reg_9_
              274       u0_dacmux/u0_compi/mem_reg_10_
              275       u0_dacmux/u0_compi/mem_reg_11_
              276       u0_dacmux/u0_compi/mem_reg_12_
              277       u0_dacmux/u0_compi/mem_reg_13_
              278       u0_dacmux/u0_compi/mem_reg_14_
              279       u0_dacmux/u0_compi/mem_reg_15_
              280       u0_dacmux/u0_compi/mem_reg_16_
              281       u0_dacmux/u0_compi/mem_reg_17_
              282       u0_dacmux/u0_dac2sar/dacnt_reg_0_
              283       u0_dacmux/u0_dac2sar/dacnt_reg_1_
              284       u0_dacmux/u0_dac2sar/dacnt_reg_2_
              285       u0_dacmux/u0_dac2sar/dacnt_reg_3_
              286       u0_dacmux/u0_dac2sar/dacnt_reg_4_
              287       u0_dacmux/u0_dac2sar/dacnt_reg_5_
              288       u0_dacmux/u0_dac2sar/dacnt_reg_6_
              289       u0_dacmux/u0_dac2sar/sarcyc_reg_0_
              290       u0_dacmux/u0_dac2sar/sarcyc_reg_1_
              291       u0_dacmux/u0_dac2sar/sarcyc_reg_2_
              292       u0_dacmux/u0_dac2sar/sarcyc_reg_3_
              293       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_
              294       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_
              295       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_
              296       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_
              297       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_
              298       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_
              299       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_
              300       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_
              301       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_
              302       u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_
              303       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_0_
              304       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_1_
              305       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_2_
              306       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_3_
              307       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_4_
              308       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_5_
              309       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_6_
              310       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_7_
              311       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_8_
              312       u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_9_
              313       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_0_
              314       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_1_
              315       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_2_
              316       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_3_
              317       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_4_
              318       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_5_
              319       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_6_
              320       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_7_
              321       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_8_
              322       u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_9_
              323       u0_dacmux/u0_dacen/mem_reg_0_
              324       u0_dacmux/u0_dacen/mem_reg_1_
              325       u0_dacmux/u0_dacen/mem_reg_2_
              326       u0_dacmux/u0_dacen/mem_reg_3_
              327       u0_dacmux/u0_dacen/mem_reg_4_
              328       u0_dacmux/u0_dacen/mem_reg_5_
              329       u0_dacmux/u0_dacen/mem_reg_6_
              330       u0_dacmux/u0_dacen/mem_reg_7_
              331       u0_dacmux/u0_daclsb/mem_reg_0_
              332       u0_dacmux/u0_daclsb/mem_reg_1_
              333       u0_dacmux/u0_daclsb/mem_reg_2_
              334       u0_dacmux/u0_daclsb/mem_reg_3_
              335       u0_dacmux/u0_daclsb/mem_reg_4_
              336       u0_dacmux/u0_daclsb/mem_reg_5_
              337       u0_dacmux/u0_dactl/mem_reg_0_
              338       u0_dacmux/u0_dactl/mem_reg_1_
              339       u0_dacmux/u0_dactl/mem_reg_2_
              340       u0_dacmux/u0_dactl/mem_reg_3_
              341       u0_dacmux/u0_dactl/mem_reg_4_
              342       u0_dacmux/u0_dactl/mem_reg_5_
              343       u0_dacmux/u0_dactl/mem_reg_6_
              344       u0_dacmux/u0_isofs/mem_reg_0_
              345       u0_dacmux/u0_isofs/mem_reg_1_
              346       u0_dacmux/u0_isofs/mem_reg_2_
              347       u0_dacmux/u0_isofs/mem_reg_3_
              348       u0_dacmux/u0_isofs/mem_reg_4_
              349       u0_dacmux/u0_isofs/mem_reg_5_
              350       u0_dacmux/u0_isofs/mem_reg_6_
              351       u0_dacmux/u0_isofs/mem_reg_7_
              352       u0_dacmux/u0_saren/mem_reg_0_
              353       u0_dacmux/u0_saren/mem_reg_1_
              354       u0_dacmux/u0_saren/mem_reg_2_
              355       u0_dacmux/u0_saren/mem_reg_3_
              356       u0_dacmux/u0_saren/mem_reg_4_
              357       u0_dacmux/u0_saren/mem_reg_5_
              358       u0_dacmux/u0_saren/mem_reg_6_
              359       u0_dacmux/u0_saren/mem_reg_7_
              360       u0_dacmux/u0_shmux/cs_mux_reg_0_
              361       u0_dacmux/u0_shmux/cs_mux_reg_1_
              362       u0_dacmux/u0_shmux/cs_mux_reg_2_
              363       u0_dacmux/u0_shmux/cs_mux_reg_3_
              364       u0_dacmux/u0_shmux/cs_mux_reg_4_
              365       u0_dacmux/u0_shmux/cs_mux_reg_5_
              366       u0_dacmux/u0_shmux/r_dacis_reg_0_
              367       u0_dacmux/u0_shmux/r_dacis_reg_1_
              368       u0_dacmux/u0_shmux/r_dacis_reg_2_
              369       u0_dacmux/u0_shmux/r_dacis_reg_3_
              370       u0_dacmux/u0_shmux/r_dacis_reg_4_
              371       u0_dacmux/u0_shmux/r_dacis_reg_5_
              372       u0_dacmux/u0_shmux/r_dacis_reg_6_
              373       u0_dacmux/u0_shmux/r_dacis_reg_7_
              374       u0_dacmux/u0_shmux/r_dacis_reg_8_
              375       u0_dacmux/u0_shmux/r_dacis_reg_9_
              376       u0_dacmux/u0_shmux/r_dacis_reg_10_
              377       u0_dacmux/u0_shmux/r_dacis_reg_11_
              378       u0_dacmux/u0_shmux/r_dacis_reg_12_
              379       u0_dacmux/u0_shmux/r_dacis_reg_13_
              380       u0_dacmux/u0_shmux/r_dacis_reg_14_
              381       u0_dacmux/u0_shmux/r_dacis_reg_15_
              382       u0_dacmux/u0_shmux/r_dacis_reg_16_
              383       u0_dacmux/u0_shmux/r_dacis_reg_17_
              384       u0_dacmux/u1_dacen/mem_reg_0_
              385       u0_dacmux/u1_dacen/mem_reg_1_
              386       u0_dacmux/u1_dacen/mem_reg_2_
              387       u0_dacmux/u1_dacen/mem_reg_3_
              388       u0_dacmux/u1_dacen/mem_reg_4_
              389       u0_dacmux/u1_dacen/mem_reg_5_
              390       u0_dacmux/u1_dacen/mem_reg_6_
              391       u0_dacmux/u1_dacen/mem_reg_7_
              392       u0_dacmux/u1_saren/mem_reg_0_
              393       u0_dacmux/u1_saren/mem_reg_1_
              394       u0_dacmux/u1_saren/mem_reg_2_
              395       u0_dacmux/u1_saren/mem_reg_3_
              396       u0_dacmux/u1_saren/mem_reg_4_
              397       u0_dacmux/u1_saren/mem_reg_5_
              398       u0_dacmux/u1_saren/mem_reg_6_
              399       u0_dacmux/u1_saren/mem_reg_7_
              400       u0_dacmux/u2_dacen/mem_reg_0_
              401       u0_dacmux/u2_dacen/mem_reg_1_
              402       u0_dacmux/u2_saren/mem_reg_0_
              403       u0_dacmux/u2_saren/mem_reg_1_
              404       u0_divclk/div1p5m_3_reg_0_
              405       u0_divclk/div1p5m_3_reg_1_
              406       u0_divclk/div8_reg_0_
              407       u0_divclk/div8_reg_1_
              408       u0_divclk/div8_reg_2_
              409       u0_divclk/div50k_100_reg_0_
              410       u0_divclk/div50k_100_reg_1_
              411       u0_divclk/div50k_100_reg_2_
              412       u0_divclk/div50k_100_reg_3_
              413       u0_divclk/div50k_100_reg_4_
              414       u0_divclk/div50k_100_reg_5_
              415       u0_divclk/div50k_100_reg_6_
              416       u0_divclk/div100k_2_reg
              417       u0_divclk/div500k_5_reg_0_
              418       u0_divclk/div500k_5_reg_1_
              419       u0_divclk/div500k_5_reg_2_
              420       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_0_
              421       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_1_
              422       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_2_
              423       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_3_
              424       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_4_
              425       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_5_
              426       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_6_
              427       u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_7_
              428       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_0_
              429       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_1_
              430       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_2_
              431       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_3_
              432       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_4_
              433       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_5_
              434       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_6_
              435       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_7_
              436       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_8_
              437       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_9_
              438       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_10_
              439       u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_11_
              440       u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_0_
              441       u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_1_
              442       u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_0_
              443       u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_1_
              444       u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_2_
              445       u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_3_
              446       u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_4_
              447       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_0_
              448       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_1_
              449       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_2_
              450       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_3_
              451       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_4_
              452       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_5_
              453       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_6_
              454       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_7_
              455       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_8_
              456       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_9_
              457       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_10_
              458       u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_11_
              459       u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_0_
              460       u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_1_
              461       u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_
              462       u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_1_
              463       u0_fcp/u0_fcpcrc/crc8_r_reg_0_
              464       u0_fcp/u0_fcpcrc/crc8_r_reg_1_
              465       u0_fcp/u0_fcpcrc/crc8_r_reg_2_
              466       u0_fcp/u0_fcpcrc/crc8_r_reg_3_
              467       u0_fcp/u0_fcpcrc/crc8_r_reg_4_
              468       u0_fcp/u0_fcpcrc/crc8_r_reg_5_
              469       u0_fcp/u0_fcpcrc/crc8_r_reg_6_
              470       u0_fcp/u0_fcpcrc/crc8_r_reg_7_
              471       u0_fcp/u0_fcpegn/catch_sync_reg_0_
              472       u0_fcp/u0_fcpegn/catch_sync_reg_1_
              473       u0_fcp/u0_fcpegn/catch_sync_reg_2_
              474       u0_fcp/u0_fcpegn/catch_sync_reg_3_
              475       u0_fcp/u0_fcpegn/catch_sync_reg_4_
              476       u0_fcp/u0_fcpegn/catch_sync_reg_5_
              477       u0_fcp/u0_fcpegn/fcp_state_reg_0_
              478       u0_fcp/u0_fcpegn/fcp_state_reg_1_
              479       u0_fcp/u0_fcpegn/fcp_state_reg_2_
              480       u0_fcp/u0_fcpegn/fcp_state_reg_3_
              481       u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_0_
              482       u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_1_
              483       u0_fcp/u0_fcpegn/rx_byte_pchk_reg
              484       u0_fcp/u0_fcpegn/rx_trans_8_chg_reg
              485       u0_fcp/u0_fcpegn/rxtx_buf_reg_0_
              486       u0_fcp/u0_fcpegn/rxtx_buf_reg_1_
              487       u0_fcp/u0_fcpegn/rxtx_buf_reg_2_
              488       u0_fcp/u0_fcpegn/rxtx_buf_reg_3_
              489       u0_fcp/u0_fcpegn/rxtx_buf_reg_4_
              490       u0_fcp/u0_fcpegn/rxtx_buf_reg_5_
              491       u0_fcp/u0_fcpegn/rxtx_buf_reg_6_
              492       u0_fcp/u0_fcpegn/rxtx_buf_reg_7_
              493       u0_fcp/u0_fcpegn/rxtx_buf_reg_8_
              494       u0_fcp/u0_fcpegn/rxtx_buf_reg_9_
              495       u0_fcp/u0_fcpegn/rxtx_buf_reg_10_
              496       u0_fcp/u0_fcpegn/rxtx_buf_reg_11_
              497       u0_fcp/u0_fcpegn/symb_cnt_reg_0_
              498       u0_fcp/u0_fcpegn/symb_cnt_reg_1_
              499       u0_fcp/u0_fcpegn/symb_cnt_reg_2_
              500       u0_fcp/u0_fcpegn/symb_cnt_reg_3_
              501       u0_fcp/u0_fcpegn/symb_cnt_reg_4_
              502       u0_fcp/u0_fcpegn/symb_cnt_reg_5_
              503       u0_fcp/u0_fcpegn/symb_cnt_reg_6_
              504       u0_fcp/u0_fcpegn/sync_length_reg_0_
              505       u0_fcp/u0_fcpegn/sync_length_reg_1_
              506       u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg
              507       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_0_
              508       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_1_
              509       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_2_
              510       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_3_
              511       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_4_
              512       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_5_
              513       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_6_
              514       u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_7_
              515       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_0_
              516       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_1_
              517       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_2_
              518       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_3_
              519       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_4_
              520       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_5_
              521       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_6_
              522       u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_7_
              523       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_0_
              524       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_1_
              525       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_2_
              526       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_3_
              527       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_4_
              528       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_5_
              529       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_6_
              530       u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_7_
              531       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_0_
              532       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_1_
              533       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_2_
              534       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_3_
              535       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_4_
              536       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_5_
              537       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_6_
              538       u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_7_
              539       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_0_
              540       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_1_
              541       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_2_
              542       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_3_
              543       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_4_
              544       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_5_
              545       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_6_
              546       u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_7_
              547       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_0_
              548       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_1_
              549       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_2_
              550       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_3_
              551       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_4_
              552       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_5_
              553       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_6_
              554       u0_fcp/u0_fcpegn/ui_intv_cnt_reg_7_
              555       u0_fcp/u0_fcpegn/us_cnt_reg_0_
              556       u0_fcp/u0_fcpegn/us_cnt_reg_1_
              557       u0_fcp/u0_fcpegn/us_cnt_reg_2_
              558       u0_fcp/u0_fcpegn/us_cnt_reg_3_
              559       u0_i2cslv/adcnt_reg_0_
              560       u0_i2cslv/adcnt_reg_1_
              561       u0_i2cslv/adcnt_reg_2_
              562       u0_i2cslv/adcnt_reg_3_
              563       u0_i2cslv/adcnt_reg_4_
              564       u0_i2cslv/adcnt_reg_5_
              565       u0_i2cslv/adcnt_reg_6_
              566       u0_i2cslv/adcnt_reg_7_
              567       u0_i2cslv/cs_bit_reg_0_
              568       u0_i2cslv/cs_bit_reg_1_
              569       u0_i2cslv/cs_bit_reg_2_
              570       u0_i2cslv/cs_bit_reg_3_
              571       u0_i2cslv/cs_rwb_reg
              572       u0_i2cslv/cs_sta_reg_0_
              573       u0_i2cslv/cs_sta_reg_1_
              574       u0_i2cslv/db_scl/d_i2c_reg_0_
              575       u0_i2cslv/db_scl/d_i2c_reg_1_
              576       u0_i2cslv/db_scl/d_i2c_reg_2_
              577       u0_i2cslv/db_scl/r_i2c_reg
              578       u0_i2cslv/db_sda/d_i2c_reg_0_
              579       u0_i2cslv/db_sda/d_i2c_reg_1_
              580       u0_i2cslv/db_sda/d_i2c_reg_2_
              581       u0_i2cslv/db_sda/r_i2c_reg
              582       u0_i2cslv/lt_buf_reg_0_
              583       u0_i2cslv/lt_buf_reg_1_
              584       u0_i2cslv/lt_buf_reg_2_
              585       u0_i2cslv/lt_buf_reg_3_
              586       u0_i2cslv/lt_buf_reg_4_
              587       u0_i2cslv/lt_buf_reg_5_
              588       u0_i2cslv/lt_buf_reg_6_
              589       u0_i2cslv/lt_buf_reg_7_
              590       u0_i2cslv/lt_ofs_reg_0_
              591       u0_i2cslv/lt_ofs_reg_1_
              592       u0_i2cslv/lt_ofs_reg_2_
              593       u0_i2cslv/lt_ofs_reg_3_
              594       u0_i2cslv/lt_ofs_reg_4_
              595       u0_i2cslv/lt_ofs_reg_5_
              596       u0_i2cslv/lt_ofs_reg_6_
              597       u0_i2cslv/lt_ofs_reg_7_
              598       u0_i2cslv/rwbuf_reg_0_
              599       u0_i2cslv/rwbuf_reg_1_
              600       u0_i2cslv/rwbuf_reg_2_
              601       u0_i2cslv/rwbuf_reg_3_
              602       u0_i2cslv/rwbuf_reg_4_
              603       u0_i2cslv/rwbuf_reg_5_
              604       u0_i2cslv/rwbuf_reg_6_
              605       u0_i2cslv/rwbuf_reg_7_
              606       u0_i2cslv/sdat_reg
              607       u0_ictlr/a_bit_reg_0_
              608       u0_ictlr/a_bit_reg_1_
              609       u0_ictlr/a_bit_reg_2_
              610       u0_ictlr/adr_p_reg_0_
              611       u0_ictlr/adr_p_reg_1_
              612       u0_ictlr/adr_p_reg_2_
              613       u0_ictlr/adr_p_reg_3_
              614       u0_ictlr/adr_p_reg_4_
              615       u0_ictlr/adr_p_reg_5_
              616       u0_ictlr/adr_p_reg_6_
              617       u0_ictlr/adr_p_reg_7_
              618       u0_ictlr/adr_p_reg_8_
              619       u0_ictlr/adr_p_reg_9_
              620       u0_ictlr/adr_p_reg_10_
              621       u0_ictlr/adr_p_reg_11_
              622       u0_ictlr/adr_p_reg_13_
              623       u0_ictlr/adr_p_reg_14_
              624       u0_ictlr/c_adr_reg_0_
              625       u0_ictlr/c_adr_reg_1_
              626       u0_ictlr/c_adr_reg_2_
              627       u0_ictlr/c_adr_reg_3_
              628       u0_ictlr/c_adr_reg_4_
              629       u0_ictlr/c_adr_reg_5_
              630       u0_ictlr/c_adr_reg_6_
              631       u0_ictlr/c_adr_reg_7_
              632       u0_ictlr/c_adr_reg_8_
              633       u0_ictlr/c_adr_reg_9_
              634       u0_ictlr/c_adr_reg_10_
              635       u0_ictlr/c_adr_reg_11_
              636       u0_ictlr/c_adr_reg_12_
              637       u0_ictlr/c_adr_reg_13_
              638       u0_ictlr/c_adr_reg_14_
              639       u0_ictlr/c_buf_reg_0__0_
              640       u0_ictlr/c_buf_reg_0__1_
              641       u0_ictlr/c_buf_reg_0__2_
              642       u0_ictlr/c_buf_reg_0__3_
              643       u0_ictlr/c_buf_reg_0__4_
              644       u0_ictlr/c_buf_reg_0__5_
              645       u0_ictlr/c_buf_reg_0__6_
              646       u0_ictlr/c_buf_reg_0__7_
              647       u0_ictlr/c_buf_reg_1__0_
              648       u0_ictlr/c_buf_reg_1__1_
              649       u0_ictlr/c_buf_reg_1__2_
              650       u0_ictlr/c_buf_reg_1__3_
              651       u0_ictlr/c_buf_reg_1__4_
              652       u0_ictlr/c_buf_reg_1__5_
              653       u0_ictlr/c_buf_reg_1__6_
              654       u0_ictlr/c_buf_reg_1__7_
              655       u0_ictlr/c_buf_reg_2__0_
              656       u0_ictlr/c_buf_reg_2__1_
              657       u0_ictlr/c_buf_reg_2__2_
              658       u0_ictlr/c_buf_reg_2__3_
              659       u0_ictlr/c_buf_reg_2__4_
              660       u0_ictlr/c_buf_reg_2__5_
              661       u0_ictlr/c_buf_reg_2__6_
              662       u0_ictlr/c_buf_reg_2__7_
              663       u0_ictlr/c_buf_reg_3__0_
              664       u0_ictlr/c_buf_reg_3__1_
              665       u0_ictlr/c_buf_reg_3__2_
              666       u0_ictlr/c_buf_reg_3__3_
              667       u0_ictlr/c_buf_reg_3__4_
              668       u0_ictlr/c_buf_reg_3__5_
              669       u0_ictlr/c_buf_reg_3__6_
              670       u0_ictlr/c_buf_reg_3__7_
              671       u0_ictlr/c_buf_reg_4__0_
              672       u0_ictlr/c_buf_reg_4__1_
              673       u0_ictlr/c_buf_reg_4__2_
              674       u0_ictlr/c_buf_reg_4__3_
              675       u0_ictlr/c_buf_reg_4__4_
              676       u0_ictlr/c_buf_reg_4__5_
              677       u0_ictlr/c_buf_reg_4__6_
              678       u0_ictlr/c_buf_reg_4__7_
              679       u0_ictlr/c_buf_reg_5__0_
              680       u0_ictlr/c_buf_reg_5__1_
              681       u0_ictlr/c_buf_reg_5__2_
              682       u0_ictlr/c_buf_reg_5__3_
              683       u0_ictlr/c_buf_reg_5__4_
              684       u0_ictlr/c_buf_reg_5__5_
              685       u0_ictlr/c_buf_reg_5__6_
              686       u0_ictlr/c_buf_reg_5__7_
              687       u0_ictlr/c_buf_reg_6__0_
              688       u0_ictlr/c_buf_reg_6__1_
              689       u0_ictlr/c_buf_reg_6__2_
              690       u0_ictlr/c_buf_reg_6__3_
              691       u0_ictlr/c_buf_reg_6__4_
              692       u0_ictlr/c_buf_reg_6__5_
              693       u0_ictlr/c_buf_reg_6__6_
              694       u0_ictlr/c_buf_reg_6__7_
              695       u0_ictlr/c_buf_reg_7__0_
              696       u0_ictlr/c_buf_reg_7__1_
              697       u0_ictlr/c_buf_reg_7__2_
              698       u0_ictlr/c_buf_reg_7__3_
              699       u0_ictlr/c_buf_reg_7__4_
              700       u0_ictlr/c_buf_reg_7__5_
              701       u0_ictlr/c_buf_reg_7__6_
              702       u0_ictlr/c_buf_reg_7__7_
              703       u0_ictlr/c_buf_reg_8__0_
              704       u0_ictlr/c_buf_reg_8__1_
              705       u0_ictlr/c_buf_reg_8__2_
              706       u0_ictlr/c_buf_reg_8__3_
              707       u0_ictlr/c_buf_reg_8__4_
              708       u0_ictlr/c_buf_reg_8__5_
              709       u0_ictlr/c_buf_reg_8__6_
              710       u0_ictlr/c_buf_reg_8__7_
              711       u0_ictlr/c_buf_reg_9__0_
              712       u0_ictlr/c_buf_reg_9__1_
              713       u0_ictlr/c_buf_reg_9__2_
              714       u0_ictlr/c_buf_reg_9__3_
              715       u0_ictlr/c_buf_reg_9__4_
              716       u0_ictlr/c_buf_reg_9__5_
              717       u0_ictlr/c_buf_reg_9__6_
              718       u0_ictlr/c_buf_reg_9__7_
              719       u0_ictlr/c_buf_reg_10__0_
              720       u0_ictlr/c_buf_reg_10__1_
              721       u0_ictlr/c_buf_reg_10__2_
              722       u0_ictlr/c_buf_reg_10__3_
              723       u0_ictlr/c_buf_reg_10__4_
              724       u0_ictlr/c_buf_reg_10__5_
              725       u0_ictlr/c_buf_reg_10__6_
              726       u0_ictlr/c_buf_reg_10__7_
              727       u0_ictlr/c_buf_reg_11__0_
              728       u0_ictlr/c_buf_reg_11__1_
              729       u0_ictlr/c_buf_reg_11__2_
              730       u0_ictlr/c_buf_reg_11__3_
              731       u0_ictlr/c_buf_reg_11__4_
              732       u0_ictlr/c_buf_reg_11__5_
              733       u0_ictlr/c_buf_reg_11__6_
              734       u0_ictlr/c_buf_reg_11__7_
              735       u0_ictlr/c_buf_reg_12__0_
              736       u0_ictlr/c_buf_reg_12__1_
              737       u0_ictlr/c_buf_reg_12__2_
              738       u0_ictlr/c_buf_reg_12__3_
              739       u0_ictlr/c_buf_reg_12__4_
              740       u0_ictlr/c_buf_reg_12__5_
              741       u0_ictlr/c_buf_reg_12__6_
              742       u0_ictlr/c_buf_reg_12__7_
              743       u0_ictlr/c_buf_reg_13__0_
              744       u0_ictlr/c_buf_reg_13__1_
              745       u0_ictlr/c_buf_reg_13__2_
              746       u0_ictlr/c_buf_reg_13__3_
              747       u0_ictlr/c_buf_reg_13__4_
              748       u0_ictlr/c_buf_reg_13__5_
              749       u0_ictlr/c_buf_reg_13__6_
              750       u0_ictlr/c_buf_reg_13__7_
              751       u0_ictlr/c_buf_reg_14__0_
              752       u0_ictlr/c_buf_reg_14__1_
              753       u0_ictlr/c_buf_reg_14__2_
              754       u0_ictlr/c_buf_reg_14__3_
              755       u0_ictlr/c_buf_reg_14__4_
              756       u0_ictlr/c_buf_reg_14__5_
              757       u0_ictlr/c_buf_reg_14__6_
              758       u0_ictlr/c_buf_reg_14__7_
              759       u0_ictlr/c_buf_reg_15__0_
              760       u0_ictlr/c_buf_reg_15__1_
              761       u0_ictlr/c_buf_reg_15__2_
              762       u0_ictlr/c_buf_reg_15__3_
              763       u0_ictlr/c_buf_reg_15__4_
              764       u0_ictlr/c_buf_reg_15__5_
              765       u0_ictlr/c_buf_reg_15__6_
              766       u0_ictlr/c_buf_reg_15__7_
              767       u0_ictlr/c_buf_reg_16__0_
              768       u0_ictlr/c_buf_reg_16__1_
              769       u0_ictlr/c_buf_reg_16__2_
              770       u0_ictlr/c_buf_reg_16__3_
              771       u0_ictlr/c_buf_reg_16__4_
              772       u0_ictlr/c_buf_reg_16__5_
              773       u0_ictlr/c_buf_reg_16__6_
              774       u0_ictlr/c_buf_reg_16__7_
              775       u0_ictlr/c_buf_reg_17__0_
              776       u0_ictlr/c_buf_reg_17__1_
              777       u0_ictlr/c_buf_reg_17__2_
              778       u0_ictlr/c_buf_reg_17__3_
              779       u0_ictlr/c_buf_reg_17__4_
              780       u0_ictlr/c_buf_reg_17__5_
              781       u0_ictlr/c_buf_reg_17__6_
              782       u0_ictlr/c_buf_reg_17__7_
              783       u0_ictlr/c_buf_reg_18__0_
              784       u0_ictlr/c_buf_reg_18__1_
              785       u0_ictlr/c_buf_reg_18__2_
              786       u0_ictlr/c_buf_reg_18__3_
              787       u0_ictlr/c_buf_reg_18__4_
              788       u0_ictlr/c_buf_reg_18__5_
              789       u0_ictlr/c_buf_reg_18__6_
              790       u0_ictlr/c_buf_reg_18__7_
              791       u0_ictlr/c_buf_reg_19__0_
              792       u0_ictlr/c_buf_reg_19__1_
              793       u0_ictlr/c_buf_reg_19__2_
              794       u0_ictlr/c_buf_reg_19__3_
              795       u0_ictlr/c_buf_reg_19__4_
              796       u0_ictlr/c_buf_reg_19__5_
              797       u0_ictlr/c_buf_reg_19__6_
              798       u0_ictlr/c_buf_reg_19__7_
              799       u0_ictlr/c_buf_reg_20__0_
              800       u0_ictlr/c_buf_reg_20__1_
              801       u0_ictlr/c_buf_reg_20__2_
              802       u0_ictlr/c_buf_reg_20__3_
              803       u0_ictlr/c_buf_reg_20__4_
              804       u0_ictlr/c_buf_reg_20__5_
              805       u0_ictlr/c_buf_reg_20__6_
              806       u0_ictlr/c_buf_reg_20__7_
              807       u0_ictlr/c_buf_reg_21__0_
              808       u0_ictlr/c_buf_reg_21__1_
              809       u0_ictlr/c_buf_reg_21__2_
              810       u0_ictlr/c_buf_reg_21__3_
              811       u0_ictlr/c_buf_reg_21__4_
              812       u0_ictlr/c_buf_reg_21__5_
              813       u0_ictlr/c_buf_reg_21__6_
              814       u0_ictlr/c_buf_reg_21__7_
              815       u0_ictlr/c_buf_reg_22__0_
              816       u0_ictlr/c_buf_reg_22__1_
              817       u0_ictlr/c_buf_reg_22__2_
              818       u0_ictlr/c_buf_reg_22__3_
              819       u0_ictlr/c_buf_reg_22__4_
              820       u0_ictlr/c_buf_reg_22__5_
              821       u0_ictlr/c_buf_reg_22__6_
              822       u0_ictlr/c_buf_reg_22__7_
              823       u0_ictlr/c_buf_reg_23__0_
              824       u0_ictlr/c_buf_reg_23__1_
              825       u0_ictlr/c_buf_reg_23__2_
              826       u0_ictlr/c_buf_reg_23__3_
              827       u0_ictlr/c_buf_reg_23__4_
              828       u0_ictlr/c_buf_reg_23__5_
              829       u0_ictlr/c_buf_reg_23__6_
              830       u0_ictlr/c_buf_reg_23__7_
              831       u0_ictlr/c_ptr_reg_0_
              832       u0_ictlr/c_ptr_reg_1_
              833       u0_ictlr/c_ptr_reg_2_
              834       u0_ictlr/c_ptr_reg_3_
              835       u0_ictlr/c_ptr_reg_4_
              836       u0_ictlr/cs_ft_reg_0_
              837       u0_ictlr/cs_ft_reg_1_
              838       u0_ictlr/cs_ft_reg_2_
              839       u0_ictlr/cs_ft_reg_3_
              840       u0_ictlr/d_hold_reg_0_
              841       u0_ictlr/d_hold_reg_1_
              842       u0_ictlr/d_hold_reg_2_
              843       u0_ictlr/d_hold_reg_3_
              844       u0_ictlr/d_psrd_reg
              845       u0_ictlr/dummy_reg_0_
              846       u0_ictlr/dummy_reg_1_
              847       u0_ictlr/pgm_p_reg
              848       u0_ictlr/r_rdy_reg
              849       u0_ictlr/r_twlb_reg_0_
              850       u0_ictlr/r_twlb_reg_1_
              851       u0_ictlr/re_p_reg
              852       u0_ictlr/un_hold_reg
              853       u0_ictlr/wspp_cnt_reg_0_
              854       u0_ictlr/wspp_cnt_reg_1_
              855       u0_ictlr/wspp_cnt_reg_2_
              856       u0_ictlr/wspp_cnt_reg_3_
              857       u0_ictlr/wspp_cnt_reg_4_
              858       u0_ictlr/wspp_cnt_reg_5_
              859       u0_ictlr/wspp_cnt_reg_6_
              860       u0_mcu/timer_1ms_reg_0_
              861       u0_mcu/timer_1ms_reg_1_
              862       u0_mcu/timer_1ms_reg_2_
              863       u0_mcu/timer_1ms_reg_3_
              864       u0_mcu/timer_1ms_reg_4_
              865       u0_mcu/timer_1ms_reg_5_
              866       u0_mcu/timer_1ms_reg_6_
              867       u0_mcu/timer_1ms_reg_7_
              868       u0_mcu/timer_1ms_reg_8_
              869       u0_mcu/timer_1ms_reg_9_
              870       u0_mcu/timer_1ms_reg_10_
              871       u0_mcu/timer_1ms_reg_11_
              872       u0_mcu/timer_1ms_reg_12_
              873       u0_mcu/timer_1ms_reg_13_
              874       u0_mcu/u_cpu/ac_reg_reg
              875       u0_mcu/u_cpu/acc_reg_reg_0_
              876       u0_mcu/u_cpu/acc_reg_reg_1_
              877       u0_mcu/u_cpu/acc_reg_reg_2_
              878       u0_mcu/u_cpu/acc_reg_reg_3_
              879       u0_mcu/u_cpu/acc_reg_reg_4_
              880       u0_mcu/u_cpu/acc_reg_reg_5_
              881       u0_mcu/u_cpu/acc_reg_reg_6_
              882       u0_mcu/u_cpu/acc_reg_reg_7_
              883       u0_mcu/u_cpu/accactv_reg
              884       u0_mcu/u_cpu/b_reg_reg_0_
              885       u0_mcu/u_cpu/b_reg_reg_1_
              886       u0_mcu/u_cpu/b_reg_reg_2_
              887       u0_mcu/u_cpu/b_reg_reg_3_
              888       u0_mcu/u_cpu/b_reg_reg_4_
              889       u0_mcu/u_cpu/b_reg_reg_5_
              890       u0_mcu/u_cpu/b_reg_reg_6_
              891       u0_mcu/u_cpu/b_reg_reg_7_
              892       u0_mcu/u_cpu/bitno_reg_0_
              893       u0_mcu/u_cpu/bitno_reg_1_
              894       u0_mcu/u_cpu/bitno_reg_2_
              895       u0_mcu/u_cpu/c_reg_reg
              896       u0_mcu/u_cpu/ckcon_r_reg_0_
              897       u0_mcu/u_cpu/ckcon_r_reg_1_
              898       u0_mcu/u_cpu/ckcon_r_reg_2_
              899       u0_mcu/u_cpu/ckcon_r_reg_3_
              900       u0_mcu/u_cpu/ckcon_r_reg_4_
              901       u0_mcu/u_cpu/ckcon_r_reg_5_
              902       u0_mcu/u_cpu/ckcon_r_reg_6_
              903       u0_mcu/u_cpu/ckcon_r_reg_7_
              904       u0_mcu/u_cpu/cpu_resume_ff1_reg
              905       u0_mcu/u_cpu/cpu_resume_fff_reg
              906       u0_mcu/u_cpu/d_hold_reg
              907       u0_mcu/u_cpu/dec_accop_reg_0_
              908       u0_mcu/u_cpu/dec_accop_reg_1_
              909       u0_mcu/u_cpu/dec_accop_reg_2_
              910       u0_mcu/u_cpu/dec_accop_reg_3_
              911       u0_mcu/u_cpu/dec_accop_reg_4_
              912       u0_mcu/u_cpu/dec_accop_reg_5_
              913       u0_mcu/u_cpu/dec_accop_reg_6_
              914       u0_mcu/u_cpu/dec_accop_reg_7_
              915       u0_mcu/u_cpu/dec_accop_reg_8_
              916       u0_mcu/u_cpu/dec_accop_reg_9_
              917       u0_mcu/u_cpu/dec_accop_reg_10_
              918       u0_mcu/u_cpu/dec_accop_reg_11_
              919       u0_mcu/u_cpu/dec_accop_reg_12_
              920       u0_mcu/u_cpu/dec_accop_reg_13_
              921       u0_mcu/u_cpu/dec_accop_reg_14_
              922       u0_mcu/u_cpu/dec_accop_reg_15_
              923       u0_mcu/u_cpu/dec_accop_reg_16_
              924       u0_mcu/u_cpu/dec_accop_reg_17_
              925       u0_mcu/u_cpu/dec_accop_reg_18_
              926       u0_mcu/u_cpu/dec_cop_reg_0_
              927       u0_mcu/u_cpu/dec_cop_reg_1_
              928       u0_mcu/u_cpu/dec_cop_reg_2_
              929       u0_mcu/u_cpu/dec_cop_reg_3_
              930       u0_mcu/u_cpu/dec_cop_reg_4_
              931       u0_mcu/u_cpu/dec_cop_reg_5_
              932       u0_mcu/u_cpu/dec_cop_reg_6_
              933       u0_mcu/u_cpu/dec_cop_reg_7_
              934       u0_mcu/u_cpu/divtempreg_reg_0_
              935       u0_mcu/u_cpu/divtempreg_reg_1_
              936       u0_mcu/u_cpu/divtempreg_reg_2_
              937       u0_mcu/u_cpu/divtempreg_reg_3_
              938       u0_mcu/u_cpu/divtempreg_reg_4_
              939       u0_mcu/u_cpu/divtempreg_reg_5_
              940       u0_mcu/u_cpu/divtempreg_reg_6_
              941       u0_mcu/u_cpu/dpc_tab_reg_0__0_
              942       u0_mcu/u_cpu/dpc_tab_reg_0__1_
              943       u0_mcu/u_cpu/dpc_tab_reg_0__2_
              944       u0_mcu/u_cpu/dpc_tab_reg_0__3_
              945       u0_mcu/u_cpu/dpc_tab_reg_0__4_
              946       u0_mcu/u_cpu/dpc_tab_reg_0__5_
              947       u0_mcu/u_cpu/dpc_tab_reg_1__0_
              948       u0_mcu/u_cpu/dpc_tab_reg_1__1_
              949       u0_mcu/u_cpu/dpc_tab_reg_1__2_
              950       u0_mcu/u_cpu/dpc_tab_reg_1__3_
              951       u0_mcu/u_cpu/dpc_tab_reg_1__4_
              952       u0_mcu/u_cpu/dpc_tab_reg_1__5_
              953       u0_mcu/u_cpu/dpc_tab_reg_2__0_
              954       u0_mcu/u_cpu/dpc_tab_reg_2__1_
              955       u0_mcu/u_cpu/dpc_tab_reg_2__2_
              956       u0_mcu/u_cpu/dpc_tab_reg_2__3_
              957       u0_mcu/u_cpu/dpc_tab_reg_2__4_
              958       u0_mcu/u_cpu/dpc_tab_reg_2__5_
              959       u0_mcu/u_cpu/dpc_tab_reg_3__0_
              960       u0_mcu/u_cpu/dpc_tab_reg_3__1_
              961       u0_mcu/u_cpu/dpc_tab_reg_3__2_
              962       u0_mcu/u_cpu/dpc_tab_reg_3__3_
              963       u0_mcu/u_cpu/dpc_tab_reg_3__4_
              964       u0_mcu/u_cpu/dpc_tab_reg_3__5_
              965       u0_mcu/u_cpu/dpc_tab_reg_4__0_
              966       u0_mcu/u_cpu/dpc_tab_reg_4__1_
              967       u0_mcu/u_cpu/dpc_tab_reg_4__2_
              968       u0_mcu/u_cpu/dpc_tab_reg_4__3_
              969       u0_mcu/u_cpu/dpc_tab_reg_4__4_
              970       u0_mcu/u_cpu/dpc_tab_reg_4__5_
              971       u0_mcu/u_cpu/dpc_tab_reg_5__0_
              972       u0_mcu/u_cpu/dpc_tab_reg_5__1_
              973       u0_mcu/u_cpu/dpc_tab_reg_5__2_
              974       u0_mcu/u_cpu/dpc_tab_reg_5__3_
              975       u0_mcu/u_cpu/dpc_tab_reg_5__4_
              976       u0_mcu/u_cpu/dpc_tab_reg_5__5_
              977       u0_mcu/u_cpu/dpc_tab_reg_6__0_
              978       u0_mcu/u_cpu/dpc_tab_reg_6__1_
              979       u0_mcu/u_cpu/dpc_tab_reg_6__2_
              980       u0_mcu/u_cpu/dpc_tab_reg_6__3_
              981       u0_mcu/u_cpu/dpc_tab_reg_6__4_
              982       u0_mcu/u_cpu/dpc_tab_reg_6__5_
              983       u0_mcu/u_cpu/dpc_tab_reg_7__0_
              984       u0_mcu/u_cpu/dpc_tab_reg_7__1_
              985       u0_mcu/u_cpu/dpc_tab_reg_7__2_
              986       u0_mcu/u_cpu/dpc_tab_reg_7__3_
              987       u0_mcu/u_cpu/dpc_tab_reg_7__4_
              988       u0_mcu/u_cpu/dpc_tab_reg_7__5_
              989       u0_mcu/u_cpu/dph_reg_reg_0__0_
              990       u0_mcu/u_cpu/dph_reg_reg_0__1_
              991       u0_mcu/u_cpu/dph_reg_reg_0__2_
              992       u0_mcu/u_cpu/dph_reg_reg_0__3_
              993       u0_mcu/u_cpu/dph_reg_reg_0__4_
              994       u0_mcu/u_cpu/dph_reg_reg_0__5_
              995       u0_mcu/u_cpu/dph_reg_reg_0__6_
              996       u0_mcu/u_cpu/dph_reg_reg_0__7_
              997       u0_mcu/u_cpu/dph_reg_reg_1__0_
              998       u0_mcu/u_cpu/dph_reg_reg_1__1_
              999       u0_mcu/u_cpu/dph_reg_reg_1__2_
              1000      u0_mcu/u_cpu/dph_reg_reg_1__3_
              1001      u0_mcu/u_cpu/dph_reg_reg_1__4_
              1002      u0_mcu/u_cpu/dph_reg_reg_1__5_
              1003      u0_mcu/u_cpu/dph_reg_reg_1__6_
              1004      u0_mcu/u_cpu/dph_reg_reg_1__7_
              1005      u0_mcu/u_cpu/dph_reg_reg_2__0_
              1006      u0_mcu/u_cpu/dph_reg_reg_2__1_
              1007      u0_mcu/u_cpu/dph_reg_reg_2__2_
              1008      u0_mcu/u_cpu/dph_reg_reg_2__3_
              1009      u0_mcu/u_cpu/dph_reg_reg_2__4_
              1010      u0_mcu/u_cpu/dph_reg_reg_2__5_
              1011      u0_mcu/u_cpu/dph_reg_reg_2__6_
              1012      u0_mcu/u_cpu/dph_reg_reg_2__7_
              1013      u0_mcu/u_cpu/dph_reg_reg_3__0_
              1014      u0_mcu/u_cpu/dph_reg_reg_3__1_
              1015      u0_mcu/u_cpu/dph_reg_reg_3__2_
              1016      u0_mcu/u_cpu/dph_reg_reg_3__3_
              1017      u0_mcu/u_cpu/dph_reg_reg_3__4_
              1018      u0_mcu/u_cpu/dph_reg_reg_3__5_
              1019      u0_mcu/u_cpu/dph_reg_reg_3__6_
              1020      u0_mcu/u_cpu/dph_reg_reg_3__7_
              1021      u0_mcu/u_cpu/dph_reg_reg_4__0_
              1022      u0_mcu/u_cpu/dph_reg_reg_4__1_
              1023      u0_mcu/u_cpu/dph_reg_reg_4__2_
              1024      u0_mcu/u_cpu/dph_reg_reg_4__3_
              1025      u0_mcu/u_cpu/dph_reg_reg_4__4_
              1026      u0_mcu/u_cpu/dph_reg_reg_4__5_
              1027      u0_mcu/u_cpu/dph_reg_reg_4__6_
              1028      u0_mcu/u_cpu/dph_reg_reg_4__7_
              1029      u0_mcu/u_cpu/dph_reg_reg_5__0_
              1030      u0_mcu/u_cpu/dph_reg_reg_5__1_
              1031      u0_mcu/u_cpu/dph_reg_reg_5__2_
              1032      u0_mcu/u_cpu/dph_reg_reg_5__3_
              1033      u0_mcu/u_cpu/dph_reg_reg_5__4_
              1034      u0_mcu/u_cpu/dph_reg_reg_5__5_
              1035      u0_mcu/u_cpu/dph_reg_reg_5__6_
              1036      u0_mcu/u_cpu/dph_reg_reg_5__7_
              1037      u0_mcu/u_cpu/dph_reg_reg_6__0_
              1038      u0_mcu/u_cpu/dph_reg_reg_6__1_
              1039      u0_mcu/u_cpu/dph_reg_reg_6__2_
              1040      u0_mcu/u_cpu/dph_reg_reg_6__3_
              1041      u0_mcu/u_cpu/dph_reg_reg_6__4_
              1042      u0_mcu/u_cpu/dph_reg_reg_6__5_
              1043      u0_mcu/u_cpu/dph_reg_reg_6__6_
              1044      u0_mcu/u_cpu/dph_reg_reg_6__7_
              1045      u0_mcu/u_cpu/dph_reg_reg_7__0_
              1046      u0_mcu/u_cpu/dph_reg_reg_7__1_
              1047      u0_mcu/u_cpu/dph_reg_reg_7__2_
              1048      u0_mcu/u_cpu/dph_reg_reg_7__3_
              1049      u0_mcu/u_cpu/dph_reg_reg_7__4_
              1050      u0_mcu/u_cpu/dph_reg_reg_7__5_
              1051      u0_mcu/u_cpu/dph_reg_reg_7__6_
              1052      u0_mcu/u_cpu/dph_reg_reg_7__7_
              1053      u0_mcu/u_cpu/dpl_reg_reg_0__0_
              1054      u0_mcu/u_cpu/dpl_reg_reg_0__1_
              1055      u0_mcu/u_cpu/dpl_reg_reg_0__2_
              1056      u0_mcu/u_cpu/dpl_reg_reg_0__3_
              1057      u0_mcu/u_cpu/dpl_reg_reg_0__4_
              1058      u0_mcu/u_cpu/dpl_reg_reg_0__5_
              1059      u0_mcu/u_cpu/dpl_reg_reg_0__6_
              1060      u0_mcu/u_cpu/dpl_reg_reg_0__7_
              1061      u0_mcu/u_cpu/dpl_reg_reg_1__0_
              1062      u0_mcu/u_cpu/dpl_reg_reg_1__1_
              1063      u0_mcu/u_cpu/dpl_reg_reg_1__2_
              1064      u0_mcu/u_cpu/dpl_reg_reg_1__3_
              1065      u0_mcu/u_cpu/dpl_reg_reg_1__4_
              1066      u0_mcu/u_cpu/dpl_reg_reg_1__5_
              1067      u0_mcu/u_cpu/dpl_reg_reg_1__6_
              1068      u0_mcu/u_cpu/dpl_reg_reg_1__7_
              1069      u0_mcu/u_cpu/dpl_reg_reg_2__0_
              1070      u0_mcu/u_cpu/dpl_reg_reg_2__1_
              1071      u0_mcu/u_cpu/dpl_reg_reg_2__2_
              1072      u0_mcu/u_cpu/dpl_reg_reg_2__3_
              1073      u0_mcu/u_cpu/dpl_reg_reg_2__4_
              1074      u0_mcu/u_cpu/dpl_reg_reg_2__5_
              1075      u0_mcu/u_cpu/dpl_reg_reg_2__6_
              1076      u0_mcu/u_cpu/dpl_reg_reg_2__7_
              1077      u0_mcu/u_cpu/dpl_reg_reg_3__0_
              1078      u0_mcu/u_cpu/dpl_reg_reg_3__1_
              1079      u0_mcu/u_cpu/dpl_reg_reg_3__2_
              1080      u0_mcu/u_cpu/dpl_reg_reg_3__3_
              1081      u0_mcu/u_cpu/dpl_reg_reg_3__4_
              1082      u0_mcu/u_cpu/dpl_reg_reg_3__5_
              1083      u0_mcu/u_cpu/dpl_reg_reg_3__6_
              1084      u0_mcu/u_cpu/dpl_reg_reg_3__7_
              1085      u0_mcu/u_cpu/dpl_reg_reg_4__0_
              1086      u0_mcu/u_cpu/dpl_reg_reg_4__1_
              1087      u0_mcu/u_cpu/dpl_reg_reg_4__2_
              1088      u0_mcu/u_cpu/dpl_reg_reg_4__3_
              1089      u0_mcu/u_cpu/dpl_reg_reg_4__4_
              1090      u0_mcu/u_cpu/dpl_reg_reg_4__5_
              1091      u0_mcu/u_cpu/dpl_reg_reg_4__6_
              1092      u0_mcu/u_cpu/dpl_reg_reg_4__7_
              1093      u0_mcu/u_cpu/dpl_reg_reg_5__0_
              1094      u0_mcu/u_cpu/dpl_reg_reg_5__1_
              1095      u0_mcu/u_cpu/dpl_reg_reg_5__2_
              1096      u0_mcu/u_cpu/dpl_reg_reg_5__3_
              1097      u0_mcu/u_cpu/dpl_reg_reg_5__4_
              1098      u0_mcu/u_cpu/dpl_reg_reg_5__5_
              1099      u0_mcu/u_cpu/dpl_reg_reg_5__6_
              1100      u0_mcu/u_cpu/dpl_reg_reg_5__7_
              1101      u0_mcu/u_cpu/dpl_reg_reg_6__0_
              1102      u0_mcu/u_cpu/dpl_reg_reg_6__1_
              1103      u0_mcu/u_cpu/dpl_reg_reg_6__2_
              1104      u0_mcu/u_cpu/dpl_reg_reg_6__3_
              1105      u0_mcu/u_cpu/dpl_reg_reg_6__4_
              1106      u0_mcu/u_cpu/dpl_reg_reg_6__5_
              1107      u0_mcu/u_cpu/dpl_reg_reg_6__6_
              1108      u0_mcu/u_cpu/dpl_reg_reg_6__7_
              1109      u0_mcu/u_cpu/dpl_reg_reg_7__0_
              1110      u0_mcu/u_cpu/dpl_reg_reg_7__1_
              1111      u0_mcu/u_cpu/dpl_reg_reg_7__2_
              1112      u0_mcu/u_cpu/dpl_reg_reg_7__3_
              1113      u0_mcu/u_cpu/dpl_reg_reg_7__4_
              1114      u0_mcu/u_cpu/dpl_reg_reg_7__5_
              1115      u0_mcu/u_cpu/dpl_reg_reg_7__6_
              1116      u0_mcu/u_cpu/dpl_reg_reg_7__7_
              1117      u0_mcu/u_cpu/dps_reg_reg_0_
              1118      u0_mcu/u_cpu/dps_reg_reg_1_
              1119      u0_mcu/u_cpu/dps_reg_reg_2_
              1120      u0_mcu/u_cpu/dps_reg_reg_3_
              1121      u0_mcu/u_cpu/f0_reg
              1122      u0_mcu/u_cpu/f1_reg
              1123      u0_mcu/u_cpu/finishdiv_reg
              1124      u0_mcu/u_cpu/finishmul_reg
              1125      u0_mcu/u_cpu/gf0_reg
              1126      u0_mcu/u_cpu/idle_r_reg
              1127      u0_mcu/u_cpu/idle_s_reg
              1128      u0_mcu/u_cpu/instr_reg_0_
              1129      u0_mcu/u_cpu/instr_reg_1_
              1130      u0_mcu/u_cpu/instr_reg_2_
              1131      u0_mcu/u_cpu/instr_reg_3_
              1132      u0_mcu/u_cpu/instr_reg_4_
              1133      u0_mcu/u_cpu/instr_reg_5_
              1134      u0_mcu/u_cpu/instr_reg_6_
              1135      u0_mcu/u_cpu/instr_reg_7_
              1136      u0_mcu/u_cpu/interrupt_reg
              1137      u0_mcu/u_cpu/israccess_reg
              1138      u0_mcu/u_cpu/mempsrd_r_reg
              1139      u0_mcu/u_cpu/mempswr_s_reg
              1140      u0_mcu/u_cpu/memrd_s_reg
              1141      u0_mcu/u_cpu/memwr_s_reg
              1142      u0_mcu/u_cpu/multempreg_reg_0_
              1143      u0_mcu/u_cpu/multempreg_reg_1_
              1144      u0_mcu/u_cpu/multempreg_reg_2_
              1145      u0_mcu/u_cpu/multempreg_reg_3_
              1146      u0_mcu/u_cpu/multempreg_reg_4_
              1147      u0_mcu/u_cpu/multempreg_reg_5_
              1148      u0_mcu/u_cpu/multempreg_reg_6_
              1149      u0_mcu/u_cpu/multempreg_reg_7_
              1150      u0_mcu/u_cpu/newinstrlock_reg
              1151      u0_mcu/u_cpu/ov_reg_reg
              1152      u0_mcu/u_cpu/p2_reg_reg_0_
              1153      u0_mcu/u_cpu/p2_reg_reg_1_
              1154      u0_mcu/u_cpu/p2_reg_reg_2_
              1155      u0_mcu/u_cpu/p2_reg_reg_3_
              1156      u0_mcu/u_cpu/p2_reg_reg_4_
              1157      u0_mcu/u_cpu/p2_reg_reg_5_
              1158      u0_mcu/u_cpu/p2_reg_reg_6_
              1159      u0_mcu/u_cpu/p2_reg_reg_7_
              1160      u0_mcu/u_cpu/p2sel_s_reg
              1161      u0_mcu/u_cpu/p_reg
              1162      u0_mcu/u_cpu/pc_reg_0_
              1163      u0_mcu/u_cpu/pc_reg_1_
              1164      u0_mcu/u_cpu/pc_reg_2_
              1165      u0_mcu/u_cpu/pc_reg_3_
              1166      u0_mcu/u_cpu/pc_reg_4_
              1167      u0_mcu/u_cpu/pc_reg_5_
              1168      u0_mcu/u_cpu/pc_reg_6_
              1169      u0_mcu/u_cpu/pc_reg_7_
              1170      u0_mcu/u_cpu/pc_reg_8_
              1171      u0_mcu/u_cpu/pc_reg_9_
              1172      u0_mcu/u_cpu/pc_reg_10_
              1173      u0_mcu/u_cpu/pc_reg_11_
              1174      u0_mcu/u_cpu/pc_reg_12_
              1175      u0_mcu/u_cpu/pc_reg_13_
              1176      u0_mcu/u_cpu/pc_reg_14_
              1177      u0_mcu/u_cpu/pc_reg_15_
              1178      u0_mcu/u_cpu/pdmode_reg
              1179      u0_mcu/u_cpu/phase0_ff_reg
              1180      u0_mcu/u_cpu/phase_reg_0_
              1181      u0_mcu/u_cpu/phase_reg_1_
              1182      u0_mcu/u_cpu/phase_reg_2_
              1183      u0_mcu/u_cpu/phase_reg_3_
              1184      u0_mcu/u_cpu/phase_reg_4_
              1185      u0_mcu/u_cpu/phase_reg_5_
              1186      u0_mcu/u_cpu/pmw_reg_reg
              1187      u0_mcu/u_cpu/ramdatao_r_reg_0_
              1188      u0_mcu/u_cpu/ramdatao_r_reg_1_
              1189      u0_mcu/u_cpu/ramdatao_r_reg_2_
              1190      u0_mcu/u_cpu/ramdatao_r_reg_3_
              1191      u0_mcu/u_cpu/ramdatao_r_reg_4_
              1192      u0_mcu/u_cpu/ramdatao_r_reg_5_
              1193      u0_mcu/u_cpu/ramdatao_r_reg_6_
              1194      u0_mcu/u_cpu/ramdatao_r_reg_7_
              1195      u0_mcu/u_cpu/ramoe_r_reg
              1196      u0_mcu/u_cpu/ramsfraddr_s_reg_0_
              1197      u0_mcu/u_cpu/ramsfraddr_s_reg_1_
              1198      u0_mcu/u_cpu/ramsfraddr_s_reg_2_
              1199      u0_mcu/u_cpu/ramsfraddr_s_reg_3_
              1200      u0_mcu/u_cpu/ramsfraddr_s_reg_4_
              1201      u0_mcu/u_cpu/ramsfraddr_s_reg_5_
              1202      u0_mcu/u_cpu/ramsfraddr_s_reg_6_
              1203      u0_mcu/u_cpu/ramsfraddr_s_reg_7_
              1204      u0_mcu/u_cpu/ramsfrwe_reg
              1205      u0_mcu/u_cpu/ramwe_r_reg
              1206      u0_mcu/u_cpu/rmwinstr_reg
              1207      u0_mcu/u_cpu/rn_reg_reg_0__0_
              1208      u0_mcu/u_cpu/rn_reg_reg_0__1_
              1209      u0_mcu/u_cpu/rn_reg_reg_0__2_
              1210      u0_mcu/u_cpu/rn_reg_reg_0__3_
              1211      u0_mcu/u_cpu/rn_reg_reg_0__4_
              1212      u0_mcu/u_cpu/rn_reg_reg_0__5_
              1213      u0_mcu/u_cpu/rn_reg_reg_0__6_
              1214      u0_mcu/u_cpu/rn_reg_reg_0__7_
              1215      u0_mcu/u_cpu/rn_reg_reg_1__0_
              1216      u0_mcu/u_cpu/rn_reg_reg_1__1_
              1217      u0_mcu/u_cpu/rn_reg_reg_1__2_
              1218      u0_mcu/u_cpu/rn_reg_reg_1__3_
              1219      u0_mcu/u_cpu/rn_reg_reg_1__4_
              1220      u0_mcu/u_cpu/rn_reg_reg_1__5_
              1221      u0_mcu/u_cpu/rn_reg_reg_1__6_
              1222      u0_mcu/u_cpu/rn_reg_reg_1__7_
              1223      u0_mcu/u_cpu/rn_reg_reg_2__0_
              1224      u0_mcu/u_cpu/rn_reg_reg_2__1_
              1225      u0_mcu/u_cpu/rn_reg_reg_2__2_
              1226      u0_mcu/u_cpu/rn_reg_reg_2__3_
              1227      u0_mcu/u_cpu/rn_reg_reg_2__4_
              1228      u0_mcu/u_cpu/rn_reg_reg_2__5_
              1229      u0_mcu/u_cpu/rn_reg_reg_2__6_
              1230      u0_mcu/u_cpu/rn_reg_reg_2__7_
              1231      u0_mcu/u_cpu/rn_reg_reg_3__0_
              1232      u0_mcu/u_cpu/rn_reg_reg_3__1_
              1233      u0_mcu/u_cpu/rn_reg_reg_3__2_
              1234      u0_mcu/u_cpu/rn_reg_reg_3__3_
              1235      u0_mcu/u_cpu/rn_reg_reg_3__4_
              1236      u0_mcu/u_cpu/rn_reg_reg_3__5_
              1237      u0_mcu/u_cpu/rn_reg_reg_3__6_
              1238      u0_mcu/u_cpu/rn_reg_reg_3__7_
              1239      u0_mcu/u_cpu/rn_reg_reg_4__0_
              1240      u0_mcu/u_cpu/rn_reg_reg_4__1_
              1241      u0_mcu/u_cpu/rn_reg_reg_4__2_
              1242      u0_mcu/u_cpu/rn_reg_reg_4__3_
              1243      u0_mcu/u_cpu/rn_reg_reg_4__4_
              1244      u0_mcu/u_cpu/rn_reg_reg_4__5_
              1245      u0_mcu/u_cpu/rn_reg_reg_4__6_
              1246      u0_mcu/u_cpu/rn_reg_reg_4__7_
              1247      u0_mcu/u_cpu/rn_reg_reg_5__0_
              1248      u0_mcu/u_cpu/rn_reg_reg_5__1_
              1249      u0_mcu/u_cpu/rn_reg_reg_5__2_
              1250      u0_mcu/u_cpu/rn_reg_reg_5__3_
              1251      u0_mcu/u_cpu/rn_reg_reg_5__4_
              1252      u0_mcu/u_cpu/rn_reg_reg_5__5_
              1253      u0_mcu/u_cpu/rn_reg_reg_5__6_
              1254      u0_mcu/u_cpu/rn_reg_reg_5__7_
              1255      u0_mcu/u_cpu/rn_reg_reg_6__0_
              1256      u0_mcu/u_cpu/rn_reg_reg_6__1_
              1257      u0_mcu/u_cpu/rn_reg_reg_6__2_
              1258      u0_mcu/u_cpu/rn_reg_reg_6__3_
              1259      u0_mcu/u_cpu/rn_reg_reg_6__4_
              1260      u0_mcu/u_cpu/rn_reg_reg_6__5_
              1261      u0_mcu/u_cpu/rn_reg_reg_6__6_
              1262      u0_mcu/u_cpu/rn_reg_reg_6__7_
              1263      u0_mcu/u_cpu/rn_reg_reg_7__0_
              1264      u0_mcu/u_cpu/rn_reg_reg_7__1_
              1265      u0_mcu/u_cpu/rn_reg_reg_7__2_
              1266      u0_mcu/u_cpu/rn_reg_reg_7__3_
              1267      u0_mcu/u_cpu/rn_reg_reg_7__4_
              1268      u0_mcu/u_cpu/rn_reg_reg_7__5_
              1269      u0_mcu/u_cpu/rn_reg_reg_7__6_
              1270      u0_mcu/u_cpu/rn_reg_reg_7__7_
              1271      u0_mcu/u_cpu/rn_reg_reg_8__0_
              1272      u0_mcu/u_cpu/rn_reg_reg_8__1_
              1273      u0_mcu/u_cpu/rn_reg_reg_8__2_
              1274      u0_mcu/u_cpu/rn_reg_reg_8__3_
              1275      u0_mcu/u_cpu/rn_reg_reg_8__4_
              1276      u0_mcu/u_cpu/rn_reg_reg_8__5_
              1277      u0_mcu/u_cpu/rn_reg_reg_8__6_
              1278      u0_mcu/u_cpu/rn_reg_reg_8__7_
              1279      u0_mcu/u_cpu/rn_reg_reg_9__0_
              1280      u0_mcu/u_cpu/rn_reg_reg_9__1_
              1281      u0_mcu/u_cpu/rn_reg_reg_9__2_
              1282      u0_mcu/u_cpu/rn_reg_reg_9__3_
              1283      u0_mcu/u_cpu/rn_reg_reg_9__4_
              1284      u0_mcu/u_cpu/rn_reg_reg_9__5_
              1285      u0_mcu/u_cpu/rn_reg_reg_9__6_
              1286      u0_mcu/u_cpu/rn_reg_reg_9__7_
              1287      u0_mcu/u_cpu/rn_reg_reg_10__0_
              1288      u0_mcu/u_cpu/rn_reg_reg_10__1_
              1289      u0_mcu/u_cpu/rn_reg_reg_10__2_
              1290      u0_mcu/u_cpu/rn_reg_reg_10__3_
              1291      u0_mcu/u_cpu/rn_reg_reg_10__4_
              1292      u0_mcu/u_cpu/rn_reg_reg_10__5_
              1293      u0_mcu/u_cpu/rn_reg_reg_10__6_
              1294      u0_mcu/u_cpu/rn_reg_reg_10__7_
              1295      u0_mcu/u_cpu/rn_reg_reg_11__0_
              1296      u0_mcu/u_cpu/rn_reg_reg_11__1_
              1297      u0_mcu/u_cpu/rn_reg_reg_11__2_
              1298      u0_mcu/u_cpu/rn_reg_reg_11__3_
              1299      u0_mcu/u_cpu/rn_reg_reg_11__4_
              1300      u0_mcu/u_cpu/rn_reg_reg_11__5_
              1301      u0_mcu/u_cpu/rn_reg_reg_11__6_
              1302      u0_mcu/u_cpu/rn_reg_reg_11__7_
              1303      u0_mcu/u_cpu/rn_reg_reg_12__0_
              1304      u0_mcu/u_cpu/rn_reg_reg_12__1_
              1305      u0_mcu/u_cpu/rn_reg_reg_12__2_
              1306      u0_mcu/u_cpu/rn_reg_reg_12__3_
              1307      u0_mcu/u_cpu/rn_reg_reg_12__4_
              1308      u0_mcu/u_cpu/rn_reg_reg_12__5_
              1309      u0_mcu/u_cpu/rn_reg_reg_12__6_
              1310      u0_mcu/u_cpu/rn_reg_reg_12__7_
              1311      u0_mcu/u_cpu/rn_reg_reg_13__0_
              1312      u0_mcu/u_cpu/rn_reg_reg_13__1_
              1313      u0_mcu/u_cpu/rn_reg_reg_13__2_
              1314      u0_mcu/u_cpu/rn_reg_reg_13__3_
              1315      u0_mcu/u_cpu/rn_reg_reg_13__4_
              1316      u0_mcu/u_cpu/rn_reg_reg_13__5_
              1317      u0_mcu/u_cpu/rn_reg_reg_13__6_
              1318      u0_mcu/u_cpu/rn_reg_reg_13__7_
              1319      u0_mcu/u_cpu/rn_reg_reg_14__0_
              1320      u0_mcu/u_cpu/rn_reg_reg_14__1_
              1321      u0_mcu/u_cpu/rn_reg_reg_14__2_
              1322      u0_mcu/u_cpu/rn_reg_reg_14__3_
              1323      u0_mcu/u_cpu/rn_reg_reg_14__4_
              1324      u0_mcu/u_cpu/rn_reg_reg_14__5_
              1325      u0_mcu/u_cpu/rn_reg_reg_14__6_
              1326      u0_mcu/u_cpu/rn_reg_reg_14__7_
              1327      u0_mcu/u_cpu/rn_reg_reg_15__0_
              1328      u0_mcu/u_cpu/rn_reg_reg_15__1_
              1329      u0_mcu/u_cpu/rn_reg_reg_15__2_
              1330      u0_mcu/u_cpu/rn_reg_reg_15__3_
              1331      u0_mcu/u_cpu/rn_reg_reg_15__4_
              1332      u0_mcu/u_cpu/rn_reg_reg_15__5_
              1333      u0_mcu/u_cpu/rn_reg_reg_15__6_
              1334      u0_mcu/u_cpu/rn_reg_reg_15__7_
              1335      u0_mcu/u_cpu/rn_reg_reg_16__0_
              1336      u0_mcu/u_cpu/rn_reg_reg_16__1_
              1337      u0_mcu/u_cpu/rn_reg_reg_16__2_
              1338      u0_mcu/u_cpu/rn_reg_reg_16__3_
              1339      u0_mcu/u_cpu/rn_reg_reg_16__4_
              1340      u0_mcu/u_cpu/rn_reg_reg_16__5_
              1341      u0_mcu/u_cpu/rn_reg_reg_16__6_
              1342      u0_mcu/u_cpu/rn_reg_reg_16__7_
              1343      u0_mcu/u_cpu/rn_reg_reg_17__0_
              1344      u0_mcu/u_cpu/rn_reg_reg_17__1_
              1345      u0_mcu/u_cpu/rn_reg_reg_17__2_
              1346      u0_mcu/u_cpu/rn_reg_reg_17__3_
              1347      u0_mcu/u_cpu/rn_reg_reg_17__4_
              1348      u0_mcu/u_cpu/rn_reg_reg_17__5_
              1349      u0_mcu/u_cpu/rn_reg_reg_17__6_
              1350      u0_mcu/u_cpu/rn_reg_reg_17__7_
              1351      u0_mcu/u_cpu/rn_reg_reg_18__0_
              1352      u0_mcu/u_cpu/rn_reg_reg_18__1_
              1353      u0_mcu/u_cpu/rn_reg_reg_18__2_
              1354      u0_mcu/u_cpu/rn_reg_reg_18__3_
              1355      u0_mcu/u_cpu/rn_reg_reg_18__4_
              1356      u0_mcu/u_cpu/rn_reg_reg_18__5_
              1357      u0_mcu/u_cpu/rn_reg_reg_18__6_
              1358      u0_mcu/u_cpu/rn_reg_reg_18__7_
              1359      u0_mcu/u_cpu/rn_reg_reg_19__0_
              1360      u0_mcu/u_cpu/rn_reg_reg_19__1_
              1361      u0_mcu/u_cpu/rn_reg_reg_19__2_
              1362      u0_mcu/u_cpu/rn_reg_reg_19__3_
              1363      u0_mcu/u_cpu/rn_reg_reg_19__4_
              1364      u0_mcu/u_cpu/rn_reg_reg_19__5_
              1365      u0_mcu/u_cpu/rn_reg_reg_19__6_
              1366      u0_mcu/u_cpu/rn_reg_reg_19__7_
              1367      u0_mcu/u_cpu/rn_reg_reg_20__0_
              1368      u0_mcu/u_cpu/rn_reg_reg_20__1_
              1369      u0_mcu/u_cpu/rn_reg_reg_20__2_
              1370      u0_mcu/u_cpu/rn_reg_reg_20__3_
              1371      u0_mcu/u_cpu/rn_reg_reg_20__4_
              1372      u0_mcu/u_cpu/rn_reg_reg_20__5_
              1373      u0_mcu/u_cpu/rn_reg_reg_20__6_
              1374      u0_mcu/u_cpu/rn_reg_reg_20__7_
              1375      u0_mcu/u_cpu/rn_reg_reg_21__0_
              1376      u0_mcu/u_cpu/rn_reg_reg_21__1_
              1377      u0_mcu/u_cpu/rn_reg_reg_21__2_
              1378      u0_mcu/u_cpu/rn_reg_reg_21__3_
              1379      u0_mcu/u_cpu/rn_reg_reg_21__4_
              1380      u0_mcu/u_cpu/rn_reg_reg_21__5_
              1381      u0_mcu/u_cpu/rn_reg_reg_21__6_
              1382      u0_mcu/u_cpu/rn_reg_reg_21__7_
              1383      u0_mcu/u_cpu/rn_reg_reg_22__0_
              1384      u0_mcu/u_cpu/rn_reg_reg_22__1_
              1385      u0_mcu/u_cpu/rn_reg_reg_22__2_
              1386      u0_mcu/u_cpu/rn_reg_reg_22__3_
              1387      u0_mcu/u_cpu/rn_reg_reg_22__4_
              1388      u0_mcu/u_cpu/rn_reg_reg_22__5_
              1389      u0_mcu/u_cpu/rn_reg_reg_22__6_
              1390      u0_mcu/u_cpu/rn_reg_reg_22__7_
              1391      u0_mcu/u_cpu/rn_reg_reg_23__0_
              1392      u0_mcu/u_cpu/rn_reg_reg_23__1_
              1393      u0_mcu/u_cpu/rn_reg_reg_23__2_
              1394      u0_mcu/u_cpu/rn_reg_reg_23__3_
              1395      u0_mcu/u_cpu/rn_reg_reg_23__4_
              1396      u0_mcu/u_cpu/rn_reg_reg_23__5_
              1397      u0_mcu/u_cpu/rn_reg_reg_23__6_
              1398      u0_mcu/u_cpu/rn_reg_reg_23__7_
              1399      u0_mcu/u_cpu/rn_reg_reg_24__0_
              1400      u0_mcu/u_cpu/rn_reg_reg_24__1_
              1401      u0_mcu/u_cpu/rn_reg_reg_24__2_
              1402      u0_mcu/u_cpu/rn_reg_reg_24__3_
              1403      u0_mcu/u_cpu/rn_reg_reg_24__4_
              1404      u0_mcu/u_cpu/rn_reg_reg_24__5_
              1405      u0_mcu/u_cpu/rn_reg_reg_24__6_
              1406      u0_mcu/u_cpu/rn_reg_reg_24__7_
              1407      u0_mcu/u_cpu/rn_reg_reg_25__0_
              1408      u0_mcu/u_cpu/rn_reg_reg_25__1_
              1409      u0_mcu/u_cpu/rn_reg_reg_25__2_
              1410      u0_mcu/u_cpu/rn_reg_reg_25__3_
              1411      u0_mcu/u_cpu/rn_reg_reg_25__4_
              1412      u0_mcu/u_cpu/rn_reg_reg_25__5_
              1413      u0_mcu/u_cpu/rn_reg_reg_25__6_
              1414      u0_mcu/u_cpu/rn_reg_reg_25__7_
              1415      u0_mcu/u_cpu/rn_reg_reg_26__0_
              1416      u0_mcu/u_cpu/rn_reg_reg_26__1_
              1417      u0_mcu/u_cpu/rn_reg_reg_26__2_
              1418      u0_mcu/u_cpu/rn_reg_reg_26__3_
              1419      u0_mcu/u_cpu/rn_reg_reg_26__4_
              1420      u0_mcu/u_cpu/rn_reg_reg_26__5_
              1421      u0_mcu/u_cpu/rn_reg_reg_26__6_
              1422      u0_mcu/u_cpu/rn_reg_reg_26__7_
              1423      u0_mcu/u_cpu/rn_reg_reg_27__0_
              1424      u0_mcu/u_cpu/rn_reg_reg_27__1_
              1425      u0_mcu/u_cpu/rn_reg_reg_27__2_
              1426      u0_mcu/u_cpu/rn_reg_reg_27__3_
              1427      u0_mcu/u_cpu/rn_reg_reg_27__4_
              1428      u0_mcu/u_cpu/rn_reg_reg_27__5_
              1429      u0_mcu/u_cpu/rn_reg_reg_27__6_
              1430      u0_mcu/u_cpu/rn_reg_reg_27__7_
              1431      u0_mcu/u_cpu/rn_reg_reg_28__0_
              1432      u0_mcu/u_cpu/rn_reg_reg_28__1_
              1433      u0_mcu/u_cpu/rn_reg_reg_28__2_
              1434      u0_mcu/u_cpu/rn_reg_reg_28__3_
              1435      u0_mcu/u_cpu/rn_reg_reg_28__4_
              1436      u0_mcu/u_cpu/rn_reg_reg_28__5_
              1437      u0_mcu/u_cpu/rn_reg_reg_28__6_
              1438      u0_mcu/u_cpu/rn_reg_reg_28__7_
              1439      u0_mcu/u_cpu/rn_reg_reg_29__0_
              1440      u0_mcu/u_cpu/rn_reg_reg_29__1_
              1441      u0_mcu/u_cpu/rn_reg_reg_29__2_
              1442      u0_mcu/u_cpu/rn_reg_reg_29__3_
              1443      u0_mcu/u_cpu/rn_reg_reg_29__4_
              1444      u0_mcu/u_cpu/rn_reg_reg_29__5_
              1445      u0_mcu/u_cpu/rn_reg_reg_29__6_
              1446      u0_mcu/u_cpu/rn_reg_reg_29__7_
              1447      u0_mcu/u_cpu/rn_reg_reg_30__0_
              1448      u0_mcu/u_cpu/rn_reg_reg_30__1_
              1449      u0_mcu/u_cpu/rn_reg_reg_30__2_
              1450      u0_mcu/u_cpu/rn_reg_reg_30__3_
              1451      u0_mcu/u_cpu/rn_reg_reg_30__4_
              1452      u0_mcu/u_cpu/rn_reg_reg_30__5_
              1453      u0_mcu/u_cpu/rn_reg_reg_30__6_
              1454      u0_mcu/u_cpu/rn_reg_reg_30__7_
              1455      u0_mcu/u_cpu/rn_reg_reg_31__0_
              1456      u0_mcu/u_cpu/rn_reg_reg_31__1_
              1457      u0_mcu/u_cpu/rn_reg_reg_31__2_
              1458      u0_mcu/u_cpu/rn_reg_reg_31__3_
              1459      u0_mcu/u_cpu/rn_reg_reg_31__4_
              1460      u0_mcu/u_cpu/rn_reg_reg_31__5_
              1461      u0_mcu/u_cpu/rn_reg_reg_31__6_
              1462      u0_mcu/u_cpu/rn_reg_reg_31__7_
              1463      u0_mcu/u_cpu/rs_reg_reg_0_
              1464      u0_mcu/u_cpu/rs_reg_reg_1_
              1465      u0_mcu/u_cpu/sfroe_r_reg
              1466      u0_mcu/u_cpu/sfrwe_r_reg
              1467      u0_mcu/u_cpu/sp_reg_reg_0_
              1468      u0_mcu/u_cpu/sp_reg_reg_1_
              1469      u0_mcu/u_cpu/sp_reg_reg_2_
              1470      u0_mcu/u_cpu/sp_reg_reg_3_
              1471      u0_mcu/u_cpu/sp_reg_reg_4_
              1472      u0_mcu/u_cpu/sp_reg_reg_5_
              1473      u0_mcu/u_cpu/sp_reg_reg_6_
              1474      u0_mcu/u_cpu/sp_reg_reg_7_
              1475      u0_mcu/u_cpu/state_reg_0_
              1476      u0_mcu/u_cpu/state_reg_1_
              1477      u0_mcu/u_cpu/state_reg_2_
              1478      u0_mcu/u_cpu/stop_r_reg
              1479      u0_mcu/u_cpu/stop_s_reg
              1480      u0_mcu/u_cpu/temp2_reg_0_
              1481      u0_mcu/u_cpu/temp2_reg_1_
              1482      u0_mcu/u_cpu/temp2_reg_2_
              1483      u0_mcu/u_cpu/temp2_reg_3_
              1484      u0_mcu/u_cpu/temp2_reg_4_
              1485      u0_mcu/u_cpu/temp2_reg_5_
              1486      u0_mcu/u_cpu/temp2_reg_6_
              1487      u0_mcu/u_cpu/temp2_reg_7_
              1488      u0_mcu/u_cpu/temp_reg_0_
              1489      u0_mcu/u_cpu/temp_reg_1_
              1490      u0_mcu/u_cpu/temp_reg_2_
              1491      u0_mcu/u_cpu/temp_reg_3_
              1492      u0_mcu/u_cpu/temp_reg_4_
              1493      u0_mcu/u_cpu/temp_reg_5_
              1494      u0_mcu/u_cpu/temp_reg_6_
              1495      u0_mcu/u_cpu/temp_reg_7_
              1496      u0_mcu/u_cpu/waitcnt_reg_0_
              1497      u0_mcu/u_cpu/waitcnt_reg_1_
              1498      u0_mcu/u_cpu/waitcnt_reg_2_
              1499      u0_mcu/u_extint/i2fr_s_reg
              1500      u0_mcu/u_extint/i3fr_s_reg
              1501      u0_mcu/u_extint/ie0_s_reg
              1502      u0_mcu/u_extint/ie1_s_reg
              1503      u0_mcu/u_extint/iex2_s_reg
              1504      u0_mcu/u_extint/iex2_set_reg
              1505      u0_mcu/u_extint/iex3_s_reg
              1506      u0_mcu/u_extint/iex3_set_reg
              1507      u0_mcu/u_extint/iex4_s_reg
              1508      u0_mcu/u_extint/iex4_set_reg
              1509      u0_mcu/u_extint/iex5_s_reg
              1510      u0_mcu/u_extint/iex5_set_reg
              1511      u0_mcu/u_extint/iex6_s_reg
              1512      u0_mcu/u_extint/iex6_set_reg
              1513      u0_mcu/u_extint/iex7_s_reg
              1514      u0_mcu/u_extint/iex7_set_reg
              1515      u0_mcu/u_extint/iex8_s_reg
              1516      u0_mcu/u_extint/iex8_set_reg
              1517      u0_mcu/u_extint/iex9_s_reg
              1518      u0_mcu/u_extint/iex9_set_reg
              1519      u0_mcu/u_extint/int0_clr_reg
              1520      u0_mcu/u_extint/int0_fall_reg
              1521      u0_mcu/u_extint/int0_ff1_reg
              1522      u0_mcu/u_extint/int1_clr_reg
              1523      u0_mcu/u_extint/int1_fall_reg
              1524      u0_mcu/u_extint/int1_ff1_reg
              1525      u0_mcu/u_extint/int2_ff1_reg
              1526      u0_mcu/u_extint/int3_ff1_reg
              1527      u0_mcu/u_extint/int4_ff1_reg
              1528      u0_mcu/u_extint/int5_ff1_reg
              1529      u0_mcu/u_extint/int6_ff1_reg
              1530      u0_mcu/u_extint/int7_ff1_reg
              1531      u0_mcu/u_extint/int8_ff1_reg
              1532      u0_mcu/u_extint/int9_ff1_reg
              1533      u0_mcu/u_extint/it0_s_reg
              1534      u0_mcu/u_extint/it1_s_reg
              1535      u0_mcu/u_i2c/ack_bit_reg
              1536      u0_mcu/u_i2c/ack_reg
              1537      u0_mcu/u_i2c/adrcomp_reg
              1538      u0_mcu/u_i2c/adrcompen_reg
              1539      u0_mcu/u_i2c/bclkcnt_reg_0_
              1540      u0_mcu/u_i2c/bclkcnt_reg_1_
              1541      u0_mcu/u_i2c/bsd7_reg
              1542      u0_mcu/u_i2c/bsd7_tmp_reg
              1543      u0_mcu/u_i2c/busfree_reg
              1544      u0_mcu/u_i2c/clk_count1_ov_reg
              1545      u0_mcu/u_i2c/clk_count1_reg_0_
              1546      u0_mcu/u_i2c/clk_count1_reg_1_
              1547      u0_mcu/u_i2c/clk_count1_reg_2_
              1548      u0_mcu/u_i2c/clk_count1_reg_3_
              1549      u0_mcu/u_i2c/clk_count2_ov_reg
              1550      u0_mcu/u_i2c/clk_count2_reg_0_
              1551      u0_mcu/u_i2c/clk_count2_reg_1_
              1552      u0_mcu/u_i2c/clk_count2_reg_2_
              1553      u0_mcu/u_i2c/clk_count2_reg_3_
              1554      u0_mcu/u_i2c/clkint_ff_reg
              1555      u0_mcu/u_i2c/clkint_reg
              1556      u0_mcu/u_i2c/framesync_reg_0_
              1557      u0_mcu/u_i2c/framesync_reg_1_
              1558      u0_mcu/u_i2c/framesync_reg_2_
              1559      u0_mcu/u_i2c/framesync_reg_3_
              1560      u0_mcu/u_i2c/fsmdet_reg_0_
              1561      u0_mcu/u_i2c/fsmdet_reg_1_
              1562      u0_mcu/u_i2c/fsmdet_reg_2_
              1563      u0_mcu/u_i2c/fsmmod_reg_0_
              1564      u0_mcu/u_i2c/fsmmod_reg_1_
              1565      u0_mcu/u_i2c/fsmmod_reg_2_
              1566      u0_mcu/u_i2c/fsmsta_reg_0_
              1567      u0_mcu/u_i2c/fsmsta_reg_1_
              1568      u0_mcu/u_i2c/fsmsta_reg_2_
              1569      u0_mcu/u_i2c/fsmsta_reg_3_
              1570      u0_mcu/u_i2c/fsmsta_reg_4_
              1571      u0_mcu/u_i2c/fsmsync_reg_0_
              1572      u0_mcu/u_i2c/fsmsync_reg_1_
              1573      u0_mcu/u_i2c/fsmsync_reg_2_
              1574      u0_mcu/u_i2c/i2cadr_reg_0_
              1575      u0_mcu/u_i2c/i2cadr_reg_1_
              1576      u0_mcu/u_i2c/i2cadr_reg_2_
              1577      u0_mcu/u_i2c/i2cadr_reg_3_
              1578      u0_mcu/u_i2c/i2cadr_reg_4_
              1579      u0_mcu/u_i2c/i2cadr_reg_5_
              1580      u0_mcu/u_i2c/i2cadr_reg_6_
              1581      u0_mcu/u_i2c/i2cadr_reg_7_
              1582      u0_mcu/u_i2c/i2ccon_reg_0_
              1583      u0_mcu/u_i2c/i2ccon_reg_1_
              1584      u0_mcu/u_i2c/i2ccon_reg_2_
              1585      u0_mcu/u_i2c/i2ccon_reg_3_
              1586      u0_mcu/u_i2c/i2ccon_reg_4_
              1587      u0_mcu/u_i2c/i2ccon_reg_5_
              1588      u0_mcu/u_i2c/i2ccon_reg_6_
              1589      u0_mcu/u_i2c/i2ccon_reg_7_
              1590      u0_mcu/u_i2c/i2cdat_reg_0_
              1591      u0_mcu/u_i2c/i2cdat_reg_1_
              1592      u0_mcu/u_i2c/i2cdat_reg_2_
              1593      u0_mcu/u_i2c/i2cdat_reg_3_
              1594      u0_mcu/u_i2c/i2cdat_reg_4_
              1595      u0_mcu/u_i2c/i2cdat_reg_5_
              1596      u0_mcu/u_i2c/i2cdat_reg_6_
              1597      u0_mcu/u_i2c/i2cdat_reg_7_
              1598      u0_mcu/u_i2c/i2csta_reg_0_
              1599      u0_mcu/u_i2c/i2csta_reg_1_
              1600      u0_mcu/u_i2c/i2csta_reg_2_
              1601      u0_mcu/u_i2c/i2csta_reg_3_
              1602      u0_mcu/u_i2c/i2csta_reg_4_
              1603      u0_mcu/u_i2c/indelay_reg_0_
              1604      u0_mcu/u_i2c/indelay_reg_1_
              1605      u0_mcu/u_i2c/indelay_reg_2_
              1606      u0_mcu/u_i2c/nedetect_reg
              1607      u0_mcu/u_i2c/pedetect_reg
              1608      u0_mcu/u_i2c/rst_delay_reg
              1609      u0_mcu/u_i2c/scli_ff_reg
              1610      u0_mcu/u_i2c/scli_ff_reg_reg_0_
              1611      u0_mcu/u_i2c/scli_ff_reg_reg_1_
              1612      u0_mcu/u_i2c/scli_ff_reg_reg_2_
              1613      u0_mcu/u_i2c/sclint_reg
              1614      u0_mcu/u_i2c/sclo_int_reg
              1615      u0_mcu/u_i2c/sclscl_reg
              1616      u0_mcu/u_i2c/sdai_ff_reg
              1617      u0_mcu/u_i2c/sdai_ff_reg_reg_0_
              1618      u0_mcu/u_i2c/sdai_ff_reg_reg_1_
              1619      u0_mcu/u_i2c/sdai_ff_reg_reg_2_
              1620      u0_ictlr/adr_p_reg_12_
I chain_1     0         u0_mcu/u_i2c/sdaint_reg  DI_GPIO[4] 
              1         u0_mcu/u_i2c/sdao_int_reg
              2         u0_mcu/u_i2c/setup_counter_r_reg_0_
              3         u0_mcu/u_i2c/setup_counter_r_reg_1_
              4         u0_mcu/u_i2c/setup_counter_r_reg_2_
              5         u0_mcu/u_i2c/starto_en_reg
              6         u0_mcu/u_i2c/wait_for_setup_r_reg
              7         u0_mcu/u_i2c/write_data_r_reg
              8         u0_mcu/u_isr/ien0_reg_reg_0_
              9         u0_mcu/u_isr/ien0_reg_reg_1_
              10        u0_mcu/u_isr/ien0_reg_reg_2_
              11        u0_mcu/u_isr/ien0_reg_reg_3_
              12        u0_mcu/u_isr/ien0_reg_reg_4_
              13        u0_mcu/u_isr/ien0_reg_reg_5_
              14        u0_mcu/u_isr/ien0_reg_reg_6_
              15        u0_mcu/u_isr/ien1_reg_reg_0_
              16        u0_mcu/u_isr/ien1_reg_reg_1_
              17        u0_mcu/u_isr/ien1_reg_reg_2_
              18        u0_mcu/u_isr/ien1_reg_reg_3_
              19        u0_mcu/u_isr/ien1_reg_reg_4_
              20        u0_mcu/u_isr/ien1_reg_reg_5_
              21        u0_mcu/u_isr/ien2_reg_reg_0_
              22        u0_mcu/u_isr/ien2_reg_reg_1_
              23        u0_mcu/u_isr/ien2_reg_reg_2_
              24        u0_mcu/u_isr/ien2_reg_reg_3_
              25        u0_mcu/u_isr/ien2_reg_reg_4_
              26        u0_mcu/u_isr/ien2_reg_reg_5_
              27        u0_mcu/u_isr/intvect_reg_reg_0_
              28        u0_mcu/u_isr/intvect_reg_reg_1_
              29        u0_mcu/u_isr/intvect_reg_reg_2_
              30        u0_mcu/u_isr/intvect_reg_reg_3_
              31        u0_mcu/u_isr/intvect_reg_reg_4_
              32        u0_mcu/u_isr/ip0_reg_reg_0_
              33        u0_mcu/u_isr/ip0_reg_reg_1_
              34        u0_mcu/u_isr/ip0_reg_reg_2_
              35        u0_mcu/u_isr/ip0_reg_reg_3_
              36        u0_mcu/u_isr/ip0_reg_reg_4_
              37        u0_mcu/u_isr/ip0_reg_reg_5_
              38        u0_mcu/u_isr/ip1_reg_reg_0_
              39        u0_mcu/u_isr/ip1_reg_reg_1_
              40        u0_mcu/u_isr/ip1_reg_reg_2_
              41        u0_mcu/u_isr/ip1_reg_reg_3_
              42        u0_mcu/u_isr/ip1_reg_reg_4_
              43        u0_mcu/u_isr/ip1_reg_reg_5_
              44        u0_mcu/u_isr/irq_r_reg
              45        u0_mcu/u_isr/is_reg_s_reg_0_
              46        u0_mcu/u_isr/is_reg_s_reg_1_
              47        u0_mcu/u_isr/is_reg_s_reg_2_
              48        u0_mcu/u_isr/is_reg_s_reg_3_
              49        u0_mcu/u_isr/isr_tm_reg_reg
              50        u0_mcu/u_mdu/arcon_s_reg_0_
              51        u0_mcu/u_mdu/arcon_s_reg_1_
              52        u0_mcu/u_mdu/arcon_s_reg_2_
              53        u0_mcu/u_mdu/arcon_s_reg_3_
              54        u0_mcu/u_mdu/arcon_s_reg_4_
              55        u0_mcu/u_mdu/arcon_s_reg_5_
              56        u0_mcu/u_mdu/arcon_s_reg_6_
              57        u0_mcu/u_mdu/arcon_s_reg_7_
              58        u0_mcu/u_mdu/counter_st_reg_0_
              59        u0_mcu/u_mdu/counter_st_reg_1_
              60        u0_mcu/u_mdu/counter_st_reg_2_
              61        u0_mcu/u_mdu/counter_st_reg_3_
              62        u0_mcu/u_mdu/counter_st_reg_4_
              63        u0_mcu/u_mdu/md0_s_reg_0_
              64        u0_mcu/u_mdu/md0_s_reg_1_
              65        u0_mcu/u_mdu/md0_s_reg_2_
              66        u0_mcu/u_mdu/md0_s_reg_3_
              67        u0_mcu/u_mdu/md0_s_reg_4_
              68        u0_mcu/u_mdu/md0_s_reg_5_
              69        u0_mcu/u_mdu/md0_s_reg_6_
              70        u0_mcu/u_mdu/md0_s_reg_7_
              71        u0_mcu/u_mdu/md1_s_reg_0_
              72        u0_mcu/u_mdu/md1_s_reg_1_
              73        u0_mcu/u_mdu/md1_s_reg_2_
              74        u0_mcu/u_mdu/md1_s_reg_3_
              75        u0_mcu/u_mdu/md1_s_reg_4_
              76        u0_mcu/u_mdu/md1_s_reg_5_
              77        u0_mcu/u_mdu/md1_s_reg_6_
              78        u0_mcu/u_mdu/md1_s_reg_7_
              79        u0_mcu/u_mdu/md2_s_reg_0_
              80        u0_mcu/u_mdu/md2_s_reg_1_
              81        u0_mcu/u_mdu/md2_s_reg_2_
              82        u0_mcu/u_mdu/md2_s_reg_3_
              83        u0_mcu/u_mdu/md2_s_reg_4_
              84        u0_mcu/u_mdu/md2_s_reg_5_
              85        u0_mcu/u_mdu/md2_s_reg_6_
              86        u0_mcu/u_mdu/md2_s_reg_7_
              87        u0_mcu/u_mdu/md3_s_reg_0_
              88        u0_mcu/u_mdu/md3_s_reg_1_
              89        u0_mcu/u_mdu/md3_s_reg_2_
              90        u0_mcu/u_mdu/md3_s_reg_3_
              91        u0_mcu/u_mdu/md3_s_reg_4_
              92        u0_mcu/u_mdu/md3_s_reg_5_
              93        u0_mcu/u_mdu/md3_s_reg_6_
              94        u0_mcu/u_mdu/md3_s_reg_7_
              95        u0_mcu/u_mdu/md4_s_reg_0_
              96        u0_mcu/u_mdu/md4_s_reg_1_
              97        u0_mcu/u_mdu/md4_s_reg_2_
              98        u0_mcu/u_mdu/md4_s_reg_3_
              99        u0_mcu/u_mdu/md4_s_reg_4_
              100       u0_mcu/u_mdu/md4_s_reg_5_
              101       u0_mcu/u_mdu/md4_s_reg_6_
              102       u0_mcu/u_mdu/md4_s_reg_7_
              103       u0_mcu/u_mdu/md5_s_reg_0_
              104       u0_mcu/u_mdu/md5_s_reg_1_
              105       u0_mcu/u_mdu/md5_s_reg_2_
              106       u0_mcu/u_mdu/md5_s_reg_3_
              107       u0_mcu/u_mdu/md5_s_reg_4_
              108       u0_mcu/u_mdu/md5_s_reg_5_
              109       u0_mcu/u_mdu/md5_s_reg_6_
              110       u0_mcu/u_mdu/md5_s_reg_7_
              111       u0_mcu/u_mdu/mdu_op_reg_0_
              112       u0_mcu/u_mdu/mdu_op_reg_1_
              113       u0_mcu/u_mdu/norm_reg_reg_0_
              114       u0_mcu/u_mdu/norm_reg_reg_1_
              115       u0_mcu/u_mdu/norm_reg_reg_2_
              116       u0_mcu/u_mdu/norm_reg_reg_3_
              117       u0_mcu/u_mdu/norm_reg_reg_4_
              118       u0_mcu/u_mdu/norm_reg_reg_5_
              119       u0_mcu/u_mdu/norm_reg_reg_6_
              120       u0_mcu/u_mdu/norm_reg_reg_7_
              121       u0_mcu/u_mdu/norm_reg_reg_8_
              122       u0_mcu/u_mdu/norm_reg_reg_9_
              123       u0_mcu/u_mdu/norm_reg_reg_10_
              124       u0_mcu/u_mdu/norm_reg_reg_11_
              125       u0_mcu/u_mdu/norm_reg_reg_12_
              126       u0_mcu/u_mdu/norm_reg_reg_13_
              127       u0_mcu/u_mdu/norm_reg_reg_14_
              128       u0_mcu/u_mdu/norm_reg_reg_15_
              129       u0_mcu/u_mdu/oper_reg_reg_0_
              130       u0_mcu/u_mdu/oper_reg_reg_1_
              131       u0_mcu/u_mdu/oper_reg_reg_2_
              132       u0_mcu/u_mdu/oper_reg_reg_3_
              133       u0_mcu/u_mdu/set_div16_reg
              134       u0_mcu/u_mdu/set_div32_reg
              135       u0_mcu/u_mdu/setmdef_reg
              136       u0_mcu/u_ports/p0_reg_0_
              137       u0_mcu/u_ports/p0_reg_1_
              138       u0_mcu/u_ports/p0_reg_2_
              139       u0_mcu/u_ports/p0_reg_3_
              140       u0_mcu/u_ports/p0_reg_4_
              141       u0_mcu/u_ports/p0_reg_5_
              142       u0_mcu/u_ports/p0_reg_6_
              143       u0_mcu/u_ports/p0_reg_7_
              144       u0_mcu/u_serial0/baud_r2_clk_reg
              145       u0_mcu/u_serial0/baud_r_count_reg
              146       u0_mcu/u_serial0/baud_rate_ov_reg
              147       u0_mcu/u_serial0/bd_s_reg
              148       u0_mcu/u_serial0/clk_count_reg_0_
              149       u0_mcu/u_serial0/clk_count_reg_1_
              150       u0_mcu/u_serial0/clk_count_reg_2_
              151       u0_mcu/u_serial0/clk_count_reg_3_
              152       u0_mcu/u_serial0/clk_ov12_reg
              153       u0_mcu/u_serial0/fluctuation_conter_reg_0_
              154       u0_mcu/u_serial0/fluctuation_conter_reg_1_
              155       u0_mcu/u_serial0/r_baud_count_reg_0_
              156       u0_mcu/u_serial0/r_baud_count_reg_1_
              157       u0_mcu/u_serial0/r_baud_count_reg_2_
              158       u0_mcu/u_serial0/r_baud_count_reg_3_
              159       u0_mcu/u_serial0/r_clk_ov2_reg
              160       u0_mcu/u_serial0/r_shift_count_reg_0_
              161       u0_mcu/u_serial0/r_shift_count_reg_1_
              162       u0_mcu/u_serial0/r_shift_count_reg_2_
              163       u0_mcu/u_serial0/r_shift_count_reg_3_
              164       u0_mcu/u_serial0/r_shift_reg_reg_0_
              165       u0_mcu/u_serial0/r_shift_reg_reg_1_
              166       u0_mcu/u_serial0/r_shift_reg_reg_2_
              167       u0_mcu/u_serial0/r_shift_reg_reg_3_
              168       u0_mcu/u_serial0/r_shift_reg_reg_4_
              169       u0_mcu/u_serial0/r_shift_reg_reg_5_
              170       u0_mcu/u_serial0/r_shift_reg_reg_6_
              171       u0_mcu/u_serial0/r_shift_reg_reg_7_
              172       u0_mcu/u_serial0/r_start_reg
              173       u0_mcu/u_serial0/receive_11_bits_reg
              174       u0_mcu/u_serial0/ri0_fall_reg
              175       u0_mcu/u_serial0/ri0_ff_reg
              176       u0_mcu/u_serial0/ri_tmp_reg
              177       u0_mcu/u_serial0/rxd0_fall_fl_reg
              178       u0_mcu/u_serial0/rxd0_fall_reg
              179       u0_mcu/u_serial0/rxd0_ff_reg
              180       u0_mcu/u_serial0/rxd0_val_reg
              181       u0_mcu/u_serial0/rxd0_vec_reg_0_
              182       u0_mcu/u_serial0/rxd0_vec_reg_1_
              183       u0_mcu/u_serial0/rxd0_vec_reg_2_
              184       u0_mcu/u_serial0/rxd0o_reg
              185       u0_mcu/u_serial0/s0buf_r_reg_0_
              186       u0_mcu/u_serial0/s0buf_r_reg_1_
              187       u0_mcu/u_serial0/s0buf_r_reg_2_
              188       u0_mcu/u_serial0/s0buf_r_reg_3_
              189       u0_mcu/u_serial0/s0buf_r_reg_4_
              190       u0_mcu/u_serial0/s0buf_r_reg_5_
              191       u0_mcu/u_serial0/s0buf_r_reg_6_
              192       u0_mcu/u_serial0/s0buf_r_reg_7_
              193       u0_mcu/u_serial0/s0con2_tmp_reg
              194       u0_mcu/u_serial0/s0con2_val_reg
              195       u0_mcu/u_serial0/s0con_s_reg_0_
              196       u0_mcu/u_serial0/s0con_s_reg_1_
              197       u0_mcu/u_serial0/s0con_s_reg_2_
              198       u0_mcu/u_serial0/s0con_s_reg_3_
              199       u0_mcu/u_serial0/s0con_s_reg_4_
              200       u0_mcu/u_serial0/s0con_s_reg_5_
              201       u0_mcu/u_serial0/s0con_s_reg_6_
              202       u0_mcu/u_serial0/s0con_s_reg_7_
              203       u0_mcu/u_serial0/s0relh_s_reg_0_
              204       u0_mcu/u_serial0/s0relh_s_reg_1_
              205       u0_mcu/u_serial0/s0relh_s_reg_2_
              206       u0_mcu/u_serial0/s0relh_s_reg_3_
              207       u0_mcu/u_serial0/s0relh_s_reg_4_
              208       u0_mcu/u_serial0/s0relh_s_reg_5_
              209       u0_mcu/u_serial0/s0relh_s_reg_6_
              210       u0_mcu/u_serial0/s0relh_s_reg_7_
              211       u0_mcu/u_serial0/s0rell_s_reg_0_
              212       u0_mcu/u_serial0/s0rell_s_reg_1_
              213       u0_mcu/u_serial0/s0rell_s_reg_2_
              214       u0_mcu/u_serial0/s0rell_s_reg_3_
              215       u0_mcu/u_serial0/s0rell_s_reg_4_
              216       u0_mcu/u_serial0/s0rell_s_reg_5_
              217       u0_mcu/u_serial0/s0rell_s_reg_6_
              218       u0_mcu/u_serial0/s0rell_s_reg_7_
              219       u0_mcu/u_serial0/smod_s_reg
              220       u0_mcu/u_serial0/t1ov_ff_reg
              221       u0_mcu/u_serial0/t_baud_count_reg_0_
              222       u0_mcu/u_serial0/t_baud_count_reg_1_
              223       u0_mcu/u_serial0/t_baud_count_reg_2_
              224       u0_mcu/u_serial0/t_baud_count_reg_3_
              225       u0_mcu/u_serial0/t_baud_ov_reg
              226       u0_mcu/u_serial0/t_shift_count_reg_0_
              227       u0_mcu/u_serial0/t_shift_count_reg_1_
              228       u0_mcu/u_serial0/t_shift_count_reg_2_
              229       u0_mcu/u_serial0/t_shift_count_reg_3_
              230       u0_mcu/u_serial0/t_shift_reg_reg_0_
              231       u0_mcu/u_serial0/t_shift_reg_reg_1_
              232       u0_mcu/u_serial0/t_shift_reg_reg_2_
              233       u0_mcu/u_serial0/t_shift_reg_reg_3_
              234       u0_mcu/u_serial0/t_shift_reg_reg_4_
              235       u0_mcu/u_serial0/t_shift_reg_reg_5_
              236       u0_mcu/u_serial0/t_shift_reg_reg_6_
              237       u0_mcu/u_serial0/t_shift_reg_reg_7_
              238       u0_mcu/u_serial0/t_shift_reg_reg_8_
              239       u0_mcu/u_serial0/t_shift_reg_reg_9_
              240       u0_mcu/u_serial0/t_shift_reg_reg_10_
              241       u0_mcu/u_serial0/t_start_reg
              242       u0_mcu/u_serial0/ti_tmp_reg
              243       u0_mcu/u_serial0/tim_baud_reg_0_
              244       u0_mcu/u_serial0/tim_baud_reg_1_
              245       u0_mcu/u_serial0/tim_baud_reg_2_
              246       u0_mcu/u_serial0/tim_baud_reg_3_
              247       u0_mcu/u_serial0/tim_baud_reg_4_
              248       u0_mcu/u_serial0/tim_baud_reg_5_
              249       u0_mcu/u_serial0/tim_baud_reg_6_
              250       u0_mcu/u_serial0/tim_baud_reg_7_
              251       u0_mcu/u_serial0/tim_baud_reg_8_
              252       u0_mcu/u_serial0/tim_baud_reg_9_
              253       u0_mcu/u_serial0/txd0_reg
              254       u0_mcu/u_softrstctrl/srst_count_reg_0_
              255       u0_mcu/u_softrstctrl/srst_count_reg_1_
              256       u0_mcu/u_softrstctrl/srst_count_reg_2_
              257       u0_mcu/u_softrstctrl/srst_count_reg_3_
              258       u0_mcu/u_softrstctrl/srst_ff0_reg
              259       u0_mcu/u_softrstctrl/srst_ff1_reg
              260       u0_mcu/u_softrstctrl/srst_r_reg
              261       u0_mcu/u_softrstctrl/srstflag_reg
              262       u0_mcu/u_syncneg/int0_ff1_reg
              263       u0_mcu/u_syncneg/int0_ff2_reg
              264       u0_mcu/u_syncneg/int1_ff1_reg
              265       u0_mcu/u_syncneg/int1_ff2_reg
              266       u0_mcu/u_syncneg/p0_ff1_reg_0_
              267       u0_mcu/u_syncneg/p0_ff1_reg_1_
              268       u0_mcu/u_syncneg/p0_ff1_reg_2_
              269       u0_mcu/u_syncneg/p0_ff1_reg_3_
              270       u0_mcu/u_syncneg/p0_ff1_reg_4_
              271       u0_mcu/u_syncneg/p0_ff1_reg_5_
              272       u0_mcu/u_syncneg/p0_ff1_reg_6_
              273       u0_mcu/u_syncneg/p0_ff1_reg_7_
              274       u0_mcu/u_syncneg/p0_ff2_reg_0_
              275       u0_mcu/u_syncneg/p0_ff2_reg_1_
              276       u0_mcu/u_syncneg/p0_ff2_reg_2_
              277       u0_mcu/u_syncneg/p0_ff2_reg_3_
              278       u0_mcu/u_syncneg/p0_ff2_reg_4_
              279       u0_mcu/u_syncneg/p0_ff2_reg_5_
              280       u0_mcu/u_syncneg/p0_ff2_reg_6_
              281       u0_mcu/u_syncneg/p0_ff2_reg_7_
              282       u0_mcu/u_syncneg/reset_ff1_reg
              283       u0_mcu/u_syncneg/reset_ff2_reg
              284       u0_mcu/u_syncneg/rst_ff1_reg
              285       u0_mcu/u_syncneg/rsttosrst_ff1_reg
              286       u0_mcu/u_syncneg/rsttowdt_ff1_reg
              287       u0_mcu/u_syncneg/rxd0_ff1_reg
              288       u0_mcu/u_syncneg/rxd0_ff2_reg
              289       u0_mcu/u_syncneg/sdai_ff1_reg
              290       u0_mcu/u_syncneg/sdai_ff2_reg
              291       u0_mcu/u_timer0/clk_count_reg_0_
              292       u0_mcu/u_timer0/clk_count_reg_1_
              293       u0_mcu/u_timer0/clk_count_reg_2_
              294       u0_mcu/u_timer0/clk_count_reg_3_
              295       u0_mcu/u_timer0/clk_ov12_reg
              296       u0_mcu/u_timer0/t0_ct_reg
              297       u0_mcu/u_timer0/t0_gate_reg
              298       u0_mcu/u_timer0/t0_mode_reg_0_
              299       u0_mcu/u_timer0/t0_mode_reg_1_
              300       u0_mcu/u_timer0/t0_tf0_s_reg
              301       u0_mcu/u_timer0/t0_tf1_s_reg
              302       u0_mcu/u_timer0/t0_tr0_s_reg
              303       u0_mcu/u_timer0/t0_tr1_s_reg
              304       u0_mcu/u_timer0/t0clr_reg
              305       u0_mcu/u_timer0/t1clr_reg
              306       u0_mcu/u_timer0/th0_ov_ff_reg
              307       u0_mcu/u_timer0/th0_s_reg_0_
              308       u0_mcu/u_timer0/th0_s_reg_1_
              309       u0_mcu/u_timer0/th0_s_reg_2_
              310       u0_mcu/u_timer0/th0_s_reg_3_
              311       u0_mcu/u_timer0/th0_s_reg_4_
              312       u0_mcu/u_timer0/th0_s_reg_5_
              313       u0_mcu/u_timer0/th0_s_reg_6_
              314       u0_mcu/u_timer0/th0_s_reg_7_
              315       u0_mcu/u_timer0/tl0_ov_ff_reg
              316       u0_mcu/u_timer0/tl0_s_reg_0_
              317       u0_mcu/u_timer0/tl0_s_reg_1_
              318       u0_mcu/u_timer0/tl0_s_reg_2_
              319       u0_mcu/u_timer0/tl0_s_reg_3_
              320       u0_mcu/u_timer0/tl0_s_reg_4_
              321       u0_mcu/u_timer0/tl0_s_reg_5_
              322       u0_mcu/u_timer0/tl0_s_reg_6_
              323       u0_mcu/u_timer0/tl0_s_reg_7_
              324       u0_mcu/u_timer1/clk_count_reg_0_
              325       u0_mcu/u_timer1/clk_count_reg_1_
              326       u0_mcu/u_timer1/clk_count_reg_2_
              327       u0_mcu/u_timer1/clk_count_reg_3_
              328       u0_mcu/u_timer1/clk_ov12_reg
              329       u0_mcu/u_timer1/t0_mode_reg_0_
              330       u0_mcu/u_timer1/t0_mode_reg_1_
              331       u0_mcu/u_timer1/t1_ct_reg
              332       u0_mcu/u_timer1/t1_gate_reg
              333       u0_mcu/u_timer1/t1_mode_reg_0_
              334       u0_mcu/u_timer1/t1_mode_reg_1_
              335       u0_mcu/u_timer1/t1_tf1_s_reg
              336       u0_mcu/u_timer1/t1_tr1_s_reg
              337       u0_mcu/u_timer1/t1clr_reg
              338       u0_mcu/u_timer1/th1_ov_ff_reg
              339       u0_mcu/u_timer1/th1_s_reg_0_
              340       u0_mcu/u_timer1/th1_s_reg_1_
              341       u0_mcu/u_timer1/th1_s_reg_2_
              342       u0_mcu/u_timer1/th1_s_reg_3_
              343       u0_mcu/u_timer1/th1_s_reg_4_
              344       u0_mcu/u_timer1/th1_s_reg_5_
              345       u0_mcu/u_timer1/th1_s_reg_6_
              346       u0_mcu/u_timer1/th1_s_reg_7_
              347       u0_mcu/u_timer1/tl1_ov_ff_reg
              348       u0_mcu/u_timer1/tl1_s_reg_0_
              349       u0_mcu/u_timer1/tl1_s_reg_1_
              350       u0_mcu/u_timer1/tl1_s_reg_2_
              351       u0_mcu/u_timer1/tl1_s_reg_3_
              352       u0_mcu/u_timer1/tl1_s_reg_4_
              353       u0_mcu/u_timer1/tl1_s_reg_5_
              354       u0_mcu/u_timer1/tl1_s_reg_6_
              355       u0_mcu/u_timer1/tl1_s_reg_7_
              356       u0_mcu/u_watchdog/cycles_reg_reg_0_
              357       u0_mcu/u_watchdog/cycles_reg_reg_1_
              358       u0_mcu/u_watchdog/cycles_reg_reg_2_
              359       u0_mcu/u_watchdog/cycles_reg_reg_3_
              360       u0_mcu/u_watchdog/ip0wdts_reg
              361       u0_mcu/u_watchdog/pres_2_reg
              362       u0_mcu/u_watchdog/pres_8_reg_0_
              363       u0_mcu/u_watchdog/pres_8_reg_1_
              364       u0_mcu/u_watchdog/pres_16_reg_0_
              365       u0_mcu/u_watchdog/pres_16_reg_1_
              366       u0_mcu/u_watchdog/pres_16_reg_2_
              367       u0_mcu/u_watchdog/pres_16_reg_3_
              368       u0_mcu/u_watchdog/wdt_act_reg
              369       u0_mcu/u_watchdog/wdt_act_sync_reg
              370       u0_mcu/u_watchdog/wdt_normal_ff_reg
              371       u0_mcu/u_watchdog/wdt_normal_reg
              372       u0_mcu/u_watchdog/wdt_tm_s_reg
              373       u0_mcu/u_watchdog/wdt_tm_sync_reg
              374       u0_mcu/u_watchdog/wdth_reg_0_
              375       u0_mcu/u_watchdog/wdth_reg_1_
              376       u0_mcu/u_watchdog/wdth_reg_2_
              377       u0_mcu/u_watchdog/wdth_reg_3_
              378       u0_mcu/u_watchdog/wdth_reg_4_
              379       u0_mcu/u_watchdog/wdth_reg_5_
              380       u0_mcu/u_watchdog/wdth_reg_6_
              381       u0_mcu/u_watchdog/wdtl_reg_0_
              382       u0_mcu/u_watchdog/wdtl_reg_1_
              383       u0_mcu/u_watchdog/wdtl_reg_2_
              384       u0_mcu/u_watchdog/wdtl_reg_3_
              385       u0_mcu/u_watchdog/wdtl_reg_4_
              386       u0_mcu/u_watchdog/wdtl_reg_5_
              387       u0_mcu/u_watchdog/wdtl_reg_6_
              388       u0_mcu/u_watchdog/wdtl_reg_7_
              389       u0_mcu/u_watchdog/wdtrefresh_reg
              390       u0_mcu/u_watchdog/wdtrel_s_reg_0_
              391       u0_mcu/u_watchdog/wdtrel_s_reg_1_
              392       u0_mcu/u_watchdog/wdtrel_s_reg_2_
              393       u0_mcu/u_watchdog/wdtrel_s_reg_3_
              394       u0_mcu/u_watchdog/wdtrel_s_reg_4_
              395       u0_mcu/u_watchdog/wdtrel_s_reg_5_
              396       u0_mcu/u_watchdog/wdtrel_s_reg_6_
              397       u0_mcu/u_watchdog/wdtrel_s_reg_7_
              398       u0_mcu/u_watchdog/wdts_reg
              399       u0_mcu/u_watchdog/wdts_s_reg_0_
              400       u0_mcu/u_watchdog/wdts_s_reg_1_
              401       u0_mpb/pg0_rdwait_reg
              402       u0_mpb/pg0_wrwait_reg
              403       u0_mpb/r_pg0_rdrdy_reg
              404       u0_mpb/xram_rdsel_reg_0_
              405       u0_mpb/xram_rdsel_reg_1_
              406       u0_pwm_0_/pwmcnt_reg_0_
              407       u0_pwm_0_/pwmcnt_reg_1_
              408       u0_pwm_0_/pwmcnt_reg_2_
              409       u0_pwm_0_/pwmcnt_reg_3_
              410       u0_pwm_0_/pwmcnt_reg_4_
              411       u0_pwm_0_/pwmcnt_reg_5_
              412       u0_pwm_0_/pwmcnt_reg_6_
              413       u0_pwm_0_/u0_regpwm/mem_reg_0_
              414       u0_pwm_0_/u0_regpwm/mem_reg_1_
              415       u0_pwm_0_/u0_regpwm/mem_reg_2_
              416       u0_pwm_0_/u0_regpwm/mem_reg_3_
              417       u0_pwm_0_/u0_regpwm/mem_reg_4_
              418       u0_pwm_0_/u0_regpwm/mem_reg_5_
              419       u0_pwm_0_/u0_regpwm/mem_reg_6_
              420       u0_pwm_0_/u0_regpwm/mem_reg_7_
              421       u0_pwm_1_/pwmcnt_reg_0_
              422       u0_pwm_1_/pwmcnt_reg_1_
              423       u0_pwm_1_/pwmcnt_reg_2_
              424       u0_pwm_1_/pwmcnt_reg_3_
              425       u0_pwm_1_/pwmcnt_reg_4_
              426       u0_pwm_1_/pwmcnt_reg_5_
              427       u0_pwm_1_/pwmcnt_reg_6_
              428       u0_pwm_1_/u0_regpwm/mem_reg_0_
              429       u0_pwm_1_/u0_regpwm/mem_reg_1_
              430       u0_pwm_1_/u0_regpwm/mem_reg_2_
              431       u0_pwm_1_/u0_regpwm/mem_reg_3_
              432       u0_pwm_1_/u0_regpwm/mem_reg_4_
              433       u0_pwm_1_/u0_regpwm/mem_reg_5_
              434       u0_pwm_1_/u0_regpwm/mem_reg_6_
              435       u0_pwm_1_/u0_regpwm/mem_reg_7_
              436       u0_regbank/d_p0_reg_0_
              437       u0_regbank/d_p0_reg_1_
              438       u0_regbank/d_p0_reg_2_
              439       u0_regbank/d_p0_reg_3_
              440       u0_regbank/d_p0_reg_4_
              441       u0_regbank/d_p0_reg_5_
              442       u0_regbank/d_p0_reg_6_
              443       u0_regbank/d_p0_reg_7_
              444       u0_regbank/drstz_reg_0_
              445       u0_regbank/drstz_reg_1_
              446       u0_regbank/oscdwn_shft_reg_0_
              447       u0_regbank/oscdwn_shft_reg_1_
              448       u0_regbank/oscdwn_shft_reg_2_
              449       u0_regbank/r_phyrst_reg_0_
              450       u0_regbank/r_phyrst_reg_1_
              451       u0_regbank/rstcnt_reg_0_
              452       u0_regbank/rstcnt_reg_1_
              453       u0_regbank/rstcnt_reg_2_
              454       u0_regbank/rstcnt_reg_3_
              455       u0_regbank/rstcnt_reg_4_
              456       u0_regbank/u0_cc1_db/d_org_reg_0_
              457       u0_regbank/u0_cc1_db/d_org_reg_1_
              458       u0_regbank/u0_cc1_db/db_cnt_reg_0_
              459       u0_regbank/u0_cc1_db/db_cnt_reg_1_
              460       u0_regbank/u0_cc2_db/d_org_reg_0_
              461       u0_regbank/u0_cc2_db/d_org_reg_1_
              462       u0_regbank/u0_cc2_db/db_cnt_reg_0_
              463       u0_regbank/u0_cc2_db/db_cnt_reg_1_
              464       u0_regbank/u0_dmf_db/d_org_reg_0_
              465       u0_regbank/u0_dmf_db/d_org_reg_1_
              466       u0_regbank/u0_dmf_db/db_cnt_reg_0_
              467       u0_regbank/u0_dmf_db/db_cnt_reg_1_
              468       u0_regbank/u0_dmf_db/db_cnt_reg_2_
              469       u0_regbank/u0_ocp_db/d_org_reg_0_
              470       u0_regbank/u0_ocp_db/d_org_reg_1_
              471       u0_regbank/u0_ocp_db/db_cnt_reg_0_
              472       u0_regbank/u0_ocp_db/db_cnt_reg_1_
              473       u0_regbank/u0_ocp_db/db_cnt_reg_2_
              474       u0_regbank/u0_otpi_db/d_org_reg_0_
              475       u0_regbank/u0_otpi_db/d_org_reg_1_
              476       u0_regbank/u0_otpi_db/db_cnt_reg_0_
              477       u0_regbank/u0_otpi_db/db_cnt_reg_1_
              478       u0_regbank/u0_otpi_db/db_cnt_reg_2_
              479       u0_regbank/u0_otps_db/d_org_reg_0_
              480       u0_regbank/u0_otps_db/d_org_reg_1_
              481       u0_regbank/u0_otps_db/db_cnt_reg_0_
              482       u0_regbank/u0_otps_db/db_cnt_reg_1_
              483       u0_regbank/u0_ovp_db/d_org_reg_0_
              484       u0_regbank/u0_ovp_db/d_org_reg_1_
              485       u0_regbank/u0_ovp_db/db_cnt_reg_0_
              486       u0_regbank/u0_ovp_db/db_cnt_reg_1_
              487       u0_regbank/u0_reg00/mem_reg_0_
              488       u0_regbank/u0_reg00/mem_reg_1_
              489       u0_regbank/u0_reg00/mem_reg_2_
              490       u0_regbank/u0_reg00/mem_reg_3_
              491       u0_regbank/u0_reg00/mem_reg_4_
              492       u0_regbank/u0_reg00/mem_reg_5_
              493       u0_regbank/u0_reg00/mem_reg_6_
              494       u0_regbank/u0_reg00/mem_reg_7_
              495       u0_regbank/u0_reg01/mem_reg_0_
              496       u0_regbank/u0_reg01/mem_reg_1_
              497       u0_regbank/u0_reg01/mem_reg_2_
              498       u0_regbank/u0_reg01/mem_reg_3_
              499       u0_regbank/u0_reg01/mem_reg_4_
              500       u0_regbank/u0_reg01/mem_reg_5_
              501       u0_regbank/u0_reg01/mem_reg_6_
              502       u0_regbank/u0_reg01/mem_reg_7_
              503       u0_regbank/u0_reg03/u0/mem_reg_0_
              504       u0_regbank/u0_reg03/u0/mem_reg_1_
              505       u0_regbank/u0_reg03/u0/mem_reg_2_
              506       u0_regbank/u0_reg03/u0/mem_reg_3_
              507       u0_regbank/u0_reg03/u0/mem_reg_4_
              508       u0_regbank/u0_reg03/u0/mem_reg_5_
              509       u0_regbank/u0_reg03/u0/mem_reg_6_
              510       u0_regbank/u0_reg03/u0/mem_reg_7_
              511       u0_regbank/u0_reg04/u0/mem_reg_0_
              512       u0_regbank/u0_reg04/u0/mem_reg_1_
              513       u0_regbank/u0_reg04/u0/mem_reg_2_
              514       u0_regbank/u0_reg04/u0/mem_reg_3_
              515       u0_regbank/u0_reg04/u0/mem_reg_4_
              516       u0_regbank/u0_reg04/u0/mem_reg_5_
              517       u0_regbank/u0_reg04/u0/mem_reg_6_
              518       u0_regbank/u0_reg04/u0/mem_reg_7_
              519       u0_regbank/u0_reg05/mem_reg_0_
              520       u0_regbank/u0_reg05/mem_reg_1_
              521       u0_regbank/u0_reg05/mem_reg_2_
              522       u0_regbank/u0_reg05/mem_reg_3_
              523       u0_regbank/u0_reg05/mem_reg_4_
              524       u0_regbank/u0_reg05/mem_reg_5_
              525       u0_regbank/u0_reg05/mem_reg_6_
              526       u0_regbank/u0_reg05/mem_reg_7_
              527       u0_regbank/u0_reg06/mem_reg_0_
              528       u0_regbank/u0_reg06/mem_reg_1_
              529       u0_regbank/u0_reg06/mem_reg_2_
              530       u0_regbank/u0_reg06/mem_reg_3_
              531       u0_regbank/u0_reg06/mem_reg_4_
              532       u0_regbank/u0_reg06/mem_reg_5_
              533       u0_regbank/u0_reg06/mem_reg_6_
              534       u0_regbank/u0_reg06/mem_reg_7_
              535       u0_regbank/u0_reg8F/mem_reg_0_
              536       u0_regbank/u0_reg8F/mem_reg_1_
              537       u0_regbank/u0_reg8F/mem_reg_2_
              538       u0_regbank/u0_reg8F/mem_reg_3_
              539       u0_regbank/u0_reg8F/mem_reg_4_
              540       u0_regbank/u0_reg8F/mem_reg_5_
              541       u0_regbank/u0_reg8F/mem_reg_6_
              542       u0_regbank/u0_reg8F/mem_reg_7_
              543       u0_regbank/u0_reg11/mem_reg_0_
              544       u0_regbank/u0_reg11/mem_reg_1_
              545       u0_regbank/u0_reg11/mem_reg_2_
              546       u0_regbank/u0_reg11/mem_reg_3_
              547       u0_regbank/u0_reg11/mem_reg_4_
              548       u0_regbank/u0_reg11/mem_reg_5_
              549       u0_regbank/u0_reg11/mem_reg_6_
              550       u0_regbank/u0_reg11/mem_reg_7_
              551       u0_regbank/u0_reg12/mem_reg_0_
              552       u0_regbank/u0_reg12/mem_reg_1_
              553       u0_regbank/u0_reg12/mem_reg_2_
              554       u0_regbank/u0_reg12/mem_reg_3_
              555       u0_regbank/u0_reg12/mem_reg_4_
              556       u0_regbank/u0_reg12/mem_reg_5_
              557       u0_regbank/u0_reg12/mem_reg_6_
              558       u0_regbank/u0_reg12/mem_reg_7_
              559       u0_regbank/u0_reg14/mem_reg_0_
              560       u0_regbank/u0_reg14/mem_reg_1_
              561       u0_regbank/u0_reg14/mem_reg_2_
              562       u0_regbank/u0_reg14/mem_reg_3_
              563       u0_regbank/u0_reg14/mem_reg_4_
              564       u0_regbank/u0_reg15/mem_reg_0_
              565       u0_regbank/u0_reg15/mem_reg_1_
              566       u0_regbank/u0_reg15/mem_reg_2_
              567       u0_regbank/u0_reg15/mem_reg_3_
              568       u0_regbank/u0_reg15/mem_reg_4_
              569       u0_regbank/u0_reg15/mem_reg_5_
              570       u0_regbank/u0_reg15/mem_reg_6_
              571       u0_regbank/u0_reg15/mem_reg_7_
              572       u0_regbank/u0_reg18/mem_reg_0_
              573       u0_regbank/u0_reg18/mem_reg_1_
              574       u0_regbank/u0_reg18/mem_reg_2_
              575       u0_regbank/u0_reg18/mem_reg_3_
              576       u0_regbank/u0_reg18/mem_reg_4_
              577       u0_regbank/u0_reg18/mem_reg_5_
              578       u0_regbank/u0_reg18/mem_reg_6_
              579       u0_regbank/u0_reg18/mem_reg_7_
              580       u0_regbank/u0_reg19/mem_reg_0_
              581       u0_regbank/u0_reg19/mem_reg_1_
              582       u0_regbank/u0_reg19/mem_reg_2_
              583       u0_regbank/u0_reg19/mem_reg_3_
              584       u0_regbank/u0_reg19/mem_reg_4_
              585       u0_regbank/u0_reg19/mem_reg_5_
              586       u0_regbank/u0_reg19/mem_reg_6_
              587       u0_regbank/u0_reg19/mem_reg_7_
              588       u0_regbank/u0_reg20/mem_reg_0_
              589       u0_regbank/u0_reg20/mem_reg_1_
              590       u0_regbank/u0_reg20/mem_reg_2_
              591       u0_regbank/u0_reg20/mem_reg_3_
              592       u0_regbank/u0_reg20/mem_reg_4_
              593       u0_regbank/u0_reg20/mem_reg_5_
              594       u0_regbank/u0_reg20/mem_reg_6_
              595       u0_regbank/u0_reg20/mem_reg_7_
              596       u0_regbank/u0_reg21/mem_reg_0_
              597       u0_regbank/u0_reg21/mem_reg_1_
              598       u0_regbank/u0_reg21/mem_reg_2_
              599       u0_regbank/u0_reg21/mem_reg_3_
              600       u0_regbank/u0_reg21/mem_reg_4_
              601       u0_regbank/u0_reg21/mem_reg_5_
              602       u0_regbank/u0_reg21/mem_reg_6_
              603       u0_regbank/u0_reg21/mem_reg_7_
              604       u0_regbank/u0_reg25/mem_reg_0_
              605       u0_regbank/u0_reg25/mem_reg_1_
              606       u0_regbank/u0_reg25/mem_reg_2_
              607       u0_regbank/u0_reg25/mem_reg_3_
              608       u0_regbank/u0_reg25/mem_reg_4_
              609       u0_regbank/u0_reg25/mem_reg_5_
              610       u0_regbank/u0_reg26/mem_reg_0_
              611       u0_regbank/u0_reg27/mem_reg_0_
              612       u0_regbank/u0_reg27/mem_reg_1_
              613       u0_regbank/u0_reg27/mem_reg_2_
              614       u0_regbank/u0_reg27/mem_reg_3_
              615       u0_regbank/u0_reg27/mem_reg_4_
              616       u0_regbank/u0_reg27/mem_reg_5_
              617       u0_regbank/u0_reg27/mem_reg_6_
              618       u0_regbank/u0_reg27/mem_reg_7_
              619       u0_regbank/u0_reg28/u0/mem_reg_0_
              620       u0_regbank/u0_reg28/u0/mem_reg_1_
              621       u0_regbank/u0_reg28/u0/mem_reg_2_
              622       u0_regbank/u0_reg28/u0/mem_reg_3_
              623       u0_regbank/u0_reg28/u0/mem_reg_4_
              624       u0_regbank/u0_reg28/u0/mem_reg_5_
              625       u0_regbank/u0_reg28/u0/mem_reg_6_
              626       u0_regbank/u0_reg28/u0/mem_reg_7_
              627       u0_regbank/u0_reg31/mem_reg_0_
              628       u0_regbank/u0_reg31/mem_reg_1_
              629       u0_regbank/u0_reg31/mem_reg_2_
              630       u0_regbank/u0_reg31/mem_reg_3_
              631       u0_regbank/u0_reg31/mem_reg_4_
              632       u0_regbank/u0_reg31/mem_reg_5_
              633       u0_regbank/u0_reg31/mem_reg_6_
              634       u0_regbank/u0_reg31/mem_reg_7_
              635       u0_regbank/u0_reg94/mem_reg_0_
              636       u0_regbank/u0_reg94/mem_reg_1_
              637       u0_regbank/u0_reg94/mem_reg_2_
              638       u0_regbank/u0_reg94/mem_reg_3_
              639       u0_regbank/u0_regA1/mem_reg_0_
              640       u0_regbank/u0_regA1/mem_reg_1_
              641       u0_regbank/u0_regA1/mem_reg_2_
              642       u0_regbank/u0_regA1/mem_reg_3_
              643       u0_regbank/u0_regA1/mem_reg_4_
              644       u0_regbank/u0_regA1/mem_reg_5_
              645       u0_regbank/u0_regA1/mem_reg_6_
              646       u0_regbank/u0_regA1/mem_reg_7_
              647       u0_regbank/u0_regA2/mem_reg_0_
              648       u0_regbank/u0_regA2/mem_reg_1_
              649       u0_regbank/u0_regA2/mem_reg_2_
              650       u0_regbank/u0_regA2/mem_reg_3_
              651       u0_regbank/u0_regA2/mem_reg_4_
              652       u0_regbank/u0_regA2/mem_reg_5_
              653       u0_regbank/u0_regA2/mem_reg_6_
              654       u0_regbank/u0_regA2/mem_reg_7_
              655       u0_regbank/u0_regA3/mem_reg_0_
              656       u0_regbank/u0_regA3/mem_reg_1_
              657       u0_regbank/u0_regA3/mem_reg_2_
              658       u0_regbank/u0_regA3/mem_reg_3_
              659       u0_regbank/u0_regA3/mem_reg_4_
              660       u0_regbank/u0_regA3/mem_reg_5_
              661       u0_regbank/u0_regA3/mem_reg_6_
              662       u0_regbank/u0_regA3/mem_reg_7_
              663       u0_regbank/u0_regA4/mem_reg_0_
              664       u0_regbank/u0_regA4/mem_reg_1_
              665       u0_regbank/u0_regA4/mem_reg_2_
              666       u0_regbank/u0_regA4/mem_reg_3_
              667       u0_regbank/u0_regA4/mem_reg_4_
              668       u0_regbank/u0_regA4/mem_reg_5_
              669       u0_regbank/u0_regA4/mem_reg_6_
              670       u0_regbank/u0_regA4/mem_reg_7_
              671       u0_regbank/u0_regA5/mem_reg_0_
              672       u0_regbank/u0_regA5/mem_reg_1_
              673       u0_regbank/u0_regA5/mem_reg_2_
              674       u0_regbank/u0_regA5/mem_reg_3_
              675       u0_regbank/u0_regA5/mem_reg_4_
              676       u0_regbank/u0_regA5/mem_reg_5_
              677       u0_regbank/u0_regA5/mem_reg_6_
              678       u0_regbank/u0_regA5/mem_reg_7_
              679       u0_regbank/u0_regA6/mem_reg_0_
              680       u0_regbank/u0_regA6/mem_reg_1_
              681       u0_regbank/u0_regA6/mem_reg_2_
              682       u0_regbank/u0_regA6/mem_reg_3_
              683       u0_regbank/u0_regA6/mem_reg_4_
              684       u0_regbank/u0_regA6/mem_reg_5_
              685       u0_regbank/u0_regA6/mem_reg_6_
              686       u0_regbank/u0_regA6/mem_reg_7_
              687       u0_regbank/u0_regA7/mem_reg_0_
              688       u0_regbank/u0_regA7/mem_reg_1_
              689       u0_regbank/u0_regA7/mem_reg_2_
              690       u0_regbank/u0_regA7/mem_reg_3_
              691       u0_regbank/u0_regA7/mem_reg_4_
              692       u0_regbank/u0_regA7/mem_reg_5_
              693       u0_regbank/u0_regA7/mem_reg_6_
              694       u0_regbank/u0_regA7/mem_reg_7_
              695       u0_regbank/u0_regAB/mem_reg_0_
              696       u0_regbank/u0_regAB/mem_reg_1_
              697       u0_regbank/u0_regAB/mem_reg_2_
              698       u0_regbank/u0_regAB/mem_reg_3_
              699       u0_regbank/u0_regAB/mem_reg_4_
              700       u0_regbank/u0_regAB/mem_reg_5_
              701       u0_regbank/u0_regAB/mem_reg_6_
              702       u0_regbank/u0_regAB/mem_reg_7_
              703       u0_regbank/u0_regAC/mem_reg_0_
              704       u0_regbank/u0_regAC/mem_reg_1_
              705       u0_regbank/u0_regAC/mem_reg_2_
              706       u0_regbank/u0_regAC/mem_reg_3_
              707       u0_regbank/u0_regAC/mem_reg_4_
              708       u0_regbank/u0_regAC/mem_reg_5_
              709       u0_regbank/u0_regAC/mem_reg_6_
              710       u0_regbank/u0_regAC/mem_reg_7_
              711       u0_regbank/u0_regAE/u0/mem_reg_0_
              712       u0_regbank/u0_regAE/u0/mem_reg_1_
              713       u0_regbank/u0_regAE/u0/mem_reg_2_
              714       u0_regbank/u0_regAE/u0/mem_reg_3_
              715       u0_regbank/u0_regAE/u0/mem_reg_4_
              716       u0_regbank/u0_regAE/u0/mem_reg_5_
              717       u0_regbank/u0_regAE/u0/mem_reg_6_
              718       u0_regbank/u0_regAE/u0/mem_reg_7_
              719       u0_regbank/u0_regAF/mem_reg_0_
              720       u0_regbank/u0_regAF/mem_reg_1_
              721       u0_regbank/u0_regAF/mem_reg_2_
              722       u0_regbank/u0_regAF/mem_reg_3_
              723       u0_regbank/u0_regAF/mem_reg_4_
              724       u0_regbank/u0_regAF/mem_reg_5_
              725       u0_regbank/u0_regAF/mem_reg_6_
              726       u0_regbank/u0_regAF/mem_reg_7_
              727       u0_regbank/u0_regD1/mem_reg_0_
              728       u0_regbank/u0_regD1/mem_reg_1_
              729       u0_regbank/u0_regD1/mem_reg_2_
              730       u0_regbank/u0_regD1/mem_reg_3_
              731       u0_regbank/u0_regD1/mem_reg_4_
              732       u0_regbank/u0_regD1/mem_reg_5_
              733       u0_regbank/u0_regD1/mem_reg_6_
              734       u0_regbank/u0_regD1/mem_reg_7_
              735       u0_regbank/u0_regD3/mem_reg_0_
              736       u0_regbank/u0_regD3/mem_reg_1_
              737       u0_regbank/u0_regD3/mem_reg_2_
              738       u0_regbank/u0_regD3/mem_reg_3_
              739       u0_regbank/u0_regD3/mem_reg_4_
              740       u0_regbank/u0_regD3/mem_reg_5_
              741       u0_regbank/u0_regD3/mem_reg_6_
              742       u0_regbank/u0_regD3/mem_reg_7_
              743       u0_regbank/u0_regD4/mem_reg_0_
              744       u0_regbank/u0_regD5/mem_reg_0_
              745       u0_regbank/u0_regD5/mem_reg_1_
              746       u0_regbank/u0_regD5/mem_reg_2_
              747       u0_regbank/u0_regD5/mem_reg_3_
              748       u0_regbank/u0_regD5/mem_reg_4_
              749       u0_regbank/u0_regD5/mem_reg_5_
              750       u0_regbank/u0_regD5/mem_reg_6_
              751       u0_regbank/u0_regD5/mem_reg_7_
              752       u0_regbank/u0_regD6/mem_reg_0_
              753       u0_regbank/u0_regD6/mem_reg_1_
              754       u0_regbank/u0_regD6/mem_reg_2_
              755       u0_regbank/u0_regD6/mem_reg_3_
              756       u0_regbank/u0_regD6/mem_reg_4_
              757       u0_regbank/u0_regD6/mem_reg_5_
              758       u0_regbank/u0_regD6/mem_reg_6_
              759       u0_regbank/u0_regD6/mem_reg_7_
              760       u0_regbank/u0_regD7/mem_reg_0_
              761       u0_regbank/u0_regD7/mem_reg_1_
              762       u0_regbank/u0_regD7/mem_reg_2_
              763       u0_regbank/u0_regD7/mem_reg_3_
              764       u0_regbank/u0_regD7/mem_reg_4_
              765       u0_regbank/u0_regD7/mem_reg_5_
              766       u0_regbank/u0_regD7/mem_reg_6_
              767       u0_regbank/u0_regD7/mem_reg_7_
              768       u0_regbank/u0_regD9/mem_reg_0_
              769       u0_regbank/u0_regD9/mem_reg_1_
              770       u0_regbank/u0_regD9/mem_reg_2_
              771       u0_regbank/u0_regD9/mem_reg_3_
              772       u0_regbank/u0_regD9/mem_reg_4_
              773       u0_regbank/u0_regD9/mem_reg_5_
              774       u0_regbank/u0_regD9/mem_reg_6_
              775       u0_regbank/u0_regD9/mem_reg_7_
              776       u0_regbank/u0_regDE/mem_reg_0_
              777       u0_regbank/u0_regDE/mem_reg_1_
              778       u0_regbank/u0_regDE/mem_reg_2_
              779       u0_regbank/u0_regDE/mem_reg_3_
              780       u0_regbank/u0_regDE/mem_reg_4_
              781       u0_regbank/u0_regDE/mem_reg_5_
              782       u0_regbank/u0_regDE/mem_reg_6_
              783       u0_regbank/u0_regDE/mem_reg_7_
              784       u0_regbank/u0_regDF/u0/mem_reg_0_
              785       u0_regbank/u0_regDF/u0/mem_reg_1_
              786       u0_regbank/u0_regDF/u0/mem_reg_2_
              787       u0_regbank/u0_regDF/u0/mem_reg_3_
              788       u0_regbank/u0_regDF/u0/mem_reg_4_
              789       u0_regbank/u0_regDF/u0/mem_reg_5_
              790       u0_regbank/u0_regDF/u0/mem_reg_6_
              791       u0_regbank/u0_regDF/u0/mem_reg_7_
              792       u0_regbank/u0_regE3/mem_reg_0_
              793       u0_regbank/u0_regE3/mem_reg_1_
              794       u0_regbank/u0_regE3/mem_reg_2_
              795       u0_regbank/u0_regE3/mem_reg_3_
              796       u0_regbank/u0_regE3/mem_reg_4_
              797       u0_regbank/u0_regE3/mem_reg_5_
              798       u0_regbank/u0_regE3/mem_reg_6_
              799       u0_regbank/u0_regE3/mem_reg_7_
              800       u0_regbank/u0_regE4/mem_reg_0_
              801       u0_regbank/u0_regE4/mem_reg_1_
              802       u0_regbank/u0_regE4/mem_reg_2_
              803       u0_regbank/u0_regE4/mem_reg_3_
              804       u0_regbank/u0_regE4/mem_reg_4_
              805       u0_regbank/u0_regE4/mem_reg_5_
              806       u0_regbank/u0_regE4/mem_reg_6_
              807       u0_regbank/u0_regE4/mem_reg_7_
              808       u0_regbank/u0_regE5/mem_reg_0_
              809       u0_regbank/u0_regE5/mem_reg_1_
              810       u0_regbank/u0_regE5/mem_reg_2_
              811       u0_regbank/u0_regE5/mem_reg_3_
              812       u0_regbank/u0_regE5/mem_reg_4_
              813       u0_regbank/u0_regE5/mem_reg_5_
              814       u0_regbank/u0_regE5/mem_reg_6_
              815       u0_regbank/u0_regE5/mem_reg_7_
              816       u0_regbank/u0_regE6/mem_reg_0_
              817       u0_regbank/u0_regE6/mem_reg_1_
              818       u0_regbank/u0_regE6/mem_reg_2_
              819       u0_regbank/u0_regE6/mem_reg_3_
              820       u0_regbank/u0_regE6/mem_reg_4_
              821       u0_regbank/u0_regE6/mem_reg_5_
              822       u0_regbank/u0_regE6/mem_reg_6_
              823       u0_regbank/u0_regE6/mem_reg_7_
              824       u0_regbank/u0_regE7/mem_reg_0_
              825       u0_regbank/u0_regE7/mem_reg_1_
              826       u0_regbank/u0_regE7/mem_reg_2_
              827       u0_regbank/u0_regE7/mem_reg_3_
              828       u0_regbank/u0_regE7/mem_reg_4_
              829       u0_regbank/u0_regE7/mem_reg_5_
              830       u0_regbank/u0_regE7/mem_reg_6_
              831       u0_regbank/u0_regE7/mem_reg_7_
              832       u0_regbank/u0_regE8/mem_reg_0_
              833       u0_regbank/u0_regE8/mem_reg_1_
              834       u0_regbank/u0_regE8/mem_reg_2_
              835       u0_regbank/u0_regE8/mem_reg_3_
              836       u0_regbank/u0_regE8/mem_reg_4_
              837       u0_regbank/u0_regE8/mem_reg_5_
              838       u0_regbank/u0_regE8/mem_reg_6_
              839       u0_regbank/u0_regE8/mem_reg_7_
              840       u0_regbank/u0_regF5/mem_reg_0_
              841       u0_regbank/u0_regF5/mem_reg_1_
              842       u0_regbank/u0_regF5/mem_reg_2_
              843       u0_regbank/u0_regF5/mem_reg_3_
              844       u0_regbank/u0_regF5/mem_reg_4_
              845       u0_regbank/u0_regF5/mem_reg_5_
              846       u0_regbank/u0_regF5/mem_reg_6_
              847       u0_regbank/u0_regF5/mem_reg_7_
              848       u0_regbank/u0_regF6/mem_reg_0_
              849       u0_regbank/u0_regF6/mem_reg_1_
              850       u0_regbank/u0_regF6/mem_reg_2_
              851       u0_regbank/u0_regF6/mem_reg_3_
              852       u0_regbank/u0_regF6/mem_reg_4_
              853       u0_regbank/u0_regF6/mem_reg_5_
              854       u0_regbank/u0_regF6/mem_reg_6_
              855       u0_regbank/u0_regF6/mem_reg_7_
              856       u0_regbank/u0_scp_db/d_org_reg_0_
              857       u0_regbank/u0_scp_db/d_org_reg_1_
              858       u0_regbank/u0_scp_db/db_cnt_reg_0_
              859       u0_regbank/u0_scp_db/db_cnt_reg_1_
              860       u0_regbank/u0_uvp_db/d_org_reg_0_
              861       u0_regbank/u0_uvp_db/d_org_reg_1_
              862       u0_regbank/u0_uvp_db/db_cnt_reg_0_
              863       u0_regbank/u0_uvp_db/db_cnt_reg_1_
              864       u0_regbank/u0_uvp_db/db_cnt_reg_2_
              865       u0_regbank/u0_v5oc_db/d_org_reg_0_
              866       u0_regbank/u0_v5oc_db/d_org_reg_1_
              867       u0_regbank/u0_v5oc_db/db_cnt_reg_0_
              868       u0_regbank/u0_v5oc_db/db_cnt_reg_1_
              869       u0_regbank/u1_ocp_db/d_org_reg_0_
              870       u0_regbank/u1_ocp_db/d_org_reg_1_
              871       u0_regbank/u1_ocp_db/db_cnt_reg_0_
              872       u0_regbank/u1_ocp_db/db_cnt_reg_1_
              873       u0_regbank/u1_ocp_db/db_cnt_reg_2_
              874       u0_regbank/u1_ocp_db/db_cnt_reg_3_
              875       u0_regbank/u1_ovp_db/d_org_reg_0_
              876       u0_regbank/u1_ovp_db/d_org_reg_1_
              877       u0_regbank/u1_ovp_db/db_cnt_reg_0_
              878       u0_regbank/u1_ovp_db/db_cnt_reg_1_
              879       u0_regbank/u1_ovp_db/db_cnt_reg_2_
              880       u0_regbank/u1_ovp_db/db_cnt_reg_3_
              881       u0_regbank/u1_reg26/mem_reg_0_
              882       u0_regbank/u1_regD4/mem_reg_0_
              883       u0_regbank/u1_regE4/mem_reg_0_
              884       u0_regbank/u1_regE4/mem_reg_1_
              885       u0_regbank/u1_regE4/mem_reg_2_
              886       u0_regbank/u1_regE4/mem_reg_3_
              887       u0_regbank/u1_scp_db/d_org_reg_0_
              888       u0_regbank/u1_scp_db/d_org_reg_1_
              889       u0_regbank/u1_scp_db/db_cnt_reg_0_
              890       u0_regbank/u1_scp_db/db_cnt_reg_1_
              891       u0_regbank/u1_scp_db/db_cnt_reg_2_
              892       u0_regbank/u1_uvp_db/d_org_reg_0_
              893       u0_regbank/u1_uvp_db/d_org_reg_1_
              894       u0_regbank/u1_uvp_db/db_cnt_reg_0_
              895       u0_regbank/u1_uvp_db/db_cnt_reg_1_
              896       u0_regbank/u1_uvp_db/db_cnt_reg_2_
              897       u0_regbank/u1_uvp_db/db_cnt_reg_3_
              898       u0_regbank/u2_ovp_db/d_org_reg_0_
              899       u0_regbank/u2_ovp_db/d_org_reg_1_
              900       u0_regbank/u2_ovp_db/db_cnt_reg_0_
              901       u0_regbank/u2_ovp_db/db_cnt_reg_1_
              902       u0_regbank/u2_ovp_db/db_cnt_reg_2_
              903       u0_regbank/u2_ovp_db/db_cnt_reg_3_
              904       u0_regbank/u2_reg26/mem_reg_0_
              905       u0_regbank/u2_reg26/mem_reg_1_
              906       u0_regbank/u2_reg26/mem_reg_2_
              907       u0_regbank/u2_reg26/mem_reg_3_
              908       u0_regbank/u2_reg26/mem_reg_4_
              909       u0_regbank/u2_reg26/mem_reg_5_
              910       u0_regbank/u2_reg26/mem_reg_6_
              911       u0_regbank/u2_regD4/mem_reg_0_
              912       u0_regbank/u3_regD4/mem_reg_0_
              913       u0_regbank/u3_regD4/mem_reg_1_
              914       u0_regbank/u4_regD4/mem_reg_0_
              915       u0_regbank/u4_regD4/mem_reg_1_
              916       u0_regbank/u4_regD4/mem_reg_2_
              917       u0_regx/d_di_tst_reg
              918       u0_regx/d_lt_aswk_reg_0_
              919       u0_regx/d_lt_aswk_reg_1_
              920       u0_regx/d_lt_aswk_reg_2_
              921       u0_regx/d_lt_aswk_reg_3_
              922       u0_regx/d_lt_aswk_reg_4_
              923       u0_regx/d_lt_aswk_reg_5_
              924       u0_regx/d_lt_drp_reg
              925       u0_regx/d_lt_gpi_reg_0_
              926       u0_regx/d_lt_gpi_reg_1_
              927       u0_regx/d_lt_gpi_reg_2_
              928       u0_regx/d_lt_gpi_reg_3_
              929       u0_regx/d_regx_addr_reg_0_
              930       u0_regx/d_regx_addr_reg_1_
              931       u0_regx/d_regx_addr_reg_2_
              932       u0_regx/d_regx_addr_reg_3_
              933       u0_regx/d_regx_addr_reg_4_
              934       u0_regx/d_regx_addr_reg_5_
              935       u0_regx/d_regx_addr_reg_6_
              936       u0_regx/d_we16_reg
              937       u0_regx/lt_aswk_reg_0_
              938       u0_regx/lt_aswk_reg_1_
              939       u0_regx/lt_aswk_reg_2_
              940       u0_regx/lt_aswk_reg_3_
              941       u0_regx/lt_aswk_reg_4_
              942       u0_regx/lt_aswk_reg_5_
              943       u0_regx/lt_drp_reg
              944       u0_regx/u0_dosc_db/d_org_reg_0_
              945       u0_regx/u0_dosc_db/d_org_reg_1_
              946       u0_regx/u0_dosc_db/db_cnt_reg_0_
              947       u0_regx/u0_dosc_db/db_cnt_reg_1_
              948       u0_regx/u0_iosc_db/d_org_reg_0_
              949       u0_regx/u0_iosc_db/d_org_reg_1_
              950       u0_regx/u0_iosc_db/db_cnt_reg_0_
              951       u0_regx/u0_iosc_db/db_cnt_reg_1_
              952       u0_regx/u0_rdet_db/d_org_reg_0_
              953       u0_regx/u0_rdet_db/d_org_reg_1_
              954       u0_regx/u0_rdet_db/db_cnt_reg_0_
              955       u0_regx/u0_rdet_db/db_cnt_reg_1_
              956       u0_regx/u0_rdet_db/db_cnt_reg_2_
              957       u0_regx/u0_rdet_db/db_cnt_reg_3_
              958       u0_regx/u0_reg1A/mem_reg_0_
              959       u0_regx/u0_reg1A/mem_reg_1_
              960       u0_regx/u0_reg1A/mem_reg_2_
              961       u0_regx/u0_reg1A/mem_reg_3_
              962       u0_regx/u0_reg1A/mem_reg_4_
              963       u0_regx/u0_reg1A/mem_reg_5_
              964       u0_regx/u0_reg1A/mem_reg_6_
              965       u0_regx/u0_reg1A/mem_reg_7_
              966       u0_regx/u0_reg1B/mem_reg_0_
              967       u0_regx/u0_reg1B/mem_reg_1_
              968       u0_regx/u0_reg1B/mem_reg_2_
              969       u0_regx/u0_reg1B/mem_reg_3_
              970       u0_regx/u0_reg1B/mem_reg_4_
              971       u0_regx/u0_reg1B/mem_reg_5_
              972       u0_regx/u0_reg1B/mem_reg_6_
              973       u0_regx/u0_reg1C/mem_reg_0_
              974       u0_regx/u0_reg1C/mem_reg_1_
              975       u0_regx/u0_reg1C/mem_reg_2_
              976       u0_regx/u0_reg1C/mem_reg_3_
              977       u0_regx/u0_reg1C/mem_reg_4_
              978       u0_regx/u0_reg1C/mem_reg_5_
              979       u0_regx/u0_reg1C/mem_reg_6_
              980       u0_regx/u0_reg1C/mem_reg_7_
              981       u0_regx/u0_reg1D/mem_reg_0_
              982       u0_regx/u0_reg1D/mem_reg_1_
              983       u0_regx/u0_reg1D/mem_reg_2_
              984       u0_regx/u0_reg1D/mem_reg_3_
              985       u0_regx/u0_reg1D/mem_reg_4_
              986       u0_regx/u0_reg1D/mem_reg_5_
              987       u0_regx/u0_reg1D/mem_reg_6_
              988       u0_regx/u0_reg1D/mem_reg_7_
              989       u0_regx/u0_reg1E/mem_reg_0_
              990       u0_regx/u0_reg1E/mem_reg_1_
              991       u0_regx/u0_reg1E/mem_reg_2_
              992       u0_regx/u0_reg1E/mem_reg_3_
              993       u0_regx/u0_reg1E/mem_reg_4_
              994       u0_regx/u0_reg1E/mem_reg_5_
              995       u0_regx/u0_reg1E/mem_reg_6_
              996       u0_regx/u0_reg1E/mem_reg_7_
              997       u0_regx/u0_reg04/mem_reg_0_
              998       u0_regx/u0_reg04/mem_reg_1_
              999       u0_regx/u0_reg04/mem_reg_2_
              1000      u0_regx/u0_reg04/mem_reg_3_
              1001      u0_regx/u0_reg04/mem_reg_4_
              1002      u0_regx/u0_reg04/mem_reg_5_
              1003      u0_regx/u0_reg04/mem_reg_6_
              1004      u0_regx/u0_reg04/mem_reg_7_
              1005      u0_regx/u0_reg05/mem_reg_0_
              1006      u0_regx/u0_reg05/mem_reg_1_
              1007      u0_regx/u0_reg05/mem_reg_2_
              1008      u0_regx/u0_reg05/mem_reg_3_
              1009      u0_regx/u0_reg05/mem_reg_4_
              1010      u0_regx/u0_reg05/mem_reg_5_
              1011      u0_regx/u0_reg05/mem_reg_6_
              1012      u0_regx/u0_reg05/mem_reg_7_
              1013      u0_regx/u0_reg07/mem_reg_0_
              1014      u0_regx/u0_reg07/mem_reg_1_
              1015      u0_regx/u0_reg07/mem_reg_2_
              1016      u0_regx/u0_reg07/mem_reg_3_
              1017      u0_regx/u0_reg07/mem_reg_4_
              1018      u0_regx/u0_reg07/mem_reg_5_
              1019      u0_regx/u0_reg07/mem_reg_6_
              1020      u0_regx/u0_reg07/mem_reg_7_
              1021      u0_regx/u0_reg10/mem_reg_0_
              1022      u0_regx/u0_reg12/mem_reg_0_
              1023      u0_regx/u0_reg12/mem_reg_1_
              1024      u0_regx/u0_reg12/mem_reg_2_
              1025      u0_regx/u0_reg12/mem_reg_3_
              1026      u0_regx/u0_reg12/mem_reg_4_
              1027      u0_regx/u0_reg12/mem_reg_5_
              1028      u0_regx/u0_reg13/mem_reg_0_
              1029      u0_regx/u0_reg13/mem_reg_1_
              1030      u0_regx/u0_reg13/mem_reg_2_
              1031      u0_regx/u0_reg13/mem_reg_3_
              1032      u0_regx/u0_reg13/mem_reg_4_
              1033      u0_regx/u0_reg13/mem_reg_5_
              1034      u0_regx/u0_reg13/mem_reg_6_
              1035      u0_regx/u0_reg13/mem_reg_7_
              1036      u0_regx/u0_reg15/mem_reg_0_
              1037      u0_regx/u0_reg15/mem_reg_1_
              1038      u0_regx/u0_reg15/mem_reg_2_
              1039      u0_regx/u0_reg15/mem_reg_3_
              1040      u0_regx/u0_reg15/mem_reg_4_
              1041      u0_regx/u0_reg15/mem_reg_5_
              1042      u0_regx/u0_reg17/mem_reg_0_
              1043      u0_regx/u0_reg17/mem_reg_1_
              1044      u0_regx/u0_reg17/mem_reg_2_
              1045      u0_regx/u0_reg17/mem_reg_3_
              1046      u0_regx/u0_reg17/mem_reg_4_
              1047      u0_regx/u0_reg17/mem_reg_5_
              1048      u0_regx/u0_reg17/mem_reg_6_
              1049      u0_regx/u0_reg17/mem_reg_7_
              1050      u0_regx/u0_reg18/mem_reg_0_
              1051      u0_regx/u0_reg18/mem_reg_1_
              1052      u0_regx/u0_reg18/mem_reg_2_
              1053      u0_regx/u0_reg18/mem_reg_3_
              1054      u0_regx/u0_reg18/mem_reg_4_
              1055      u0_regx/u0_reg18/mem_reg_5_
              1056      u0_regx/u0_reg18/mem_reg_6_
              1057      u0_regx/u0_reg18/mem_reg_7_
              1058      u0_regx/u0_reg19/mem_reg_0_
              1059      u0_regx/u0_reg19/mem_reg_1_
              1060      u0_regx/u0_reg19/mem_reg_2_
              1061      u0_regx/u0_reg19/mem_reg_3_
              1062      u0_regx/u0_reg19/mem_reg_4_
              1063      u0_regx/u0_reg19/mem_reg_5_
              1064      u0_regx/u0_reg19/mem_reg_6_
              1065      u0_regx/u0_reg19/mem_reg_7_
              1066      u0_regx/u0_sbov_db/d_org_reg_0_
              1067      u0_regx/u0_sbov_db/d_org_reg_1_
              1068      u0_regx/u0_sbov_db/db_cnt_reg_0_
              1069      u0_regx/u0_sbov_db/db_cnt_reg_1_
              1070      u0_regx/u0_sbov_db/db_cnt_reg_2_
              1071      u0_regx/u0_sbov_db/db_cnt_reg_3_
              1072      u0_regx/u0_tmp18/mem_reg_0_
              1073      u0_regx/u0_tmp18/mem_reg_1_
              1074      u0_regx/u0_tmp18/mem_reg_2_
              1075      u0_regx/u0_tmp18/mem_reg_3_
              1076      u0_regx/u0_tmp18/mem_reg_4_
              1077      u0_regx/u0_tmp18/mem_reg_5_
              1078      u0_regx/u0_tmp18/mem_reg_6_
              1079      u0_regx/u0_tmp18/mem_reg_7_
              1080      u0_regx/u0_ts_db/d_org_reg_0_
              1081      u0_regx/u0_ts_db/d_org_reg_1_
              1082      u0_regx/u0_ts_db/db_cnt_reg_0_
              1083      u0_regx/u0_ts_db/db_cnt_reg_1_
              1084      u0_regx/u0_xana_db/d_org_reg_0_
              1085      u0_regx/u0_xana_db/d_org_reg_1_
              1086      u0_regx/u0_xana_db/db_cnt_reg_0_
              1087      u0_regx/u0_xana_db/db_cnt_reg_1_
              1088      u0_regx/u1_reg15/mem_reg_0_
              1089      u0_regx/u1_reg15/mem_reg_1_
              1090      u0_regx/u1_reg15/mem_reg_2_
              1091      u0_regx/u1_reg15/mem_reg_3_
              1092      u0_regx/u1_reg15/mem_reg_4_
              1093      u0_regx/u1_reg15/mem_reg_5_
              1094      u0_regx/u1_xana_db/d_org_reg_0_
              1095      u0_regx/u1_xana_db/d_org_reg_1_
              1096      u0_regx/u1_xana_db/db_cnt_reg_0_
              1097      u0_regx/u1_xana_db/db_cnt_reg_1_
              1098      u0_regx/u2_xana_db/d_org_reg_0_
              1099      u0_regx/u2_xana_db/d_org_reg_1_
              1100      u0_regx/u2_xana_db/db_cnt_reg_0_
              1101      u0_regx/u2_xana_db/db_cnt_reg_1_
              1102      u0_regx/u3_xana_db/d_org_reg_0_
              1103      u0_regx/u3_xana_db/d_org_reg_1_
              1104      u0_regx/u3_xana_db/db_cnt_reg_0_
              1105      u0_regx/u3_xana_db/db_cnt_reg_1_
              1106      u0_regx/u4_xana_db/d_org_reg_0_
              1107      u0_regx/u4_xana_db/d_org_reg_1_
              1108      u0_regx/u4_xana_db/db_cnt_reg_0_
              1109      u0_regx/u4_xana_db/db_cnt_reg_1_
              1110      u0_srambist/adr_reg_0_
              1111      u0_srambist/adr_reg_1_
              1112      u0_srambist/adr_reg_2_
              1113      u0_srambist/adr_reg_3_
              1114      u0_srambist/adr_reg_4_
              1115      u0_srambist/adr_reg_5_
              1116      u0_srambist/adr_reg_6_
              1117      u0_srambist/adr_reg_7_
              1118      u0_srambist/adr_reg_8_
              1119      u0_srambist/adr_reg_9_
              1120      u0_srambist/adr_reg_10_
              1121      u0_srambist/bistctl_re_reg
              1122      u0_srambist/busy_dly_reg
              1123      u0_srambist/r_bistfault_reg
              1124      u0_srambist/rw_sta_reg_0_
              1125      u0_srambist/rw_sta_reg_1_
              1126      u0_srambist/u0_bistctl/mem_reg_0_
              1127      u0_srambist/u0_bistctl/mem_reg_1_
              1128      u0_srambist/u0_bistctl/mem_reg_2_
              1129      u0_srambist/u0_bistctl/mem_reg_3_
              1130      u0_srambist/u0_bistctl/mem_reg_4_
              1131      u0_srambist/u0_bistdat/mem_reg_0_
              1132      u0_srambist/u0_bistdat/mem_reg_1_
              1133      u0_srambist/u0_bistdat/mem_reg_2_
              1134      u0_srambist/u0_bistdat/mem_reg_3_
              1135      u0_srambist/u0_bistdat/mem_reg_4_
              1136      u0_srambist/u0_bistdat/mem_reg_5_
              1137      u0_srambist/u0_bistdat/mem_reg_6_
              1138      u0_srambist/u0_bistdat/mem_reg_7_
              1139      u0_srambist/u0_bistfault/mem_reg_0_
              1140      u0_updphy/cclow_cnt_reg_0_
              1141      u0_updphy/cclow_cnt_reg_1_
              1142      u0_updphy/cclow_cnt_reg_2_
              1143      u0_updphy/cclow_cnt_reg_3_
              1144      u0_updphy/cclow_cnt_reg_4_
              1145      u0_updphy/cclow_cnt_reg_5_
              1146      u0_updphy/cclow_cnt_reg_6_
              1147      u0_updphy/cclow_cnt_reg_7_
              1148      u0_updphy/cclow_cnt_reg_8_
              1149      u0_updphy/d_cc_reg_0_
              1150      u0_updphy/d_cc_reg_1_
              1151      u0_updphy/u0_phycrc/crc32_r_reg_0_
              1152      u0_updphy/u0_phycrc/crc32_r_reg_1_
              1153      u0_updphy/u0_phycrc/crc32_r_reg_2_
              1154      u0_updphy/u0_phycrc/crc32_r_reg_3_
              1155      u0_updphy/u0_phycrc/crc32_r_reg_4_
              1156      u0_updphy/u0_phycrc/crc32_r_reg_5_
              1157      u0_updphy/u0_phycrc/crc32_r_reg_6_
              1158      u0_updphy/u0_phycrc/crc32_r_reg_7_
              1159      u0_updphy/u0_phycrc/crc32_r_reg_8_
              1160      u0_updphy/u0_phycrc/crc32_r_reg_9_
              1161      u0_updphy/u0_phycrc/crc32_r_reg_10_
              1162      u0_updphy/u0_phycrc/crc32_r_reg_11_
              1163      u0_updphy/u0_phycrc/crc32_r_reg_12_
              1164      u0_updphy/u0_phycrc/crc32_r_reg_13_
              1165      u0_updphy/u0_phycrc/crc32_r_reg_14_
              1166      u0_updphy/u0_phycrc/crc32_r_reg_15_
              1167      u0_updphy/u0_phycrc/crc32_r_reg_16_
              1168      u0_updphy/u0_phycrc/crc32_r_reg_17_
              1169      u0_updphy/u0_phycrc/crc32_r_reg_18_
              1170      u0_updphy/u0_phycrc/crc32_r_reg_19_
              1171      u0_updphy/u0_phycrc/crc32_r_reg_20_
              1172      u0_updphy/u0_phycrc/crc32_r_reg_21_
              1173      u0_updphy/u0_phycrc/crc32_r_reg_22_
              1174      u0_updphy/u0_phycrc/crc32_r_reg_23_
              1175      u0_updphy/u0_phycrc/crc32_r_reg_24_
              1176      u0_updphy/u0_phycrc/crc32_r_reg_25_
              1177      u0_updphy/u0_phycrc/crc32_r_reg_26_
              1178      u0_updphy/u0_phycrc/crc32_r_reg_27_
              1179      u0_updphy/u0_phycrc/crc32_r_reg_28_
              1180      u0_updphy/u0_phycrc/crc32_r_reg_29_
              1181      u0_updphy/u0_phycrc/crc32_r_reg_30_
              1182      u0_updphy/u0_phycrc/crc32_r_reg_31_
              1183      u0_updphy/u0_phyff/locked_reg
              1184      u0_updphy/u0_phyff/mem_reg_0__0_
              1185      u0_updphy/u0_phyff/mem_reg_0__1_
              1186      u0_updphy/u0_phyff/mem_reg_0__2_
              1187      u0_updphy/u0_phyff/mem_reg_0__3_
              1188      u0_updphy/u0_phyff/mem_reg_0__4_
              1189      u0_updphy/u0_phyff/mem_reg_0__5_
              1190      u0_updphy/u0_phyff/mem_reg_0__6_
              1191      u0_updphy/u0_phyff/mem_reg_0__7_
              1192      u0_updphy/u0_phyff/mem_reg_1__0_
              1193      u0_updphy/u0_phyff/mem_reg_1__1_
              1194      u0_updphy/u0_phyff/mem_reg_1__2_
              1195      u0_updphy/u0_phyff/mem_reg_1__3_
              1196      u0_updphy/u0_phyff/mem_reg_1__4_
              1197      u0_updphy/u0_phyff/mem_reg_1__5_
              1198      u0_updphy/u0_phyff/mem_reg_1__6_
              1199      u0_updphy/u0_phyff/mem_reg_1__7_
              1200      u0_updphy/u0_phyff/mem_reg_2__0_
              1201      u0_updphy/u0_phyff/mem_reg_2__1_
              1202      u0_updphy/u0_phyff/mem_reg_2__2_
              1203      u0_updphy/u0_phyff/mem_reg_2__3_
              1204      u0_updphy/u0_phyff/mem_reg_2__4_
              1205      u0_updphy/u0_phyff/mem_reg_2__5_
              1206      u0_updphy/u0_phyff/mem_reg_2__6_
              1207      u0_updphy/u0_phyff/mem_reg_2__7_
              1208      u0_updphy/u0_phyff/mem_reg_3__0_
              1209      u0_updphy/u0_phyff/mem_reg_3__1_
              1210      u0_updphy/u0_phyff/mem_reg_3__2_
              1211      u0_updphy/u0_phyff/mem_reg_3__3_
              1212      u0_updphy/u0_phyff/mem_reg_3__4_
              1213      u0_updphy/u0_phyff/mem_reg_3__5_
              1214      u0_updphy/u0_phyff/mem_reg_3__6_
              1215      u0_updphy/u0_phyff/mem_reg_3__7_
              1216      u0_updphy/u0_phyff/mem_reg_4__0_
              1217      u0_updphy/u0_phyff/mem_reg_4__1_
              1218      u0_updphy/u0_phyff/mem_reg_4__2_
              1219      u0_updphy/u0_phyff/mem_reg_4__3_
              1220      u0_updphy/u0_phyff/mem_reg_4__4_
              1221      u0_updphy/u0_phyff/mem_reg_4__5_
              1222      u0_updphy/u0_phyff/mem_reg_4__6_
              1223      u0_updphy/u0_phyff/mem_reg_4__7_
              1224      u0_updphy/u0_phyff/mem_reg_5__0_
              1225      u0_updphy/u0_phyff/mem_reg_5__1_
              1226      u0_updphy/u0_phyff/mem_reg_5__2_
              1227      u0_updphy/u0_phyff/mem_reg_5__3_
              1228      u0_updphy/u0_phyff/mem_reg_5__4_
              1229      u0_updphy/u0_phyff/mem_reg_5__5_
              1230      u0_updphy/u0_phyff/mem_reg_5__6_
              1231      u0_updphy/u0_phyff/mem_reg_5__7_
              1232      u0_updphy/u0_phyff/mem_reg_6__0_
              1233      u0_updphy/u0_phyff/mem_reg_6__1_
              1234      u0_updphy/u0_phyff/mem_reg_6__2_
              1235      u0_updphy/u0_phyff/mem_reg_6__3_
              1236      u0_updphy/u0_phyff/mem_reg_6__4_
              1237      u0_updphy/u0_phyff/mem_reg_6__5_
              1238      u0_updphy/u0_phyff/mem_reg_6__6_
              1239      u0_updphy/u0_phyff/mem_reg_6__7_
              1240      u0_updphy/u0_phyff/mem_reg_7__0_
              1241      u0_updphy/u0_phyff/mem_reg_7__1_
              1242      u0_updphy/u0_phyff/mem_reg_7__2_
              1243      u0_updphy/u0_phyff/mem_reg_7__3_
              1244      u0_updphy/u0_phyff/mem_reg_7__4_
              1245      u0_updphy/u0_phyff/mem_reg_7__5_
              1246      u0_updphy/u0_phyff/mem_reg_7__6_
              1247      u0_updphy/u0_phyff/mem_reg_7__7_
              1248      u0_updphy/u0_phyff/mem_reg_8__0_
              1249      u0_updphy/u0_phyff/mem_reg_8__1_
              1250      u0_updphy/u0_phyff/mem_reg_8__2_
              1251      u0_updphy/u0_phyff/mem_reg_8__3_
              1252      u0_updphy/u0_phyff/mem_reg_8__4_
              1253      u0_updphy/u0_phyff/mem_reg_8__5_
              1254      u0_updphy/u0_phyff/mem_reg_8__6_
              1255      u0_updphy/u0_phyff/mem_reg_8__7_
              1256      u0_updphy/u0_phyff/mem_reg_9__0_
              1257      u0_updphy/u0_phyff/mem_reg_9__1_
              1258      u0_updphy/u0_phyff/mem_reg_9__2_
              1259      u0_updphy/u0_phyff/mem_reg_9__3_
              1260      u0_updphy/u0_phyff/mem_reg_9__4_
              1261      u0_updphy/u0_phyff/mem_reg_9__5_
              1262      u0_updphy/u0_phyff/mem_reg_9__6_
              1263      u0_updphy/u0_phyff/mem_reg_9__7_
              1264      u0_updphy/u0_phyff/mem_reg_10__0_
              1265      u0_updphy/u0_phyff/mem_reg_10__1_
              1266      u0_updphy/u0_phyff/mem_reg_10__2_
              1267      u0_updphy/u0_phyff/mem_reg_10__3_
              1268      u0_updphy/u0_phyff/mem_reg_10__4_
              1269      u0_updphy/u0_phyff/mem_reg_10__5_
              1270      u0_updphy/u0_phyff/mem_reg_10__6_
              1271      u0_updphy/u0_phyff/mem_reg_10__7_
              1272      u0_updphy/u0_phyff/mem_reg_11__0_
              1273      u0_updphy/u0_phyff/mem_reg_11__1_
              1274      u0_updphy/u0_phyff/mem_reg_11__2_
              1275      u0_updphy/u0_phyff/mem_reg_11__3_
              1276      u0_updphy/u0_phyff/mem_reg_11__4_
              1277      u0_updphy/u0_phyff/mem_reg_11__5_
              1278      u0_updphy/u0_phyff/mem_reg_11__6_
              1279      u0_updphy/u0_phyff/mem_reg_11__7_
              1280      u0_updphy/u0_phyff/mem_reg_12__0_
              1281      u0_updphy/u0_phyff/mem_reg_12__1_
              1282      u0_updphy/u0_phyff/mem_reg_12__2_
              1283      u0_updphy/u0_phyff/mem_reg_12__3_
              1284      u0_updphy/u0_phyff/mem_reg_12__4_
              1285      u0_updphy/u0_phyff/mem_reg_12__5_
              1286      u0_updphy/u0_phyff/mem_reg_12__6_
              1287      u0_updphy/u0_phyff/mem_reg_12__7_
              1288      u0_updphy/u0_phyff/mem_reg_13__0_
              1289      u0_updphy/u0_phyff/mem_reg_13__1_
              1290      u0_updphy/u0_phyff/mem_reg_13__2_
              1291      u0_updphy/u0_phyff/mem_reg_13__3_
              1292      u0_updphy/u0_phyff/mem_reg_13__4_
              1293      u0_updphy/u0_phyff/mem_reg_13__5_
              1294      u0_updphy/u0_phyff/mem_reg_13__6_
              1295      u0_updphy/u0_phyff/mem_reg_13__7_
              1296      u0_updphy/u0_phyff/mem_reg_14__0_
              1297      u0_updphy/u0_phyff/mem_reg_14__1_
              1298      u0_updphy/u0_phyff/mem_reg_14__2_
              1299      u0_updphy/u0_phyff/mem_reg_14__3_
              1300      u0_updphy/u0_phyff/mem_reg_14__4_
              1301      u0_updphy/u0_phyff/mem_reg_14__5_
              1302      u0_updphy/u0_phyff/mem_reg_14__6_
              1303      u0_updphy/u0_phyff/mem_reg_14__7_
              1304      u0_updphy/u0_phyff/mem_reg_15__0_
              1305      u0_updphy/u0_phyff/mem_reg_15__1_
              1306      u0_updphy/u0_phyff/mem_reg_15__2_
              1307      u0_updphy/u0_phyff/mem_reg_15__3_
              1308      u0_updphy/u0_phyff/mem_reg_15__4_
              1309      u0_updphy/u0_phyff/mem_reg_15__5_
              1310      u0_updphy/u0_phyff/mem_reg_15__6_
              1311      u0_updphy/u0_phyff/mem_reg_15__7_
              1312      u0_updphy/u0_phyff/mem_reg_16__0_
              1313      u0_updphy/u0_phyff/mem_reg_16__1_
              1314      u0_updphy/u0_phyff/mem_reg_16__2_
              1315      u0_updphy/u0_phyff/mem_reg_16__3_
              1316      u0_updphy/u0_phyff/mem_reg_16__4_
              1317      u0_updphy/u0_phyff/mem_reg_16__5_
              1318      u0_updphy/u0_phyff/mem_reg_16__6_
              1319      u0_updphy/u0_phyff/mem_reg_16__7_
              1320      u0_updphy/u0_phyff/mem_reg_17__0_
              1321      u0_updphy/u0_phyff/mem_reg_17__1_
              1322      u0_updphy/u0_phyff/mem_reg_17__2_
              1323      u0_updphy/u0_phyff/mem_reg_17__3_
              1324      u0_updphy/u0_phyff/mem_reg_17__4_
              1325      u0_updphy/u0_phyff/mem_reg_17__5_
              1326      u0_updphy/u0_phyff/mem_reg_17__6_
              1327      u0_updphy/u0_phyff/mem_reg_17__7_
              1328      u0_updphy/u0_phyff/mem_reg_18__0_
              1329      u0_updphy/u0_phyff/mem_reg_18__1_
              1330      u0_updphy/u0_phyff/mem_reg_18__2_
              1331      u0_updphy/u0_phyff/mem_reg_18__3_
              1332      u0_updphy/u0_phyff/mem_reg_18__4_
              1333      u0_updphy/u0_phyff/mem_reg_18__5_
              1334      u0_updphy/u0_phyff/mem_reg_18__6_
              1335      u0_updphy/u0_phyff/mem_reg_18__7_
              1336      u0_updphy/u0_phyff/mem_reg_19__0_
              1337      u0_updphy/u0_phyff/mem_reg_19__1_
              1338      u0_updphy/u0_phyff/mem_reg_19__2_
              1339      u0_updphy/u0_phyff/mem_reg_19__3_
              1340      u0_updphy/u0_phyff/mem_reg_19__4_
              1341      u0_updphy/u0_phyff/mem_reg_19__5_
              1342      u0_updphy/u0_phyff/mem_reg_19__6_
              1343      u0_updphy/u0_phyff/mem_reg_19__7_
              1344      u0_updphy/u0_phyff/mem_reg_20__0_
              1345      u0_updphy/u0_phyff/mem_reg_20__1_
              1346      u0_updphy/u0_phyff/mem_reg_20__2_
              1347      u0_updphy/u0_phyff/mem_reg_20__3_
              1348      u0_updphy/u0_phyff/mem_reg_20__4_
              1349      u0_updphy/u0_phyff/mem_reg_20__5_
              1350      u0_updphy/u0_phyff/mem_reg_20__6_
              1351      u0_updphy/u0_phyff/mem_reg_20__7_
              1352      u0_updphy/u0_phyff/mem_reg_21__0_
              1353      u0_updphy/u0_phyff/mem_reg_21__1_
              1354      u0_updphy/u0_phyff/mem_reg_21__2_
              1355      u0_updphy/u0_phyff/mem_reg_21__3_
              1356      u0_updphy/u0_phyff/mem_reg_21__4_
              1357      u0_updphy/u0_phyff/mem_reg_21__5_
              1358      u0_updphy/u0_phyff/mem_reg_21__6_
              1359      u0_updphy/u0_phyff/mem_reg_21__7_
              1360      u0_updphy/u0_phyff/mem_reg_22__0_
              1361      u0_updphy/u0_phyff/mem_reg_22__1_
              1362      u0_updphy/u0_phyff/mem_reg_22__2_
              1363      u0_updphy/u0_phyff/mem_reg_22__3_
              1364      u0_updphy/u0_phyff/mem_reg_22__4_
              1365      u0_updphy/u0_phyff/mem_reg_22__5_
              1366      u0_updphy/u0_phyff/mem_reg_22__6_
              1367      u0_updphy/u0_phyff/mem_reg_22__7_
              1368      u0_updphy/u0_phyff/mem_reg_23__0_
              1369      u0_updphy/u0_phyff/mem_reg_23__1_
              1370      u0_updphy/u0_phyff/mem_reg_23__2_
              1371      u0_updphy/u0_phyff/mem_reg_23__3_
              1372      u0_updphy/u0_phyff/mem_reg_23__4_
              1373      u0_updphy/u0_phyff/mem_reg_23__5_
              1374      u0_updphy/u0_phyff/mem_reg_23__6_
              1375      u0_updphy/u0_phyff/mem_reg_23__7_
              1376      u0_updphy/u0_phyff/mem_reg_24__0_
              1377      u0_updphy/u0_phyff/mem_reg_24__1_
              1378      u0_updphy/u0_phyff/mem_reg_24__2_
              1379      u0_updphy/u0_phyff/mem_reg_24__3_
              1380      u0_updphy/u0_phyff/mem_reg_24__4_
              1381      u0_updphy/u0_phyff/mem_reg_24__5_
              1382      u0_updphy/u0_phyff/mem_reg_24__6_
              1383      u0_updphy/u0_phyff/mem_reg_24__7_
              1384      u0_updphy/u0_phyff/mem_reg_25__0_
              1385      u0_updphy/u0_phyff/mem_reg_25__1_
              1386      u0_updphy/u0_phyff/mem_reg_25__2_
              1387      u0_updphy/u0_phyff/mem_reg_25__3_
              1388      u0_updphy/u0_phyff/mem_reg_25__4_
              1389      u0_updphy/u0_phyff/mem_reg_25__5_
              1390      u0_updphy/u0_phyff/mem_reg_25__6_
              1391      u0_updphy/u0_phyff/mem_reg_25__7_
              1392      u0_updphy/u0_phyff/mem_reg_26__0_
              1393      u0_updphy/u0_phyff/mem_reg_26__1_
              1394      u0_updphy/u0_phyff/mem_reg_26__2_
              1395      u0_updphy/u0_phyff/mem_reg_26__3_
              1396      u0_updphy/u0_phyff/mem_reg_26__4_
              1397      u0_updphy/u0_phyff/mem_reg_26__5_
              1398      u0_updphy/u0_phyff/mem_reg_26__6_
              1399      u0_updphy/u0_phyff/mem_reg_26__7_
              1400      u0_updphy/u0_phyff/mem_reg_27__0_
              1401      u0_updphy/u0_phyff/mem_reg_27__1_
              1402      u0_updphy/u0_phyff/mem_reg_27__2_
              1403      u0_updphy/u0_phyff/mem_reg_27__3_
              1404      u0_updphy/u0_phyff/mem_reg_27__4_
              1405      u0_updphy/u0_phyff/mem_reg_27__5_
              1406      u0_updphy/u0_phyff/mem_reg_27__6_
              1407      u0_updphy/u0_phyff/mem_reg_27__7_
              1408      u0_updphy/u0_phyff/mem_reg_28__0_
              1409      u0_updphy/u0_phyff/mem_reg_28__1_
              1410      u0_updphy/u0_phyff/mem_reg_28__2_
              1411      u0_updphy/u0_phyff/mem_reg_28__3_
              1412      u0_updphy/u0_phyff/mem_reg_28__4_
              1413      u0_updphy/u0_phyff/mem_reg_28__5_
              1414      u0_updphy/u0_phyff/mem_reg_28__6_
              1415      u0_updphy/u0_phyff/mem_reg_28__7_
              1416      u0_updphy/u0_phyff/mem_reg_29__0_
              1417      u0_updphy/u0_phyff/mem_reg_29__1_
              1418      u0_updphy/u0_phyff/mem_reg_29__2_
              1419      u0_updphy/u0_phyff/mem_reg_29__3_
              1420      u0_updphy/u0_phyff/mem_reg_29__4_
              1421      u0_updphy/u0_phyff/mem_reg_29__5_
              1422      u0_updphy/u0_phyff/mem_reg_29__6_
              1423      u0_updphy/u0_phyff/mem_reg_29__7_
              1424      u0_updphy/u0_phyff/mem_reg_30__0_
              1425      u0_updphy/u0_phyff/mem_reg_30__1_
              1426      u0_updphy/u0_phyff/mem_reg_30__2_
              1427      u0_updphy/u0_phyff/mem_reg_30__3_
              1428      u0_updphy/u0_phyff/mem_reg_30__4_
              1429      u0_updphy/u0_phyff/mem_reg_30__5_
              1430      u0_updphy/u0_phyff/mem_reg_30__6_
              1431      u0_updphy/u0_phyff/mem_reg_30__7_
              1432      u0_updphy/u0_phyff/mem_reg_31__0_
              1433      u0_updphy/u0_phyff/mem_reg_31__1_
              1434      u0_updphy/u0_phyff/mem_reg_31__2_
              1435      u0_updphy/u0_phyff/mem_reg_31__3_
              1436      u0_updphy/u0_phyff/mem_reg_31__4_
              1437      u0_updphy/u0_phyff/mem_reg_31__5_
              1438      u0_updphy/u0_phyff/mem_reg_31__6_
              1439      u0_updphy/u0_phyff/mem_reg_31__7_
              1440      u0_updphy/u0_phyff/mem_reg_32__0_
              1441      u0_updphy/u0_phyff/mem_reg_32__1_
              1442      u0_updphy/u0_phyff/mem_reg_32__2_
              1443      u0_updphy/u0_phyff/mem_reg_32__3_
              1444      u0_updphy/u0_phyff/mem_reg_32__4_
              1445      u0_updphy/u0_phyff/mem_reg_32__5_
              1446      u0_updphy/u0_phyff/mem_reg_32__6_
              1447      u0_updphy/u0_phyff/mem_reg_32__7_
              1448      u0_updphy/u0_phyff/mem_reg_33__0_
              1449      u0_updphy/u0_phyff/mem_reg_33__1_
              1450      u0_updphy/u0_phyff/mem_reg_33__2_
              1451      u0_updphy/u0_phyff/mem_reg_33__3_
              1452      u0_updphy/u0_phyff/mem_reg_33__4_
              1453      u0_updphy/u0_phyff/mem_reg_33__5_
              1454      u0_updphy/u0_phyff/mem_reg_33__6_
              1455      u0_updphy/u0_phyff/mem_reg_33__7_
              1456      u0_updphy/u0_phyff/pshptr_reg_0_
              1457      u0_updphy/u0_phyff/pshptr_reg_1_
              1458      u0_updphy/u0_phyff/pshptr_reg_2_
              1459      u0_updphy/u0_phyff/pshptr_reg_3_
              1460      u0_updphy/u0_phyff/pshptr_reg_4_
              1461      u0_updphy/u0_phyff/pshptr_reg_5_
              1462      u0_updphy/u0_phyidd/ccidle_reg
              1463      u0_updphy/u0_phyidd/ntrancnt_reg_0_
              1464      u0_updphy/u0_phyidd/ntrancnt_reg_1_
              1465      u0_updphy/u0_phyidd/trans0_reg_0_
              1466      u0_updphy/u0_phyidd/trans0_reg_1_
              1467      u0_updphy/u0_phyidd/trans0_reg_2_
              1468      u0_updphy/u0_phyidd/trans0_reg_3_
              1469      u0_updphy/u0_phyidd/trans0_reg_4_
              1470      u0_updphy/u0_phyidd/trans0_reg_5_
              1471      u0_updphy/u0_phyidd/trans0_reg_6_
              1472      u0_updphy/u0_phyidd/trans0_reg_7_
              1473      u0_updphy/u0_phyidd/trans1_reg_0_
              1474      u0_updphy/u0_phyidd/trans1_reg_1_
              1475      u0_updphy/u0_phyidd/trans1_reg_2_
              1476      u0_updphy/u0_phyidd/trans1_reg_3_
              1477      u0_updphy/u0_phyidd/trans1_reg_4_
              1478      u0_updphy/u0_phyidd/trans1_reg_5_
              1479      u0_updphy/u0_phyidd/trans1_reg_6_
              1480      u0_updphy/u0_phyidd/trans1_reg_7_
              1481      u0_updphy/u0_phyidd/ttranwin_reg_0_
              1482      u0_updphy/u0_phyidd/ttranwin_reg_1_
              1483      u0_updphy/u0_phyidd/ttranwin_reg_2_
              1484      u0_updphy/u0_phyidd/ttranwin_reg_3_
              1485      u0_updphy/u0_phyidd/ttranwin_reg_4_
              1486      u0_updphy/u0_phyidd/ttranwin_reg_5_
              1487      u0_updphy/u0_phyidd/ttranwin_reg_6_
              1488      u0_updphy/u0_phyidd/ttranwin_reg_7_
              1489      u0_updphy/u0_phyrx/bcnt_reg_0_
              1490      u0_updphy/u0_phyrx/bcnt_reg_1_
              1491      u0_updphy/u0_phyrx/bcnt_reg_2_
              1492      u0_updphy/u0_phyrx/cccnt_reg_0_
              1493      u0_updphy/u0_phyrx/cccnt_reg_1_
              1494      u0_updphy/u0_phyrx/cccnt_reg_2_
              1495      u0_updphy/u0_phyrx/cccnt_reg_3_
              1496      u0_updphy/u0_phyrx/cccnt_reg_4_
              1497      u0_updphy/u0_phyrx/cccnt_reg_5_
              1498      u0_updphy/u0_phyrx/cs_bmni_reg_0_
              1499      u0_updphy/u0_phyrx/cs_bmni_reg_1_
              1500      u0_updphy/u0_phyrx/cs_bmni_reg_2_
              1501      u0_updphy/u0_phyrx/cs_bmni_reg_3_
              1502      u0_updphy/u0_phyrx/cs_dat4b_reg_0_
              1503      u0_updphy/u0_phyrx/cs_dat4b_reg_1_
              1504      u0_updphy/u0_phyrx/cs_dat4b_reg_2_
              1505      u0_updphy/u0_phyrx/cs_dat4b_reg_3_
              1506      u0_updphy/u0_phyrx/cs_dat4b_reg_4_
              1507      u0_updphy/u0_phyrx/cs_dat5b_reg_0_
              1508      u0_updphy/u0_phyrx/cs_dat5b_reg_1_
              1509      u0_updphy/u0_phyrx/cs_dat5b_reg_2_
              1510      u0_updphy/u0_phyrx/cs_dat5b_reg_3_
              1511      u0_updphy/u0_phyrx/ordsbuf_reg_0_
              1512      u0_updphy/u0_phyrx/ordsbuf_reg_1_
              1513      u0_updphy/u0_phyrx/ordsbuf_reg_2_
              1514      u0_updphy/u0_phyrx/ordsbuf_reg_3_
              1515      u0_updphy/u0_phyrx/ordsbuf_reg_4_
              1516      u0_updphy/u0_phyrx/ordsbuf_reg_5_
              1517      u0_updphy/u0_phyrx/ordsbuf_reg_6_
              1518      u0_updphy/u0_phyrx/ordsbuf_reg_7_
              1519      u0_updphy/u0_phyrx/shrtrans_reg
              1520      u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_0_
              1521      u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_1_
              1522      u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_2_
              1523      u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_3_
              1524      u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_4_
              1525      u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_5_
              1526      u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg
              1527      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_0_
              1528      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_1_
              1529      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_2_
              1530      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_3_
              1531      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_4_
              1532      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_5_
              1533      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_0_
              1534      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_1_
              1535      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_2_
              1536      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_3_
              1537      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_4_
              1538      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_5_
              1539      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_6_
              1540      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_7_
              1541      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_0_
              1542      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_1_
              1543      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_2_
              1544      u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_3_
              1545      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_
              1546      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_1_
              1547      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              1548      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_3_
              1549      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_4_
              1550      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_5_
              1551      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_6_
              1552      u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_7_
              1553      u0_updphy/u0_phytx/bitcnt_reg_0_
              1554      u0_updphy/u0_phytx/bitcnt_reg_1_
              1555      u0_updphy/u0_phytx/bitcnt_reg_2_
              1556      u0_updphy/u0_phytx/bitcnt_reg_3_
              1557      u0_updphy/u0_phytx/bytcnt_reg_0_
              1558      u0_updphy/u0_phytx/bytcnt_reg_1_
              1559      u0_updphy/u0_phytx/bytcnt_reg_2_
              1560      u0_updphy/u0_phytx/bytcnt_reg_3_
              1561      u0_updphy/u0_phytx/bytcnt_reg_4_
              1562      u0_updphy/u0_phytx/cs_txph_reg_0_
              1563      u0_updphy/u0_phytx/cs_txph_reg_1_
              1564      u0_updphy/u0_phytx/cs_txph_reg_2_
              1565      u0_updphy/u0_phytx/hinib_reg
              1566      u0_updphy/u0_phytx/ptx_cc_reg
              1567      u0_updphy/u0_sqlch_db/d_org_reg_0_
              1568      u0_updphy/u0_sqlch_db/d_org_reg_1_
              1569      u0_updphy/u0_sqlch_db/db_cnt_reg_0_
              1570      u0_updphy/u0_sqlch_db/db_cnt_reg_1_
              1571      u0_updphy/u0_sqlch_db/db_cnt_reg_2_
              1572      u0_updphy/u0_updprl/CpMsgId_reg_0_
              1573      u0_updphy/u0_updprl/CpMsgId_reg_1_
              1574      u0_updphy/u0_updprl/CpMsgId_reg_2_
              1575      u0_updphy/u0_updprl/c0_adr_reg_0_
              1576      u0_updphy/u0_updprl/c0_adr_reg_1_
              1577      u0_updphy/u0_updprl/c0_adr_reg_2_
              1578      u0_updphy/u0_updprl/c0_adr_reg_3_
              1579      u0_updphy/u0_updprl/c0_adr_reg_4_
              1580      u0_updphy/u0_updprl/c0_adr_reg_5_
              1581      u0_updphy/u0_updprl/c0_adr_reg_6_
              1582      u0_updphy/u0_updprl/c0_adr_reg_7_
              1583      u0_updphy/u0_updprl/c0_cnt_reg_0_
              1584      u0_updphy/u0_updprl/c0_cnt_reg_1_
              1585      u0_updphy/u0_updprl/c0_cnt_reg_2_
              1586      u0_updphy/u0_updprl/c0_cnt_reg_3_
              1587      u0_updphy/u0_updprl/c0_cnt_reg_4_
              1588      u0_updphy/u0_updprl/c0_cnt_reg_5_
              1589      u0_updphy/u0_updprl/c0_cnt_reg_6_
              1590      u0_updphy/u0_updprl/c0_cnt_reg_7_
              1591      u0_updphy/u0_updprl/c0_cnt_reg_8_
              1592      u0_updphy/u0_updprl/c0_iop_reg
              1593      u0_updphy/u0_updprl/canyon_m0_reg
              1594      u0_updphy/u0_updprl/cs_prcl_reg_0_
              1595      u0_updphy/u0_updprl/cs_prcl_reg_1_
              1596      u0_updphy/u0_updprl/cs_prcl_reg_2_
              1597      u0_updphy/u0_updprl/cs_prcl_reg_3_
              1598      u0_updphy/u0_updprl/txbuf_reg_0_
              1599      u0_updphy/u0_updprl/txbuf_reg_1_
              1600      u0_updphy/u0_updprl/txbuf_reg_2_
              1601      u0_updphy/u0_updprl/txbuf_reg_3_
              1602      u0_updphy/u0_updprl/txbuf_reg_4_
              1603      u0_updphy/u0_updprl/txbuf_reg_5_
              1604      u0_updphy/u0_updprl/txbuf_reg_6_
              1605      u0_updphy/u0_updprl/txbuf_reg_7_
              1606      u0_updphy/u0_updprl/u0_PrlTimer/ena_reg
              1607      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_0_
              1608      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_1_
              1609      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_2_
              1610      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_3_
              1611      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_4_
              1612      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_5_
              1613      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_6_
              1614      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_7_
              1615      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_8_
              1616      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_9_
              1617      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_10_
              1618      u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_11_
              1619      u0_regx/u1_reg1C/mem_reg_0_

1
#  remove_test_protocol
report_dft_signal
 
****************************************
Report : DFT signals
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:58 2023
****************************************

========================================
TEST MODE: all_dft
VIEW     : Specification
========================================
Port               SignalType          Active    Hookup    Timing    Usage
----------         ----------          ------    ------    ------    -----
DI_GPIO[4]         ScanMasterClock     -         U0_CLK_MUX/Y -      -
                   MasterClock
DI_GPIO[2]         ScanEnable          1         U0_SCAN_EN/Y -      ClockGating Scan
DI_GPIO[0]         ScanDataIn          -         -         Delay 0.0 -
DO_GPIO[5]         ScanDataOut         -         -         -         -
DI_GPIO[1]         ScanDataIn          -         -         Delay 0.0 -
DO_GPIO[6]         ScanDataOut         -         -         -         -

========================================
TEST MODE: Internal_scan
VIEW     : Specification
========================================
Port               SignalType          Active    Hookup    Timing    Usage
----------         ----------          ------    ------    ------    -----
DI_GPIO[4]         ScanMasterClock     -         U0_CLK_MUX/Y -      -
                   MasterClock
DI_GPIO[2]         ScanEnable          1         U0_SCAN_EN/Y -      ClockGating Scan
DI_GPIO[0]         ScanDataIn          -         -         Delay 0.0 -
DO_GPIO[5]         ScanDataOut         -         -         -         -
DI_GPIO[1]         ScanDataIn          -         -         Delay 0.0 -
DO_GPIO[6]         ScanDataOut         -         -         -         -

========================================
TEST MODE: Mission_mode
VIEW     : Specification
========================================
Port               SignalType          Active    Hookup    Timing    Usage
----------         ----------          ------    ------    ------    -----
DI_GPIO[4]         ScanMasterClock     -         U0_CLK_MUX/Y -      -
                   MasterClock
DI_GPIO[2]         ScanEnable          1         U0_SCAN_EN/Y -      ClockGating Scan
DI_GPIO[0]         ScanDataIn          -         -         Delay 0.0 -
DO_GPIO[5]         ScanDataOut         -         -         -         -
DI_GPIO[1]         ScanDataIn          -         -         Delay 0.0 -
DO_GPIO[6]         ScanDataOut         -         -         -         -

 
****************************************
Report : DFT signals
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:58 2023
****************************************

========================================
TEST MODE: all_dft
VIEW     : Existing DFT
========================================
Port               SignalType          Active    Hookup    Timing    Usage
----------         ----------          ------    ------    ------    -----
atpg_en            TestMode            1         -
i_rstz             Constant            1         -
DI_GPIO[4]         ScanMasterClock     1         -         P 40.0 R 15.0 F 35.0
DI_GPIO[4]         MasterClock         1         -         P 40.0 R 15.0 F 35.0
========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================
Port               SignalType          Active    Hookup    Timing    Usage
----------         ----------          ------    ------    ------    -----
atpg_en            TestMode            1         -
i_rstz             Constant            1         -
DI_GPIO[4]         ScanMasterClock     1         -         P 40.0 R 15.0 F 35.0
XTM[3]             Constant            -         -
XTM[2]             Constant            -         -
XTM[1]             Constant            -         -
XTM[0]             Constant            -         -
VPP_SEL            Constant            -         -
VPP_0V             Constant            -         -
TX_EN              Constant            -         -
STB_RP             Constant            -         -
SRAM_WEB           Constant            -         -
SRAM_OEB           Constant            -         -
SRAM_CEB           Constant            -         -
SLEEP              Constant            -         -
SH_RST             Constant            -         -
SH_HOLD            Constant            -         -
SAMPL_SEL[9]       Constant            -         -
SAMPL_SEL[8]       Constant            -         -
SAMPL_SEL[7]       Constant            -         -
SAMPL_SEL[6]       Constant            -         -
SAMPL_SEL[5]       Constant            -         -
SAMPL_SEL[4]       Constant            -         -
SAMPL_SEL[3]       Constant            -         -
SAMPL_SEL[2]       Constant            -         -
SAMPL_SEL[1]       Constant            -         -
SAMPL_SEL[17]      Constant            -         -
SAMPL_SEL[16]      Constant            -         -
SAMPL_SEL[15]      Constant            -         -
SAMPL_SEL[14]      Constant            -         -
SAMPL_SEL[13]      Constant            -         -
SAMPL_SEL[12]      Constant            -         -
SAMPL_SEL[11]      Constant            -         -
SAMPL_SEL[10]      Constant            -         -
SAMPL_SEL[0]       Constant            -         -
REGTRM[9]          Constant            -         -
REGTRM[8]          Constant            -         -
REGTRM[7]          Constant            -         -
REGTRM[6]          Constant            -         -
REGTRM[5]          Constant            -         -
REGTRM[55]         Constant            -         -
REGTRM[54]         Constant            -         -
REGTRM[53]         Constant            -         -
REGTRM[52]         Constant            -         -
REGTRM[51]         Constant            -         -
REGTRM[50]         Constant            -         -
REGTRM[4]          Constant            -         -
REGTRM[49]         Constant            -         -
REGTRM[48]         Constant            -         -
REGTRM[47]         Constant            -         -
REGTRM[46]         Constant            -         -
REGTRM[45]         Constant            -         -
REGTRM[44]         Constant            -         -
REGTRM[43]         Constant            -         -
REGTRM[42]         Constant            -         -
REGTRM[41]         Constant            -         -
REGTRM[40]         Constant            -         -
REGTRM[3]          Constant            -         -
REGTRM[39]         Constant            -         -
REGTRM[38]         Constant            -         -
REGTRM[37]         Constant            -         -
REGTRM[36]         Constant            -         -
REGTRM[35]         Constant            -         -
REGTRM[34]         Constant            -         -
REGTRM[33]         Constant            -         -
REGTRM[32]         Constant            -         -
REGTRM[31]         Constant            -         -
REGTRM[30]         Constant            -         -
REGTRM[2]          Constant            -         -
REGTRM[29]         Constant            -         -
REGTRM[28]         Constant            -         -
REGTRM[27]         Constant            -         -
REGTRM[26]         Constant            -         -
REGTRM[25]         Constant            -         -
REGTRM[24]         Constant            -         -
REGTRM[23]         Constant            -         -
REGTRM[22]         Constant            -         -
REGTRM[21]         Constant            -         -
REGTRM[20]         Constant            -         -
REGTRM[1]          Constant            -         -
REGTRM[19]         Constant            -         -
REGTRM[18]         Constant            -         -
REGTRM[17]         Constant            -         -
REGTRM[16]         Constant            -         -
REGTRM[15]         Constant            -         -
REGTRM[14]         Constant            -         -
REGTRM[13]         Constant            -         -
REGTRM[12]         Constant            -         -
REGTRM[11]         Constant            -         -
REGTRM[10]         Constant            -         -
REGTRM[0]          Constant            -         -
RD_ENB             Constant            -         -
PWRDN              Constant            -         -
PMEM_TWLB[1]       Constant            -         -
PMEM_TWLB[0]       Constant            -         -
PMEM_SAP[1]        Constant            -         -
PMEM_SAP[0]        Constant            -         -
PMEM_RE            Constant            -         -
PMEM_PGM           Constant            -         -
PMEM_CSB           Constant            -         -
PMEM_CLK[1]        Constant            -         -
PMEM_CLK[0]        Constant            -         -
OSC_STOP           Constant            -         -
OSC_LOW            Constant            -         -
OE_GPIO[6]         Constant            -         -
OE_GPIO[5]         Constant            -         -
OE_GPIO[4]         Constant            -         -
OE_GPIO[3]         Constant            -         -
OE_GPIO[2]         Constant            -         -
OE_GPIO[1]         Constant            -         -
OE_GPIO[0]         Constant            -         -
OCDRV_ENZ          Constant            -         -
LFOSC_ENB          Constant            -         -
LDO3P9V            Constant            -         -
GPIO_PU[6]         Constant            -         -
GPIO_PU[5]         Constant            -         -
GPIO_PU[4]         Constant            -         -
GPIO_PU[3]         Constant            -         -
GPIO_PU[2]         Constant            -         -
GPIO_PU[1]         Constant            -         -
GPIO_PU[0]         Constant            -         -
GPIO_PD[6]         Constant            -         -
GPIO_PD[5]         Constant            -         -
GPIO_PD[4]         Constant            -         -
GPIO_PD[3]         Constant            -         -
GPIO_PD[2]         Constant            -         -
GPIO_PD[1]         Constant            -         -
GPIO_PD[0]         Constant            -         -
GPIO_IE[1]         Constant            -         -
GPIO_IE[0]         Constant            -         -
DO_VOOC[3]         Constant            -         -
DO_VOOC[2]         Constant            -         -
DO_VOOC[1]         Constant            -         -
DO_VOOC[0]         Constant            -         -
DO_TS[3]           Constant            -         -
DO_TS[2]           Constant            -         -
DO_TS[1]           Constant            -         -
DO_TS[0]           Constant            -         -
DO_SRCCTL[7]       Constant            -         -
DO_SRCCTL[6]       Constant            -         -
DO_SRCCTL[5]       Constant            -         -
DO_SRCCTL[4]       Constant            -         -
DO_SRCCTL[3]       Constant            -         -
DO_SRCCTL[2]       Constant            -         -
DO_SRCCTL[1]       Constant            -         -
DO_SRCCTL[0]       Constant            -         -
DO_DPDN[5]         Constant            -         -
DO_DPDN[4]         Constant            -         -
DO_DPDN[3]         Constant            -         -
DO_DPDN[2]         Constant            -         -
DO_DPDN[1]         Constant            -         -
DO_DPDN[0]         Constant            -         -
DO_CVCTL[7]        Constant            -         -
DO_CVCTL[6]        Constant            -         -
DO_CVCTL[5]        Constant            -         -
DO_CVCTL[4]        Constant            -         -
DO_CVCTL[3]        Constant            -         -
DO_CVCTL[2]        Constant            -         -
DO_CVCTL[1]        Constant            -         -
DO_CVCTL[0]        Constant            -         -
DO_CCTRX[7]        Constant            -         -
DO_CCTRX[6]        Constant            -         -
DO_CCTRX[5]        Constant            -         -
DO_CCTRX[4]        Constant            -         -
DO_CCTRX[3]        Constant            -         -
DO_CCTRX[2]        Constant            -         -
DO_CCTRX[1]        Constant            -         -
DO_CCTRX[0]        Constant            -         -
DO_CCCTL[7]        Constant            -         -
DO_CCCTL[6]        Constant            -         -
DO_CCCTL[5]        Constant            -         -
DO_CCCTL[4]        Constant            -         -
DO_CCCTL[3]        Constant            -         -
DO_CCCTL[2]        Constant            -         -
DO_CCCTL[1]        Constant            -         -
DO_CCCTL[0]        Constant            -         -
DAC1_EN            Constant            -         -
CCI2C_EN           Constant            -         -
ANA_TM[3]          Constant            -         -
ANA_TM[2]          Constant            -         -
ANA_TM[1]          Constant            -         -
ANA_TM[0]          Constant            -         -
ANA_REGX[9]        Constant            -         -
ANA_REGX[8]        Constant            -         -
ANA_REGX[15]       Constant            -         -
ANA_REGX[14]       Constant            -         -
ANA_REGX[13]       Constant            -         -
ANA_REGX[12]       Constant            -         -
ANA_REGX[11]       Constant            -         -
ANA_REGX[10]       Constant            -         -
ANAOPT[7]          Constant            -         -
ANAOPT[6]          Constant            -         -
ANAOPT[5]          Constant            -         -
ANAOPT[4]          Constant            -         -
ANAOPT[3]          Constant            -         -
ANAOPT[2]          Constant            -         -
ANAOPT[1]          Constant            -         -
ANAOPT[0]          Constant            -         -
DO_GPIO[6]         ScanDataOut         -         -
DO_GPIO[5]         ScanDataOut         -         -
DI_GPIO[1]         ScanDataIn          -         -
DI_GPIO[0]         ScanDataIn          -         -
DI_GPIO[2]         ScanEnable          1         -
========================================
TEST MODE: Mission_mode
VIEW     : Existing DFT
========================================
Port               SignalType          Active    Hookup    Timing    Usage
----------         ----------          ------    ------    ------    -----
atpg_en            TestMode            1         -
i_rstz             Constant            1         -
DI_GPIO[4]         ScanMasterClock     1         -         P 40.0 R 15.0 F 35.0
XTM[3]             Constant            -         -
XTM[3]             Functional          -         -
XTM[2]             Constant            -         -
XTM[2]             Functional          -         -
XTM[1]             Constant            -         -
XTM[1]             Functional          -         -
XTM[0]             Constant            -         -
XTM[0]             Functional          -         -
VPP_SEL            Constant            -         -
VPP_SEL            Functional          -         -
VPP_0V             Constant            -         -
VPP_0V             Functional          -         -
TX_EN              Constant            -         -
TX_EN              Functional          -         -
STB_RP             Constant            -         -
STB_RP             Functional          -         -
SRAM_WEB           Constant            -         -
SRAM_WEB           Functional          -         -
SRAM_OEB           Constant            -         -
SRAM_OEB           Functional          -         -
SRAM_CEB           Constant            -         -
SRAM_CEB           Functional          -         -
SLEEP              Constant            -         -
SLEEP              Functional          -         -
SH_RST             Constant            -         -
SH_RST             Functional          -         -
SH_HOLD            Constant            -         -
SH_HOLD            Functional          -         -
SAMPL_SEL[9]       Constant            -         -
SAMPL_SEL[9]       Functional          -         -
SAMPL_SEL[8]       Constant            -         -
SAMPL_SEL[8]       Functional          -         -
SAMPL_SEL[7]       Constant            -         -
SAMPL_SEL[7]       Functional          -         -
SAMPL_SEL[6]       Constant            -         -
SAMPL_SEL[6]       Functional          -         -
SAMPL_SEL[5]       Constant            -         -
SAMPL_SEL[5]       Functional          -         -
SAMPL_SEL[4]       Constant            -         -
SAMPL_SEL[4]       Functional          -         -
SAMPL_SEL[3]       Constant            -         -
SAMPL_SEL[3]       Functional          -         -
SAMPL_SEL[2]       Constant            -         -
SAMPL_SEL[2]       Functional          -         -
SAMPL_SEL[1]       Constant            -         -
SAMPL_SEL[1]       Functional          -         -
SAMPL_SEL[17]      Constant            -         -
SAMPL_SEL[17]      Functional          -         -
SAMPL_SEL[16]      Constant            -         -
SAMPL_SEL[16]      Functional          -         -
SAMPL_SEL[15]      Constant            -         -
SAMPL_SEL[15]      Functional          -         -
SAMPL_SEL[14]      Constant            -         -
SAMPL_SEL[14]      Functional          -         -
SAMPL_SEL[13]      Constant            -         -
SAMPL_SEL[13]      Functional          -         -
SAMPL_SEL[12]      Constant            -         -
SAMPL_SEL[12]      Functional          -         -
SAMPL_SEL[11]      Constant            -         -
SAMPL_SEL[11]      Functional          -         -
SAMPL_SEL[10]      Constant            -         -
SAMPL_SEL[10]      Functional          -         -
SAMPL_SEL[0]       Constant            -         -
SAMPL_SEL[0]       Functional          -         -
REGTRM[9]          Constant            -         -
REGTRM[9]          Functional          -         -
REGTRM[8]          Constant            -         -
REGTRM[8]          Functional          -         -
REGTRM[7]          Constant            -         -
REGTRM[7]          Functional          -         -
REGTRM[6]          Constant            -         -
REGTRM[6]          Functional          -         -
REGTRM[5]          Constant            -         -
REGTRM[5]          Functional          -         -
REGTRM[55]         Constant            -         -
REGTRM[55]         Functional          -         -
REGTRM[54]         Constant            -         -
REGTRM[54]         Functional          -         -
REGTRM[53]         Constant            -         -
REGTRM[53]         Functional          -         -
REGTRM[52]         Constant            -         -
REGTRM[52]         Functional          -         -
REGTRM[51]         Constant            -         -
REGTRM[51]         Functional          -         -
REGTRM[50]         Constant            -         -
REGTRM[50]         Functional          -         -
REGTRM[4]          Constant            -         -
REGTRM[4]          Functional          -         -
REGTRM[49]         Constant            -         -
REGTRM[49]         Functional          -         -
REGTRM[48]         Constant            -         -
REGTRM[48]         Functional          -         -
REGTRM[47]         Constant            -         -
REGTRM[47]         Functional          -         -
REGTRM[46]         Constant            -         -
REGTRM[46]         Functional          -         -
REGTRM[45]         Constant            -         -
REGTRM[45]         Functional          -         -
REGTRM[44]         Constant            -         -
REGTRM[44]         Functional          -         -
REGTRM[43]         Constant            -         -
REGTRM[43]         Functional          -         -
REGTRM[42]         Constant            -         -
REGTRM[42]         Functional          -         -
REGTRM[41]         Constant            -         -
REGTRM[41]         Functional          -         -
REGTRM[40]         Constant            -         -
REGTRM[40]         Functional          -         -
REGTRM[3]          Constant            -         -
REGTRM[3]          Functional          -         -
REGTRM[39]         Constant            -         -
REGTRM[39]         Functional          -         -
REGTRM[38]         Constant            -         -
REGTRM[38]         Functional          -         -
REGTRM[37]         Constant            -         -
REGTRM[37]         Functional          -         -
REGTRM[36]         Constant            -         -
REGTRM[36]         Functional          -         -
REGTRM[35]         Constant            -         -
REGTRM[35]         Functional          -         -
REGTRM[34]         Constant            -         -
REGTRM[34]         Functional          -         -
REGTRM[33]         Constant            -         -
REGTRM[33]         Functional          -         -
REGTRM[32]         Constant            -         -
REGTRM[32]         Functional          -         -
REGTRM[31]         Constant            -         -
REGTRM[31]         Functional          -         -
REGTRM[30]         Constant            -         -
REGTRM[30]         Functional          -         -
REGTRM[2]          Constant            -         -
REGTRM[2]          Functional          -         -
REGTRM[29]         Constant            -         -
REGTRM[29]         Functional          -         -
REGTRM[28]         Constant            -         -
REGTRM[28]         Functional          -         -
REGTRM[27]         Constant            -         -
REGTRM[27]         Functional          -         -
REGTRM[26]         Constant            -         -
REGTRM[26]         Functional          -         -
REGTRM[25]         Constant            -         -
REGTRM[25]         Functional          -         -
REGTRM[24]         Constant            -         -
REGTRM[24]         Functional          -         -
REGTRM[23]         Constant            -         -
REGTRM[23]         Functional          -         -
REGTRM[22]         Constant            -         -
REGTRM[22]         Functional          -         -
REGTRM[21]         Constant            -         -
REGTRM[21]         Functional          -         -
REGTRM[20]         Constant            -         -
REGTRM[20]         Functional          -         -
REGTRM[1]          Constant            -         -
REGTRM[1]          Functional          -         -
REGTRM[19]         Constant            -         -
REGTRM[19]         Functional          -         -
REGTRM[18]         Constant            -         -
REGTRM[18]         Functional          -         -
REGTRM[17]         Constant            -         -
REGTRM[17]         Functional          -         -
REGTRM[16]         Constant            -         -
REGTRM[16]         Functional          -         -
REGTRM[15]         Constant            -         -
REGTRM[15]         Functional          -         -
REGTRM[14]         Constant            -         -
REGTRM[14]         Functional          -         -
REGTRM[13]         Constant            -         -
REGTRM[13]         Functional          -         -
REGTRM[12]         Constant            -         -
REGTRM[12]         Functional          -         -
REGTRM[11]         Constant            -         -
REGTRM[11]         Functional          -         -
REGTRM[10]         Constant            -         -
REGTRM[10]         Functional          -         -
REGTRM[0]          Constant            -         -
REGTRM[0]          Functional          -         -
RD_ENB             Constant            -         -
RD_ENB             Functional          -         -
PWRDN              Constant            -         -
PWRDN              Functional          -         -
PMEM_TWLB[1]       Constant            -         -
PMEM_TWLB[1]       Functional          -         -
PMEM_TWLB[0]       Constant            -         -
PMEM_TWLB[0]       Functional          -         -
PMEM_SAP[1]        Constant            -         -
PMEM_SAP[1]        Functional          -         -
PMEM_SAP[0]        Constant            -         -
PMEM_SAP[0]        Functional          -         -
PMEM_RE            Constant            -         -
PMEM_RE            Functional          -         -
PMEM_PGM           Constant            -         -
PMEM_PGM           Functional          -         -
PMEM_CSB           Constant            -         -
PMEM_CSB           Functional          -         -
PMEM_CLK[1]        Constant            -         -
PMEM_CLK[1]        Functional          -         -
PMEM_CLK[0]        Constant            -         -
PMEM_CLK[0]        Functional          -         -
OSC_STOP           Constant            -         -
OSC_STOP           Functional          -         -
OSC_LOW            Constant            -         -
OSC_LOW            Functional          -         -
OE_GPIO[6]         Constant            -         -
OE_GPIO[6]         Functional          -         -
OE_GPIO[5]         Constant            -         -
OE_GPIO[5]         Functional          -         -
OE_GPIO[4]         Constant            -         -
OE_GPIO[4]         Functional          -         -
OE_GPIO[3]         Constant            -         -
OE_GPIO[3]         Functional          -         -
OE_GPIO[2]         Constant            -         -
OE_GPIO[2]         Functional          -         -
OE_GPIO[1]         Constant            -         -
OE_GPIO[1]         Functional          -         -
OE_GPIO[0]         Constant            -         -
OE_GPIO[0]         Functional          -         -
OCDRV_ENZ          Constant            -         -
OCDRV_ENZ          Functional          -         -
LFOSC_ENB          Constant            -         -
LFOSC_ENB          Functional          -         -
LDO3P9V            Constant            -         -
LDO3P9V            Functional          -         -
GPIO_PU[6]         Constant            -         -
GPIO_PU[6]         Functional          -         -
GPIO_PU[5]         Constant            -         -
GPIO_PU[5]         Functional          -         -
GPIO_PU[4]         Constant            -         -
GPIO_PU[4]         Functional          -         -
GPIO_PU[3]         Constant            -         -
GPIO_PU[3]         Functional          -         -
GPIO_PU[2]         Constant            -         -
GPIO_PU[2]         Functional          -         -
GPIO_PU[1]         Constant            -         -
GPIO_PU[1]         Functional          -         -
GPIO_PU[0]         Constant            -         -
GPIO_PU[0]         Functional          -         -
GPIO_PD[6]         Constant            -         -
GPIO_PD[6]         Functional          -         -
GPIO_PD[5]         Constant            -         -
GPIO_PD[5]         Functional          -         -
GPIO_PD[4]         Constant            -         -
GPIO_PD[4]         Functional          -         -
GPIO_PD[3]         Constant            -         -
GPIO_PD[3]         Functional          -         -
GPIO_PD[2]         Constant            -         -
GPIO_PD[2]         Functional          -         -
GPIO_PD[1]         Constant            -         -
GPIO_PD[1]         Functional          -         -
GPIO_PD[0]         Constant            -         -
GPIO_PD[0]         Functional          -         -
GPIO_IE[1]         Constant            -         -
GPIO_IE[1]         Functional          -         -
GPIO_IE[0]         Constant            -         -
GPIO_IE[0]         Functional          -         -
DO_VOOC[3]         Constant            -         -
DO_VOOC[3]         Functional          -         -
DO_VOOC[2]         Constant            -         -
DO_VOOC[2]         Functional          -         -
DO_VOOC[1]         Constant            -         -
DO_VOOC[1]         Functional          -         -
DO_VOOC[0]         Constant            -         -
DO_VOOC[0]         Functional          -         -
DO_TS[3]           Constant            -         -
DO_TS[3]           Functional          -         -
DO_TS[2]           Constant            -         -
DO_TS[2]           Functional          -         -
DO_TS[1]           Constant            -         -
DO_TS[1]           Functional          -         -
DO_TS[0]           Constant            -         -
DO_TS[0]           Functional          -         -
DO_SRCCTL[7]       Constant            -         -
DO_SRCCTL[7]       Functional          -         -
DO_SRCCTL[6]       Constant            -         -
DO_SRCCTL[6]       Functional          -         -
DO_SRCCTL[5]       Constant            -         -
DO_SRCCTL[5]       Functional          -         -
DO_SRCCTL[4]       Constant            -         -
DO_SRCCTL[4]       Functional          -         -
DO_SRCCTL[3]       Constant            -         -
DO_SRCCTL[3]       Functional          -         -
DO_SRCCTL[2]       Constant            -         -
DO_SRCCTL[2]       Functional          -         -
DO_SRCCTL[1]       Constant            -         -
DO_SRCCTL[1]       Functional          -         -
DO_SRCCTL[0]       Constant            -         -
DO_SRCCTL[0]       Functional          -         -
DO_DPDN[5]         Constant            -         -
DO_DPDN[5]         Functional          -         -
DO_DPDN[4]         Constant            -         -
DO_DPDN[4]         Functional          -         -
DO_DPDN[3]         Constant            -         -
DO_DPDN[3]         Functional          -         -
DO_DPDN[2]         Constant            -         -
DO_DPDN[2]         Functional          -         -
DO_DPDN[1]         Constant            -         -
DO_DPDN[1]         Functional          -         -
DO_DPDN[0]         Constant            -         -
DO_DPDN[0]         Functional          -         -
DO_CVCTL[7]        Constant            -         -
DO_CVCTL[7]        Functional          -         -
DO_CVCTL[6]        Constant            -         -
DO_CVCTL[6]        Functional          -         -
DO_CVCTL[5]        Constant            -         -
DO_CVCTL[5]        Functional          -         -
DO_CVCTL[4]        Constant            -         -
DO_CVCTL[4]        Functional          -         -
DO_CVCTL[3]        Constant            -         -
DO_CVCTL[3]        Functional          -         -
DO_CVCTL[2]        Constant            -         -
DO_CVCTL[2]        Functional          -         -
DO_CVCTL[1]        Constant            -         -
DO_CVCTL[1]        Functional          -         -
DO_CVCTL[0]        Constant            -         -
DO_CVCTL[0]        Functional          -         -
DO_CCTRX[7]        Constant            -         -
DO_CCTRX[7]        Functional          -         -
DO_CCTRX[6]        Constant            -         -
DO_CCTRX[6]        Functional          -         -
DO_CCTRX[5]        Constant            -         -
DO_CCTRX[5]        Functional          -         -
DO_CCTRX[4]        Constant            -         -
DO_CCTRX[4]        Functional          -         -
DO_CCTRX[3]        Constant            -         -
DO_CCTRX[3]        Functional          -         -
DO_CCTRX[2]        Constant            -         -
DO_CCTRX[2]        Functional          -         -
DO_CCTRX[1]        Constant            -         -
DO_CCTRX[1]        Functional          -         -
DO_CCTRX[0]        Constant            -         -
DO_CCTRX[0]        Functional          -         -
DO_CCCTL[7]        Constant            -         -
DO_CCCTL[7]        Functional          -         -
DO_CCCTL[6]        Constant            -         -
DO_CCCTL[6]        Functional          -         -
DO_CCCTL[5]        Constant            -         -
DO_CCCTL[5]        Functional          -         -
DO_CCCTL[4]        Constant            -         -
DO_CCCTL[4]        Functional          -         -
DO_CCCTL[3]        Constant            -         -
DO_CCCTL[3]        Functional          -         -
DO_CCCTL[2]        Constant            -         -
DO_CCCTL[2]        Functional          -         -
DO_CCCTL[1]        Constant            -         -
DO_CCCTL[1]        Functional          -         -
DO_CCCTL[0]        Constant            -         -
DO_CCCTL[0]        Functional          -         -
DAC1_EN            Constant            -         -
DAC1_EN            Functional          -         -
CCI2C_EN           Constant            -         -
CCI2C_EN           Functional          -         -
ANA_TM[3]          Constant            -         -
ANA_TM[3]          Functional          -         -
ANA_TM[2]          Constant            -         -
ANA_TM[2]          Functional          -         -
ANA_TM[1]          Constant            -         -
ANA_TM[1]          Functional          -         -
ANA_TM[0]          Constant            -         -
ANA_TM[0]          Functional          -         -
ANA_REGX[9]        Constant            -         -
ANA_REGX[9]        Functional          -         -
ANA_REGX[8]        Constant            -         -
ANA_REGX[8]        Functional          -         -
ANA_REGX[15]       Constant            -         -
ANA_REGX[15]       Functional          -         -
ANA_REGX[14]       Constant            -         -
ANA_REGX[14]       Functional          -         -
ANA_REGX[13]       Constant            -         -
ANA_REGX[13]       Functional          -         -
ANA_REGX[12]       Constant            -         -
ANA_REGX[12]       Functional          -         -
ANA_REGX[11]       Constant            -         -
ANA_REGX[11]       Functional          -         -
ANA_REGX[10]       Constant            -         -
ANA_REGX[10]       Functional          -         -
ANAOPT[7]          Constant            -         -
ANAOPT[7]          Functional          -         -
ANAOPT[6]          Constant            -         -
ANAOPT[6]          Functional          -         -
ANAOPT[5]          Constant            -         -
ANAOPT[5]          Functional          -         -
ANAOPT[4]          Constant            -         -
ANAOPT[4]          Functional          -         -
ANAOPT[3]          Constant            -         -
ANAOPT[3]          Functional          -         -
ANAOPT[2]          Constant            -         -
ANAOPT[2]          Functional          -         -
ANAOPT[1]          Constant            -         -
ANAOPT[1]          Functional          -         -
ANAOPT[0]          Constant            -         -
ANAOPT[0]          Functional          -         -

1
report_dft_configuration
 
****************************************
Report : DFT configuration
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:58 2023
****************************************

DFT Structures                         Status
--------------                         --------
Scan:                                  Enable
Fix Sets:                              Disable
Fix Resets:                            Disable
Fix Clocks:                            Disable
Fix Busses:                            Disable
Fix Bdirectional Ports:                Enable
Fix X Propagation:                     Disable
Control Points:                        Disable
Observe Points:                        Disable
Test Points:                           Disable
Logic BIST:                            Disable
Wrapper:                               Disable
Boundary scan:                         Disable
Scan Compression:                      Disable
Streaming Compression:                 Disable
Core Integration:                      Disable
Power Control:                         Disable
Pipeline Scan Data:                    Disable
Clock Controller:                      Disable
ConnectClockGating:                    Enable
Mode Decoding Style:                   Binary

1
#---------- area optimization ----------
set top chiptop_1127a0
chiptop_1127a0
current_design $top
Current design is 'chiptop_1127a0'.
{chiptop_1127a0}
link

  Linking design 'chiptop_1127a0'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (615 designs)             /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0.ddc, etc
  MSL18B_1536X8_RW10TM4_16_20210603_worst_syn (library)
                              /mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db
  worst (library)             /mnt/app1/ray/project/can1127/work1/std_worst.db
  STX018SIO1P4M_WORST (library)
                              /mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db
  ATO0008KX8MX180LBX4DA_SS_1p620v_125c (library)
                              /mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
  dw_foundation.sldb (library)
                              /mnt/tools/eda_tool/DC/libraries/syn/dw_foundation.sldb

1
#  set_input_delay  10 [ remove_from_collection [ all_inputs ] DI_GPIO[0] ] -clock CLK
#  set_output_delay 10 [ all_outputs ] -clock CLK
#  set flatten_ds [ get_designs { *_DW* SNPS_CLOCK_GATE_* } ]; set_flatten true -design $flatten_ds
set_false_path -thro U0_CORE/U0_SCAN_EN/Y
1
set_ideal_network [ get_pins {U0_CORE/U0_CLK_MUX/Y} ]
1
set_ideal_network [ get_driving_pin [ get_pins U0_CORE/u0_regbank/srstz ]]
1
set_ideal_network [ get_pins {U0_CORE/U0_SCAN_EN/Y} ]
1
set_dont_touch_network [ get_pins {U0_CORE/U0_SCAN_EN/Y} ]
1
set_disable_timing [ get_lib_cells -of PAD_* ] -to DI -from IE
1
set_disable_timing [ get_cells U0_CORE/U0_MCK_BUF ] -to Y -from A
1
set_disable_timing [ get_cells U0_CORE/U0_TCK_BUF ] -to Y -from A
1
#  set_ideal_network [ get_pins {U0_CORE/U0_TCK_BUF/O} ]
#  set_dont_touch_network [ get_pins {U0_CORE/U0_TCK_BUF/O} ]
compile -area_effort high -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.1 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.1 |     *     |
============================================================================

Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_, U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_, U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}

Information: There are 6788 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition PVT_1P62V_125C set on design chiptop_1127a0 has different process,
voltage and temperatures parameters than the parameters at which target library 
STX018SIO1P4M_WORST is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_core_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glpwm_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_1'
  Processing 'glreg_a0_1'
  Processing 'glpwm_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glpwm_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_0'
  Processing 'glreg_a0_0'
  Processing 'glpwm_a0_0'
  Processing 'divclk_a0_DW01_inc_0'
  Processing 'divclk_a0'
  Processing 'srambist_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_srambist_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_6'
  Processing 'glreg_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_1'
  Processing 'glreg_WIDTH5_1'
  Processing 'glreg_WIDTH1_0'
  Processing 'srambist_a0'
  Processing 'regx_a0_DW_rightsh_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_regx_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_a0_0'
  Processing 'dbnc_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_a0_1'
  Processing 'dbnc_a0_1'
  Processing 'dbnc_WIDTH2_TIMEOUT2_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_7'
  Processing 'glreg_a0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_8'
  Processing 'glreg_a0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_9'
  Processing 'glreg_a0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_0'
  Processing 'glreg_WIDTH7_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_10'
  Processing 'glreg_a0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_11'
  Processing 'glreg_a0_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_12'
  Processing 'glreg_a0_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_13'
  Processing 'glreg_a0_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_14'
  Processing 'glreg_a0_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_0'
  Processing 'glreg_WIDTH6_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_1'
  Processing 'glreg_WIDTH6_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_15'
  Processing 'glreg_a0_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_6_00000002'
  Processing 'glreg_6_00000002'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_16'
  Processing 'glreg_a0_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_17'
  Processing 'glreg_a0_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_18'
  Processing 'glreg_a0_18'
  Processing 'regx_a0'
  Processing 'cvctl_a0_DW01_add_1'
  Processing 'cvctl_a0_DW01_add_2'
  Processing 'cvctl_a0_DW01_sub_1'
  Processing 'cvctl_a0_DW01_add_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_cvctl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_19'
  Processing 'glreg_a0_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_20'
  Processing 'glreg_a0_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_21'
  Processing 'glreg_a0_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_22'
  Processing 'glreg_a0_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_23'
  Processing 'glreg_a0_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_24'
  Processing 'glreg_a0_24'
  Processing 'cvctl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpcrc_a0'
  Processing 'fcpcrc_a0'
  Processing 'fcpegn_a0_DW01_inc_2'
  Processing 'fcpegn_a0_DW01_inc_1'
  Processing 'fcpegn_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpegn_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpegn_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpegn_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpegn_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpegn_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_2'
  Processing 'glreg_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_3'
  Processing 'glreg_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_4'
  Processing 'glreg_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_0'
  Processing 'glreg_WIDTH8_0'
  Processing 'glsta_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000000'
  Processing 'glreg_8_00000000'
  Processing 'fcpegn_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_0'
  Processing 'glreg_WIDTH5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_5'
  Processing 'glreg_a0_5'
  Processing 'filter150us_a0_0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_filter150us_a0_0'
  Processing 'filter150us_a0_0'
  Processing 'filter150us_a0_1_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_filter150us_a0_1'
  Processing 'filter150us_a0_1'
  Processing 'ff_sync_0'
  Processing 'ff_sync_1'
  Processing 'dpdmacc_a0'
  Processing 'fcp_a0'
  Processing 'dacmux_a0_DW01_add_17'
  Processing 'dacmux_a0_DW01_add_16'
  Processing 'dacmux_a0_DW01_add_15'
  Processing 'dacmux_a0_DW01_add_14'
  Processing 'dacmux_a0_DW01_add_13'
  Processing 'dacmux_a0_DW01_add_12'
  Processing 'dacmux_a0_DW01_add_11'
  Processing 'dacmux_a0_DW01_add_10'
  Processing 'dacmux_a0_DW01_add_9'
  Processing 'dacmux_a0_DW01_add_8'
  Processing 'dacmux_a0_DW01_add_7'
  Processing 'dacmux_a0_DW01_add_6'
  Processing 'dacmux_a0_DW01_add_5'
  Processing 'dacmux_a0_DW01_add_4'
  Processing 'dacmux_a0_DW01_add_3'
  Processing 'dacmux_a0_DW01_add_2'
  Processing 'dacmux_a0_DW01_add_1'
  Processing 'dacmux_a0_DW01_add_0'
  Processing 'glreg_WIDTH2_0'
  Processing 'glreg_WIDTH2_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_25'
  Processing 'glreg_a0_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_26'
  Processing 'glreg_a0_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_27'
  Processing 'glreg_a0_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_28'
  Processing 'glreg_a0_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_1'
  Processing 'glreg_WIDTH8_1'
  Processing 'glsta_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_29'
  Processing 'glreg_a0_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_30'
  Processing 'glreg_a0_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_31'
  Processing 'glreg_a0_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_32'
  Processing 'glreg_a0_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_33'
  Processing 'glreg_a0_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_34'
  Processing 'glreg_a0_34'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_35'
  Processing 'glreg_a0_35'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_36'
  Processing 'glreg_a0_36'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_37'
  Processing 'glreg_a0_37'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_38'
  Processing 'glreg_a0_38'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_39'
  Processing 'glreg_a0_39'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_40'
  Processing 'glreg_a0_40'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_41'
  Processing 'glreg_a0_41'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_42'
  Processing 'glreg_a0_42'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_43'
  Processing 'glreg_a0_43'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_44'
  Processing 'glreg_a0_44'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_45'
  Processing 'glreg_a0_45'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_46'
  Processing 'glreg_a0_46'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_2'
  Processing 'glreg_WIDTH6_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_47'
  Processing 'glreg_a0_47'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_48'
  Processing 'glreg_a0_48'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_1'
  Processing 'glreg_WIDTH7_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_0'
  Processing 'shmux_00000005_00000012_00000012'
  Processing 'dac2sar_a0_DW01_add_3'
  Processing 'dac2sar_a0_DW01_inc_0'
  Processing 'dac2sar_a0_DW01_add_2'
  Processing 'dac2sar_a0_DW01_add_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dac2sar_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_dac2sar_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_0'
  Processing 'glreg_WIDTH10_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_1'
  Processing 'glreg_WIDTH10_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_2'
  Processing 'glreg_WIDTH10_2'
  Processing 'dac2sar_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_00000012'
  Processing 'glreg_00000012'
  Processing 'dacmux_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3'
  Processing 'dbnc_WIDTH3'
  Processing 'updprl_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_updprl_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_updprl_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_updprl_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_updprl_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_updprl_a0_0'
  Processing 'PrlTimer_1112a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_PrlTimer_1112a0'
  Processing 'PrlTimer_1112a0'
  Processing 'updprl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_34'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_0'
  Processing 'phyff_DEPTH_NUM34_DEPTH_NBT6'
  Processing 'SNPS_CLOCK_GATE_HIGH_phycrc_a0'
  Processing 'phycrc_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phytx_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_phytx_a0_0'
  Processing 'phytx_a0'
  Processing 'phyidd_a0_DW01_inc_0'
  Processing 'phyidd_a0_DW01_sub_1'
  Processing 'phyidd_a0_DW01_sub_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyidd_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyidd_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyidd_a0_0'
  Processing 'phyidd_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_0'
  Processing 'phyrx_adp_DW_div_tc_6'
  Processing 'phyrx_adp_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_adp_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_adp_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_adp_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_adp_0'
  Processing 'phyrx_adp'
  Processing 'phyrx_db'
  Processing 'phyrx_a0'
  Processing 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2cslv_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2cslv_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2cslv_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2cslv_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2cslv_a0_0'
  Processing 'i2cdbnc_a0_0'
  Processing 'i2cdbnc_a0_1'
  Processing 'i2cslv_a0'
  Processing 'regbank_a0_DW_rightsh_0'
  Processing 'regbank_a0_DW01_inc_0'
  Processing 'regbank_a0_DW01_add_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_regbank_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_49'
  Processing 'glreg_a0_49'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_50'
  Processing 'glreg_a0_50'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_51'
  Processing 'glreg_a0_51'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_52'
  Processing 'glreg_a0_52'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_53'
  Processing 'glreg_a0_53'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_0000001f'
  Processing 'glreg_8_0000001f'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000004'
  Processing 'glreg_8_00000004'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_4_00000004'
  Processing 'glreg_4_00000004'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_54'
  Processing 'glreg_a0_54'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_55'
  Processing 'glreg_a0_55'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_2'
  Processing 'glreg_WIDTH8_2'
  Processing 'glsta_a0_2'
  Processing 'dbnc_WIDTH2_TIMEOUT2_8'
  Processing 'dbnc_WIDTH2_TIMEOUT2_11'
  Processing 'dbnc_WIDTH2_TIMEOUT2_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_0'
  Processing 'dbnc_WIDTH3_TIMEOUT5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_1'
  Processing 'dbnc_WIDTH3_TIMEOUT5_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_2'
  Processing 'dbnc_WIDTH3_TIMEOUT5_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_3'
  Processing 'dbnc_WIDTH3_TIMEOUT5_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_4'
  Processing 'dbnc_WIDTH3_TIMEOUT5_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_a0_2'
  Processing 'dbnc_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_0'
  Processing 'dbnc_WIDTH4_TIMEOUT14_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_1'
  Processing 'dbnc_WIDTH4_TIMEOUT14_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_2'
  Processing 'dbnc_WIDTH4_TIMEOUT14_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000028'
  Processing 'glreg_8_00000028'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_56'
  Processing 'glreg_a0_56'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_57'
  Processing 'glreg_a0_57'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_58'
  Processing 'glreg_a0_58'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_59'
  Processing 'glreg_a0_59'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_60'
  Processing 'glreg_a0_60'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_61'
  Processing 'glreg_a0_61'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_62'
  Processing 'glreg_a0_62'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_63'
  Processing 'glreg_a0_63'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH4'
  Processing 'glreg_WIDTH4'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_64'
  Processing 'glreg_a0_64'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_3'
  Processing 'glreg_WIDTH8_3'
  Processing 'glsta_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_65'
  Processing 'glreg_a0_65'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_66'
  Processing 'glreg_a0_66'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000032'
  Processing 'glreg_8_00000032'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000098'
  Processing 'glreg_8_00000098'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_000000f0'
  Processing 'glreg_8_000000f0'
  Processing 'glreg_WIDTH1_3'
  Processing 'glreg_WIDTH2_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH3'
  Processing 'glreg_WIDTH3'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000011'
  Processing 'glreg_8_00000011'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000001'
  Processing 'glreg_8_00000001'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_67'
  Processing 'glreg_a0_67'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_4'
  Processing 'glreg_WIDTH8_4'
  Processing 'glsta_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_68'
  Processing 'glreg_a0_68'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_7_70'
  Processing 'glreg_7_70'
  Processing 'glreg_1_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_6_00000018'
  Processing 'glreg_6_00000018'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_69'
  Processing 'glreg_a0_69'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_70'
  Processing 'glreg_a0_70'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_71'
  Processing 'glreg_a0_71'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_72'
  Processing 'glreg_a0_72'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_73'
  Processing 'glreg_a0_73'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_2'
  Processing 'glreg_WIDTH5_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_74'
  Processing 'glreg_a0_74'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_75'
  Processing 'glreg_a0_75'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_76'
  Processing 'glreg_a0_76'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_77'
  Processing 'glreg_a0_77'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_5'
  Processing 'glreg_WIDTH8_5'
  Processing 'glsta_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_6'
  Processing 'glreg_WIDTH8_6'
  Processing 'glsta_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_78'
  Processing 'glreg_a0_78'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_79'
  Processing 'glreg_a0_79'
  Processing 'regbank_a0'
  Processing 'ictlr_a0_DW01_inc_2'
  Processing 'ictlr_a0_DW01_inc_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_0'
  Processing 'ictlr_a0'
  Processing 'mcu51_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_softrstctrl_a0'
  Processing 'softrstctrl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_0'
  Processing 'i2c_a0'
  Processing 'extint_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_0'
  Processing 'isr_a0'
  Processing 'watchdog_a0_DW01_inc_1'
  Processing 'watchdog_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_watchdog_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_watchdog_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_watchdog_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_watchdog_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_watchdog_a0_0'
  Processing 'watchdog_a0'
  Processing 'timer1_a0_DW01_inc_1'
  Processing 'timer1_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer1_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer1_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer1_a0_0'
  Processing 'timer1_a0'
  Processing 'timer0_a0_DW01_inc_1'
  Processing 'timer0_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer0_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer0_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer0_a0_0'
  Processing 'timer0_a0'
  Processing 'serial0_a0_DW01_inc_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_0'
  Processing 'serial0_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_ports_a0'
  Processing 'ports_a0'
  Processing 'mdu_a0_DW01_add_1'
  Processing 'mdu_a0_DW01_add_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_0'
  Processing 'mdu_a0'
  Processing 'wakeupctrl_a0'
  Processing 'pmurstctrl_a0'
  Processing 'sfrmux_a0'
  Processing 'syncneg_a0'
  Processing 'mcu51_cpu_a0_DW01_add_7'
  Processing 'mcu51_cpu_a0_DW01_add_8'
  Processing 'mcu51_cpu_a0_DW01_inc_2'
  Processing 'mcu51_cpu_a0_DW01_inc_1'
  Processing 'mcu51_cpu_a0_DW01_inc_0'
  Processing 'mcu51_cpu_a0_DW01_sub_1'
  Processing 'mcu51_cpu_a0_DW01_sub_0'
  Processing 'mcu51_cpu_a0_DW01_add_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_34'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_35'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_36'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_37'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_38'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_39'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_40'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_41'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_42'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_43'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_44'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_45'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_46'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_47'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_48'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_49'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_50'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_51'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_52'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_53'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_54'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_0'
  Processing 'mcu51_cpu_a0'
  Processing 'mcu51_a0'
  Processing 'mpb_a0'
  Processing 'core_a0'
  Processing 'chiptop_1127a0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21 1641108.4     12.62    2058.5    5477.3                          
    0:00:21 1641108.4     12.62    2058.5    5477.3                          
    0:00:21 1651488.2     11.24    1444.5    4331.7                          
    0:00:22 1668323.1     10.47    1244.9    2546.6                          
    0:00:35 1669847.0      0.45       2.6    1447.1                          
    0:00:35 1669813.4      0.45       2.6    1447.1                          
    0:00:35 1669813.4      0.45       2.6    1447.1                          
    0:00:35 1669790.1      0.45       2.6    1447.1                          
    0:00:35 1669790.1      0.45       2.6    1447.1                          
    0:00:43 1329630.2      3.40      38.3    1442.6                          
    0:00:44 1328996.3      2.20      15.7    1442.6                          
    0:00:46 1328331.4      1.57      11.7    1442.6                          
    0:00:46 1328215.0      1.17       7.6    1442.6                          
    0:00:47 1328315.9      1.02       6.0    1442.6                          
    0:00:47 1328207.2      0.59       3.1    1442.6                          
    0:00:47 1328171.0      0.51       2.5    1442.6                          
    0:00:48 1328160.7      0.20       0.6    1442.6                          
    0:00:48 1328052.0      0.18       0.5    1442.6                          
    0:00:48 1328080.5      0.00       0.0    1442.6                          
    0:00:48 1328080.5      0.00       0.0    1442.6                          
    0:00:48 1327431.1      0.00       0.0    1442.6                          
    0:00:48 1327431.1      0.00       0.0    1442.6                          
    0:00:50 1328046.8      0.43       2.2    1036.3                          
    0:00:51 1328476.3      0.00       0.0     774.3                          
    0:00:52 1328779.0      0.00       0.0     571.3                          
    0:00:53 1329019.6      0.00       0.0     414.3                          
    0:00:53 1329149.0      0.00       0.0     338.3                          
    0:00:54 1329231.8      0.00       0.0     274.3                          
    0:00:54 1329317.2      0.00       0.0     232.3                          
    0:00:54 1329376.7      0.00       0.0     209.3                          
    0:00:54 1329407.7      0.00       0.0     198.3                          
    0:00:54 1329407.7      0.00       0.0     198.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54 1329407.7      0.00       0.0     198.3                          
    0:00:54 1329407.7      0.00       0.0     198.3                          
    0:00:54 1329392.2      0.00       0.0     198.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54 1329392.2      0.00       0.0     198.3                          
    0:00:54 1329506.0      0.00       0.0     166.3 U0_CORE/u0_mcu/u_cpu/memaddr[3]
    0:00:55 1329806.1      0.00       0.0     132.3 U0_CORE/n818             
    0:00:55 1329914.8      0.00       0.0     126.0 PMEM_PGM                 
    0:00:55 1330132.1      0.00       0.0      15.0 U0_CORE/u0_regx/regx_wdat[3]
    0:00:55 1330266.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55 1330266.7      0.00       0.0       0.0                          
    0:00:55 1330266.7      0.00       0.0       0.0                          
    0:00:56 1327977.0      0.18       0.8       0.0                          
    0:00:56 1327118.0      0.00       0.0       0.0                          
    0:00:57 1326696.3      0.00       0.0       0.0                          
    0:00:57 1326507.5      0.00       0.0       0.0                          
    0:00:57 1326406.6      0.00       0.0       0.0                          
    0:00:57 1326287.5      0.32       1.6       0.0                          
    0:00:57 1326228.0      0.24       1.1       0.0                          
    0:00:57 1326178.9      0.24       1.1       0.0                          
    0:00:58 1326134.9      0.20       0.9       0.0                          
    0:00:58 1326085.7      0.18       0.8       0.0                          
    0:00:58 1326044.3      0.18       0.8       0.0                          
    0:00:58 1326003.0      0.15       0.7       0.0                          
    0:00:58 1325956.4      0.14       0.6       0.0                          
    0:00:58 1325915.0      0.11       0.4       0.0                          
    0:00:58 1325873.6      0.11       0.4       0.0                          
    0:00:58 1325834.8      0.11       0.4       0.0                          
    0:00:58 1325834.8      0.11       0.4       0.0                          
    0:00:59 1325829.6      0.00       0.0       0.0                          
    0:00:59 1323778.0      1.46      11.8       0.0                          
    0:00:59 1323317.4      1.43      11.7       0.0                          
    0:00:59 1323278.6      1.42      11.7       0.0                          
    0:00:59 1323257.9      1.42      11.7       0.0                          
    0:00:59 1323257.9      1.42      11.7       0.0                          
    0:00:59 1323257.9      1.42      11.7       0.0                          
    0:00:59 1323257.9      1.42      11.7       0.0                          
    0:00:59 1323257.9      1.42      11.7       0.0                          
    0:01:00 1323519.2      0.00       0.0       0.0                          
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'

  Optimization Complete
  ---------------------
Warning: Design 'chiptop_1127a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'U0_CORE/u0_regbank/u0_cc2_db/test_se': 3583 load(s), 1 driver(s)
1
write_file $top -hierarchy -o ./syn/${top}_scan.ddc
Writing ddc file './syn/chiptop_1127a0_scan.ddc'.
1
#---------- results ----------
current_design [ get_attribute [ get_cells U0_CORE/u0_updphy ] ref_name ]
Current design is 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'.
{updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6}
report_reference
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:02 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       5     51.743999  
AND2X2             worst         12.936000       1     12.936000  
AND2XL             worst         10.348800       7     72.441598  
AND3X1             worst         12.936000       1     12.936000  
AO22X1             worst         18.110399       2     36.220798  
AO22XL             worst         18.110399       4     72.441597  
AOI21AXL           worst         15.523200       1     15.523200  
AOI21X1            worst         10.348800       4     41.395199  
AOI31X1            worst         12.936000       2     25.872000  
BUFX3              worst         10.348800      14    144.883196  
ENOX1              worst         15.523200      16    248.371201  
GEN2XL             worst         20.697599       4     82.790398  
INVX1              worst          5.174400      54    279.417592  
MUX2AXL            worst         23.284800       1     23.284800  
MUX2BXL            worst         20.697599       9    186.278395  
MUX2IX1            worst         18.110399       6    108.662395  
MUX2X1             worst         20.697599      22    455.347187  
MUX2X2             worst         23.284800       1     23.284800  
MUX2XL             worst         20.697599       7    144.883196  
NAND2X1            worst          7.761600       1      7.761600  
NAND21X1           worst         10.348800       5     51.743999  
NAND21XL           worst         10.348800       2     20.697599  
NAND31X1           worst         12.936000       1     12.936000  
NAND42X1           worst         15.523200       1     15.523200  
NAND43X1           worst         18.110399       1     18.110399  
NOR2X1             worst          7.761600       6     46.569600  
NOR3XL             worst         10.348800       1     10.348800  
NOR4XL             worst         12.936000       1     12.936000  
NOR21XL            worst         10.348800       4     41.395199  
NOR32XL            worst         12.936000       1     12.936000  
OAI21X1            worst         10.348800       1     10.348800  
OAI211X1           worst         12.936000       1     12.936000  
OR2X1              worst         10.348800       1     10.348800  
OR3XL              worst         12.936000       1     12.936000  
SDFFQX1            worst         54.331200       9    488.980797  n
SDFFSQX1           worst         69.854401       2    139.708801  n
SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
                                 38.807999       1     38.807999  b, h
XNOR2XL            worst         15.523200       1     15.523200  
dbnc_WIDTH3                     520.027200       1    520.027200  b, h, n
phycrc_a0                      3632.428761       1   3632.428761  b, h, n
phyff_DEPTH_NUM34_DEPTH_NBT6  25121.711772       1  25121.711772  b, h, n
phyidd_a0                      3337.487957       1   3337.487957  b, h, n
phyrx_a0                      11401.790210       1  11401.790210  b, h, n
phytx_a0                       4188.676724       1   4188.676724  b, h, n
updprl_a0                      5702.188725       1   5702.188725  b, h, n
-----------------------------------------------------------------------------
Total 45 references                                 56923.573688
1
current_design mcu51_a0; report_reference
Current design is 'mcu51_a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'mcu51_a0'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
Warning: Design 'mcu51_a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : mcu51_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:02 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       1     10.348800  
AO21X1             worst         15.523200       1     15.523200  
AO21XL             worst         15.523200       1     15.523200  
BUFX3              worst         10.348800      15    155.231996  
BUFXL              worst         10.348800       1     10.348800  
INVX1              worst          5.174400      41    212.150394  
INVX3              worst         10.348800       3     31.046399  
INVX8              worst         23.284800       2     46.569599  
INVXL              worst          5.174400      15     77.615998  
MUX2IX1            worst         18.110399       4     72.441597  
MUX2IX2            worst         36.220798       2     72.441597  
MUX2IXL            worst         18.110399       2     36.220798  
MUX2XL             worst         20.697599       7    144.883196  
NAND3X1            worst         10.348800       2     20.697599  
NAND4X1            worst         12.936000       1     12.936000  
NAND21X1           worst         10.348800       1     10.348800  
NAND21XL           worst         10.348800       3     31.046399  
NAND32X1           worst         12.936000       1     12.936000  
NAND43X1           worst         18.110399       1     18.110399  
NOR4XL             worst         12.936000       1     12.936000  
NOR21XL            worst         10.348800      15    155.231996  
OR2X1              worst         10.348800       3     31.046399  
SDFFQX1            worst         54.331200      14    760.636795  n
extint_a0                      3065.831971       1   3065.831971  h, n
i2c_a0                        10954.204672       1  10954.204672  b, h, n
isr_a0                         5073.499139       1   5073.499139  b, h, n
mcu51_a0_DW01_inc_0             395.841600       1    395.841600  h
mcu51_cpu_a0                  73383.339911       1  73383.339911  b, h, n
mdu_a0                        13016.203021       1  13016.203021  b, h, n
pmurstctrl_a0                    64.679998       1     64.679998  h
ports_a0                        610.579193       1    610.579193  b, h, n
serial0_a0                    10097.841491       1  10097.841491  b, h, n
sfrmux_a0                      4954.487919       1   4954.487919  h
softrstctrl_a0                  789.095993       1    789.095993  b, h, n
syncneg_a0                     1585.953589       1   1585.953589  h, n
timer0_a0                      3484.958368       1   3484.958368  b, h, n
timer1_a0                      3363.359968       1   3363.359968  b, h, n
wakeupctrl_a0                   139.708797       1    139.708797  h
watchdog_a0                    4817.366350       1   4817.366350  b, h, n
-----------------------------------------------------------------------------
Total 39 references                                 137763.223940
1
current_design core_a0;  report_reference; sizeof_collection [ all_registers ]
Current design is 'core_a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'core_a0'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
Warning: Design 'core_a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:03 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800     153   1583.366355  
AND2X2             worst         12.936000       2     25.872000  
AND2X4             worst         18.110399       2     36.220798  
AND3X1             worst         12.936000       1     12.936000  
AO21X1             worst         15.523200       2     31.046400  
AO22X1             worst         18.110399      16    289.766388  
AO22XL             worst         18.110399       7    126.772795  
AO222X1            worst         23.284800       6    139.708797  
AO2222XL           worst         31.046400       2     62.092800  
AOI21BBXL          worst         12.936000       1     12.936000  
AOI21X1            worst         10.348800       4     41.395199  
AOI22AXL           worst         15.523200       1     15.523200  
AOI22X1            worst         12.936000      19    245.783998  
AOI31X1            worst         12.936000       2     25.872000  
AOI32X1            worst         15.523200       4     62.092800  
AOI211X1           worst         12.936000       4     51.743999  
AOI221XL           worst         15.523200      12    186.278400  
AOI222XL           worst         20.697599      15    310.463991  
BUFX3              worst         10.348800       7     72.441598  
CKBUFX1            worst         10.348800      22    227.673594  
CKMUX2X1           worst         20.697599       3     62.092798  
CLKDLX1            worst         38.807999       2     77.615997  b
DLNQX1             worst         28.459200       4    113.836800  n
ENOX1              worst         15.523200       6     93.139200  
EORX1              worst         15.523200       3     46.569600  
INVX1              worst          5.174400     182    941.740773  
INVX2              worst          7.761600       1      7.761600  
INVX3              worst         10.348800       1     10.348800  
INVX8              worst         23.284800       1     23.284800  
INVXL              worst          5.174400       5     25.871999  
MUX2BXL            worst         20.697599       5    103.487997  
MUX2IX1            worst         18.110399       1     18.110399  
MUX2X1             worst         20.697599      16    331.161591  
MUX2X2             worst         23.284800       1     23.284800  
MUX2XL             worst         20.697599       2     41.395199  
MUX3X1             worst         36.220798       1     36.220798  
MUX4X1             worst         49.156799       9    442.411194  
NAND2X1            worst          7.761600      47    364.795201  
NAND2X2            worst         12.936000       1     12.936000  
NAND3X1            worst         10.348800       7     72.441598  
NAND4X1            worst         12.936000       1     12.936000  
NAND21X1           worst         10.348800      13    134.534396  
NAND32X1           worst         12.936000       6     77.615999  
NAND42X1           worst         15.523200       3     46.569600  
NAND43X1           worst         18.110399       2     36.220798  
NOR2X1             worst          7.761600      57    442.411201  
NOR3XL             worst         10.348800       3     31.046399  
NOR4XL             worst         12.936000       1     12.936000  
NOR8X1             worst         49.156799       1     49.156799  
NOR21XL            worst         10.348800       8     82.790398  
NOR32XL            worst         12.936000       1     12.936000  
OA21X1             worst         15.523200       2     31.046400  
OA22X1             worst         18.110399       1     18.110399  
OAI2B11X1          worst         18.110399       8    144.883194  
OAI21BBX1          worst         12.936000      59    763.223992  
OAI21X1            worst         10.348800       3     31.046399  
OAI22AX1           worst         18.110399       9    162.993593  
OAI22X1            worst         12.936000      30    388.079996  
OAI31XL            worst         12.936000      14    181.103998  
OAI32X1            worst         18.110399       1     18.110399  
OAI211X1           worst         12.936000       6     77.615999  
OAI221X1           worst         18.110399       3     54.331198  
OR2X1              worst         10.348800      12    124.185596  
OR2X2              worst         12.936000       3     38.808000  
OR3XL              worst         12.936000       1     12.936000  
SDFFQX1            worst         54.331200      16    869.299194  n
SNPS_CLOCK_GATE_HIGH_core_a0     38.807999       1     38.807999  b, h
XNOR2XL            worst         15.523200      25    388.080001  
XNOR3X1            worst         33.633598       9    302.702385  
XOR2X1             worst         18.110399      18    325.987186  
XOR3X1             worst         33.633598      15    504.503975  
cvctl_a0                       7487.356772       1   7487.356772  b, h, n
dacmux_a0                     51948.388349       1  51948.388349  b, h, n
divclk_a0                      1769.644798       1   1769.644798  b, h, n
fcp_a0                        21569.486337       1  21569.486337  b, h, n
glpwm_a0_0                     1585.953596       1   1585.953596  b, h, n
glpwm_a0_1                     1585.953596       1   1585.953596  b, h, n
i2cslv_a0                      5862.595140       1   5862.595140  b, h, n
ictlr_a0                      29732.102062       1  29732.102062  b, h, n
mcu51_a0                      137763.223940
                                                 1  137763.223940 b, h, n
mpb_a0                         4067.078321       1   4067.078321  h, n
regbank_a0                    62778.407535       1  62778.407535  b, h, n
regx_a0                       24609.446222       1  24609.446222  b, h, n
srambist_a0                    4152.455967       1   4152.455967  b, h, n
updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
                              56923.573688       1  56923.573688  b, h, n
-----------------------------------------------------------------------------
Total 85 references                                 423659.170074
3245
report_area
 
****************************************
Report : area
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:03 2023
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'core_a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    worst (File: /mnt/app1/ray/project/can1127/work1/std_worst.db)

Number of ports:                          370
Number of nets:                          2283
Number of cells:                          926
Number of combinational cells:            889
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                        219
Number of references:                      85

Combinational area:             214918.700088
Buf/Inv area:                    24425.754513
Noncombinational area:          208740.469986
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                423659.170074
Total area:                 undefined
1
current_design $top;     report_reference
Current design is 'chiptop_1127a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_, U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_, U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}
Information: Updating graph... (UID-83)
Warning: Design 'chiptop_1127a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:04 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ATO0008KX8MX180LBX4DA
                   ATO0008KX8MX180LBX4DA_SS_1p620v_125c
                              394560.000000
                                                 2  789120.000000 b, d
BUFX12             worst         31.046400       1     31.046400  
IOBMURUDA_A0       STX018SIO1P4M_WORST
                                  0.000000       1      0.000000  b, d
IOBMURUDA_A1       STX018SIO1P4M_WORST
                                  0.000000       6      0.000000  b, d
IODMURUDA_A0       STX018SIO1P4M_WORST
                                  0.000000       2      0.000000  b, d
MSL18B_1536X8_RW10TM4_16
                   MSL18B_1536X8_RW10TM4_16_20210603_worst_syn
                              110709.023438
                                                 1  110709.023438 b, d
anatop_1127a0                     0.000000       1      0.000000  b
core_a0                       423659.170074
                                                 1  423659.170074 b, h, n
-----------------------------------------------------------------------------
Total 8 references                                  1323519.239911
1
report_area -hierarchy -nosplit
 
****************************************
Report : area
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:04 2023
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'chiptop_1127a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    worst (File: /mnt/app1/ray/project/can1127/work1/std_worst.db)
    ATO0008KX8MX180LBX4DA_SS_1p620v_125c (File: /mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db)
    MSL18B_1536X8_RW10TM4_16_20210603_worst_syn (File: /mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db)
    STX018SIO1P4M_WORST (File: /mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db)

Number of ports:                           23
Number of nets:                           384
Number of cells:                           15
Number of combinational cells:              1
Number of sequential cells:                 1
Number of macros/black boxes:              12
Number of buf/inv:                          1
Number of references:                       8

Combinational area:             214949.746488
Buf/Inv area:                    24456.800913
Noncombinational area:          208740.469986
Macro/Black Box area:           899829.023438
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               1323519.239911
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------------
chiptop_1127a0                    1323519.2399    100.0      31.0464       0.0000  899829.0234  chiptop_1127a0
U0_CORE                            423659.1701     32.0   10723.9438    1060.7520       0.0000  core_a0
U0_CORE/clk_gate_d_dodat_reg           38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_core_a0
U0_CORE/u0_cvctl                     7487.3568      0.6    1593.7152     838.2528       0.0000  cvctl_a0
U0_CORE/u0_cvctl/add_0_root_sub_0_root_add_46_3     501.9168     0.0    501.9168      0.0000      0.0000 cvctl_a0_DW01_add_1
U0_CORE/u0_cvctl/add_1_root_sub_0_root_add_46_3     455.3472     0.0    455.3472      0.0000      0.0000 cvctl_a0_DW01_add_2
U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_cvctl_a0
U0_CORE/u0_cvctl/sub_2_root_sub_0_root_add_46_3     473.4576     0.0    473.4576      0.0000      0.0000 cvctl_a0_DW01_sub_1
U0_CORE/u0_cvctl/u0_cv_ofsx           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_22
U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_22
U0_CORE/u0_cvctl/u0_cvofs01           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_21
U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_21
U0_CORE/u0_cvctl/u0_cvofs23           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_20
U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_20
U0_CORE/u0_cvctl/u0_idac_shift        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_23
U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_23
U0_CORE/u0_cvctl/u0_sdischg           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_19
U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_19
U0_CORE/u0_cvctl/u0_v_comp            597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_24
U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_24
U0_CORE/u0_dacmux                   51948.3883      3.9    8835.2879     108.6624       0.0000  dacmux_a0
U0_CORE/u0_dacmux/add_230             354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_17
U0_CORE/u0_dacmux/add_230_I10         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_8
U0_CORE/u0_dacmux/add_230_I11         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_7
U0_CORE/u0_dacmux/add_230_I12         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_6
U0_CORE/u0_dacmux/add_230_I13         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_5
U0_CORE/u0_dacmux/add_230_I14         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_4
U0_CORE/u0_dacmux/add_230_I15         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_3
U0_CORE/u0_dacmux/add_230_I16         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_2
U0_CORE/u0_dacmux/add_230_I17         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_1
U0_CORE/u0_dacmux/add_230_I18         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_0
U0_CORE/u0_dacmux/add_230_I2          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_16
U0_CORE/u0_dacmux/add_230_I3          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_15
U0_CORE/u0_dacmux/add_230_I4          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_14
U0_CORE/u0_dacmux/add_230_I5          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_13
U0_CORE/u0_dacmux/add_230_I6          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_12
U0_CORE/u0_dacmux/add_230_I7          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_11
U0_CORE/u0_dacmux/add_230_I8          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_10
U0_CORE/u0_dacmux/add_230_I9          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_9
U0_CORE/u0_dacmux/dacvs_0__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_46
U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_46
U0_CORE/u0_dacmux/dacvs_10__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_36
U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_36
U0_CORE/u0_dacmux/dacvs_11__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_35
U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_35
U0_CORE/u0_dacmux/dacvs_12__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_34
U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_34
U0_CORE/u0_dacmux/dacvs_13__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_33
U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_33
U0_CORE/u0_dacmux/dacvs_14__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_32
U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_32
U0_CORE/u0_dacmux/dacvs_15__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_31
U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_31
U0_CORE/u0_dacmux/dacvs_16__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_30
U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_30
U0_CORE/u0_dacmux/dacvs_17__u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_29
U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_29
U0_CORE/u0_dacmux/dacvs_1__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_45
U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_45
U0_CORE/u0_dacmux/dacvs_2__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_44
U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_44
U0_CORE/u0_dacmux/dacvs_3__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_43
U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_43
U0_CORE/u0_dacmux/dacvs_4__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_42
U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_42
U0_CORE/u0_dacmux/dacvs_5__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_41
U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_41
U0_CORE/u0_dacmux/dacvs_6__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_40
U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_40
U0_CORE/u0_dacmux/dacvs_7__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_39
U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_39
U0_CORE/u0_dacmux/dacvs_8__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_38
U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_38
U0_CORE/u0_dacmux/dacvs_9__u0         597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_37
U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_37
U0_CORE/u0_dacmux/u0_adofs            597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_28
U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_28
U0_CORE/u0_dacmux/u0_cmpsta           954.6768      0.1     357.0336       0.0000       0.0000  glsta_a0_1
U0_CORE/u0_dacmux/u0_cmpsta/u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_WIDTH8_1
U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_1
U0_CORE/u0_dacmux/u0_compi           1311.7104      0.1      15.5232    1257.3792       0.0000  glreg_00000012
U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_00000012
U0_CORE/u0_dacmux/u0_dac2sar         6687.9119      0.5    2049.0624     651.9744       0.0000  dac2sar_a0
U0_CORE/u0_dacmux/u0_dac2sar/add_276     178.5168     0.0    178.5168      0.0000       0.0000  dac2sar_a0_DW01_inc_0
U0_CORE/u0_dacmux/u0_dac2sar/add_296     406.1904     0.0    406.1904      0.0000       0.0000  dac2sar_a0_DW01_add_2
U0_CORE/u0_dacmux/u0_dac2sar/add_301     706.3056     0.1    706.3056      0.0000       0.0000  dac2sar_a0_DW01_add_1
U0_CORE/u0_dacmux/u0_dac2sar/add_303     406.1904     0.0    406.1904      0.0000       0.0000  dac2sar_a0_DW01_add_0
U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dac2sar_a0_0
U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dac2sar_a0_1
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v     737.3520     0.1      0.0000    698.5440      0.0000  glreg_WIDTH10_2
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_2
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo     737.3520     0.1      0.0000    698.5440      0.0000  glreg_WIDTH10_1
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_1
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up     737.3520     0.1      0.0000    698.5440      0.0000  glreg_WIDTH10_0
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_0
U0_CORE/u0_dacmux/u0_dacen            649.3872      0.0      51.7440     558.8352       0.0000  glreg_a0_48
U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_48
U0_CORE/u0_dacmux/u0_daclsb           457.9344      0.0       0.0000     419.1264       0.0000  glreg_WIDTH6_2
U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_2
U0_CORE/u0_dacmux/u0_dactl            527.7888      0.0       0.0000     488.9808       0.0000  glreg_WIDTH7_1
U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_1
U0_CORE/u0_dacmux/u0_isofs            597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_27
U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_27
U0_CORE/u0_dacmux/u0_saren            597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_47
U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_47
U0_CORE/u0_dacmux/u0_shmux          11895.9454      0.9    9536.4190    2281.9104       0.0000  shmux_00000005_00000012_00000012
U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_1
U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_0
U0_CORE/u0_dacmux/u1_dacen            607.9920      0.0      10.3488     558.8352       0.0000  glreg_a0_26
U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_26
U0_CORE/u0_dacmux/u1_saren            597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_25
U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_25
U0_CORE/u0_dacmux/u2_dacen            201.8016      0.0      62.0928     139.7088       0.0000  glreg_WIDTH2_1
U0_CORE/u0_dacmux/u2_saren            181.1040      0.0      41.3952     139.7088       0.0000  glreg_WIDTH2_0
U0_CORE/u0_divclk                    1769.6448      0.1     279.4176    1311.7104       0.0000  divclk_a0
U0_CORE/u0_divclk/add_48              178.5168      0.0     178.5168       0.0000       0.0000  divclk_a0_DW01_inc_0
U0_CORE/u0_fcp                      21569.4863      1.6      41.3952       0.0000       0.0000  fcp_a0
U0_CORE/u0_fcp/u0_dpdmacc            4962.2496      0.4     481.2192       0.0000       0.0000  dpdmacc_a0
U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr     597.6432     0.0      0.0000    558.8352       0.0000  glreg_a0_5
U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_5
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr    1510.9248     0.1    300.1152     838.2528       0.0000  filter150us_a0_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/add_76     333.7488     0.0    333.7488      0.0000      0.0000 filter150us_a0_0_DW01_inc_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_filter150us_a0_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync     157.8192     0.0     18.1104     139.7088       0.0000  ff_sync_1
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta     388.0800     0.0      0.0000    349.2720       0.0000  glreg_WIDTH5_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr    1510.9248     0.1    300.1152     838.2528       0.0000  filter150us_a0_1
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/add_76     333.7488     0.0    333.7488      0.0000      0.0000 filter150us_a0_1_DW01_inc_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_filter150us_a0_1
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync     157.8192     0.0     18.1104     139.7088       0.0000  ff_sync_2
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync     157.8192     0.0     18.1104     139.7088       0.0000  ff_sync_0
U0_CORE/u0_fcp/u0_fcpcrc             1549.7328      0.1     952.0896     558.8352       0.0000  fcpcrc_a0
U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_fcpcrc_a0
U0_CORE/u0_fcp/u0_fcpegn            15016.1087      1.1    7601.1935    3337.4880       0.0000  fcpegn_a0
U0_CORE/u0_fcp/u0_fcpegn/add_283_round     186.2784     0.0    186.2784      0.0000      0.0000 fcpegn_a0_DW01_inc_1
U0_CORE/u0_fcp/u0_fcpegn/add_316_aco     209.5632     0.0    209.5632      0.0000       0.0000  fcpegn_a0_DW01_inc_2
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_0
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_2
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_3
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_1
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_fcpegn_a0_4
U0_CORE/u0_fcp/u0_fcpegn/r611         178.5168      0.0     178.5168       0.0000       0.0000  fcpegn_a0_DW01_inc_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl     597.6432     0.0       0.0000     558.8352       0.0000  glreg_8_00000000
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000000
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat     597.6432     0.0       0.0000     558.8352       0.0000  glreg_a0_3
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_3
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk     597.6432     0.0       0.0000     558.8352       0.0000  glreg_a0_4
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_4
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta     918.4560     0.1     320.8128       0.0000       0.0000  glsta_a0_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0     597.6432     0.0      0.0000    558.8352      0.0000  glreg_WIDTH8_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui     597.6432     0.0       0.0000     558.8352       0.0000  glreg_a0_2
U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_2
U0_CORE/u0_i2cslv                    5862.5951      0.4    2421.6191    2545.8048       0.0000  i2cslv_a0
U0_CORE/u0_i2cslv/clk_gate_adcnt_reg      38.8080     0.0      0.0000     38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_4
U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg      38.8080     0.0      0.0000     38.8080      0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_0
U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg      38.8080     0.0      0.0000     38.8080      0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_2
U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg      38.8080     0.0      0.0000     38.8080      0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_1
U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg      38.8080     0.0      0.0000     38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_3
U0_CORE/u0_i2cslv/db_scl              351.8592      0.0      69.8544     282.0048       0.0000  i2cdbnc_a0_1
U0_CORE/u0_i2cslv/db_sda              349.2720      0.0      67.2672     282.0048       0.0000  i2cdbnc_a0_0
U0_CORE/u0_ictlr                    29732.1021      2.2   13709.5726   14004.5135       0.0000  ictlr_a0
U0_CORE/u0_ictlr/add_242              426.8880      0.0     426.8880       0.0000       0.0000  ictlr_a0_DW01_inc_1
U0_CORE/u0_ictlr/clk_gate_a_bit_reg      38.8080     0.0      0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_29
U0_CORE/u0_ictlr/clk_gate_adr_p_reg      38.8080     0.0      0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_28
U0_CORE/u0_ictlr/clk_gate_c_adr_reg      38.8080     0.0      0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_2
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_4
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_14
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_15
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_16
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_17
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_18
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_19
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_20
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_21
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_22
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_23
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_5
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_24
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_25
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_26
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_27
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_6
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_7
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_8
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_9
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_10
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_11
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_12
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_13
U0_CORE/u0_ictlr/clk_gate_c_ptr_reg      38.8080     0.0      0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_3
U0_CORE/u0_ictlr/clk_gate_cs_ft_reg      38.8080     0.0      0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_1
U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ictlr_a0_0
U0_CORE/u0_ictlr/r492                 426.8880      0.0     426.8880       0.0000       0.0000  ictlr_a0_DW01_inc_2
U0_CORE/u0_mcu                     137763.2239     10.4    1205.6352     760.6368       0.0000  mcu51_a0
U0_CORE/u0_mcu/add_268                395.8416      0.0     395.8416       0.0000       0.0000  mcu51_a0_DW01_inc_0
U0_CORE/u0_mcu/u_cpu                73383.3399      5.5   34065.6619   33956.9998       0.0000  mcu51_cpu_a0
U0_CORE/u0_mcu/u_cpu/add_5286         457.9344      0.0     457.9344       0.0000       0.0000  mcu51_cpu_a0_DW01_inc_1
U0_CORE/u0_mcu/u_cpu/add_5525         209.5632      0.0     209.5632       0.0000       0.0000  mcu51_cpu_a0_DW01_inc_0
U0_CORE/u0_mcu/u_cpu/add_5586         683.0208      0.1     683.0208       0.0000       0.0000  mcu51_cpu_a0_DW01_add_0
U0_CORE/u0_mcu/u_cpu/add_5901_aco     336.3360      0.0     336.3360       0.0000       0.0000  mcu51_cpu_a0_DW01_add_8
U0_CORE/u0_mcu/u_cpu/add_5907_aco     336.3360      0.0     336.3360       0.0000       0.0000  mcu51_cpu_a0_DW01_add_7
U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_53
U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_1
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_37
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_38
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_39
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_40
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_41
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_42
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_43
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_44
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_45
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_46
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_47
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_48
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_49
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_50
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_51
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_52
U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_0
U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_54
U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_2
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_34
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_24
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_23
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_22
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_21
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_20
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_19
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_18
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_17
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_16
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_15
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_33
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_14
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_13
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_12
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_11
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_10
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_9
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_8
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_7
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_6
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_5
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_32
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_4
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_3
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_31
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_30
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_29
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_28
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_27
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_26
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_25
U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_36
U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_35
U0_CORE/u0_mcu/u_cpu/r715             457.9344      0.0     457.9344       0.0000       0.0000  mcu51_cpu_a0_DW01_inc_2
U0_CORE/u0_mcu/u_cpu/sub_5950         357.0336      0.0     357.0336       0.0000       0.0000  mcu51_cpu_a0_DW01_sub_1
U0_CORE/u0_mcu/u_cpu/sub_5969         388.0800      0.0     388.0800       0.0000       0.0000  mcu51_cpu_a0_DW01_sub_0
U0_CORE/u0_mcu/u_extint              3065.8320      0.2    1109.9088    1955.9232       0.0000  extint_a0
U0_CORE/u0_mcu/u_i2c                10954.2047      0.8    5552.1311    5052.8016       0.0000  i2c_a0
U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_3
U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_2
U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_4
U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_1
U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_6
U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_0
U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_8
U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_5
U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_i2c_a0_7
U0_CORE/u0_mcu/u_isr                 5073.4991      0.4    2558.7408    2281.9104       0.0000  isr_a0
U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_isr_a0_0
U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_isr_a0_5
U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_isr_a0_4
U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_isr_a0_1
U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_isr_a0_3
U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_isr_a0_2
U0_CORE/u0_mcu/u_mdu                13016.2030      1.0    6607.7087    4672.4832       0.0000  mdu_a0
U0_CORE/u0_mcu/u_mdu/add_1040         732.1776      0.1     732.1776       0.0000       0.0000  mdu_a0_DW01_add_0
U0_CORE/u0_mcu/u_mdu/add_961          732.1776      0.1     732.1776       0.0000       0.0000  mdu_a0_DW01_add_1
U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_0
U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_6
U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_5
U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_4
U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_3
U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_2
U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_mdu_a0_1
U0_CORE/u0_mcu/u_pmurstctrl            64.6800      0.0      64.6800       0.0000       0.0000  pmurstctrl_a0
U0_CORE/u0_mcu/u_ports                610.5792      0.0     137.1216     434.6496       0.0000  ports_a0
U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_ports_a0
U0_CORE/u0_mcu/u_serial0            10097.8415      0.8    3422.8655    5976.4320       0.0000  serial0_a0
U0_CORE/u0_mcu/u_serial0/add_584      271.6560      0.0     271.6560       0.0000       0.0000  serial0_a0_DW01_inc_0
U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_4
U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_2
U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_3
U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_5
U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_1
U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_0
U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_9
U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_10
U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_7
U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_6
U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_serial0_a0_8
U0_CORE/u0_mcu/u_sfrmux              4954.4879      0.4    4954.4879       0.0000       0.0000  sfrmux_a0
U0_CORE/u0_mcu/u_softrstctrl          789.0960      0.1     315.6384     434.6496       0.0000  softrstctrl_a0
U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_softrstctrl_a0
U0_CORE/u0_mcu/u_syncneg             1585.9536      0.1      10.3488    1575.6048       0.0000  syncneg_a0
U0_CORE/u0_mcu/u_timer0              3484.9584      0.3    1156.4784    1792.9296       0.0000  timer0_a0
U0_CORE/u0_mcu/u_timer0/add_309       209.5632      0.0     209.5632       0.0000       0.0000  timer0_a0_DW01_inc_1
U0_CORE/u0_mcu/u_timer0/add_347       209.5632      0.0     209.5632       0.0000       0.0000  timer0_a0_DW01_inc_0
U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_timer0_a0_0
U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_timer0_a0_2
U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_timer0_a0_1
U0_CORE/u0_mcu/u_timer1              3363.3600      0.3    1089.2112    1738.5984       0.0000  timer1_a0
U0_CORE/u0_mcu/u_timer1/add_244       209.5632      0.0     209.5632       0.0000       0.0000  timer1_a0_DW01_inc_1
U0_CORE/u0_mcu/u_timer1/add_278       209.5632      0.0     209.5632       0.0000       0.0000  timer1_a0_DW01_inc_0
U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_timer1_a0_0
U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_timer1_a0_1
U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_timer1_a0_2
U0_CORE/u0_mcu/u_wakeupctrl           139.7088      0.0     139.7088       0.0000       0.0000  wakeupctrl_a0
U0_CORE/u0_mcu/u_watchdog            4817.3664      0.4    1790.3424    2444.9040       0.0000  watchdog_a0
U0_CORE/u0_mcu/u_watchdog/add_272     178.5168      0.0     178.5168       0.0000       0.0000  watchdog_a0_DW01_inc_1
U0_CORE/u0_mcu/u_watchdog/add_278     209.5632      0.0     209.5632       0.0000       0.0000  watchdog_a0_DW01_inc_0
U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_watchdog_a0_4
U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_watchdog_a0_3
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_watchdog_a0_2
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_watchdog_a0_1
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_watchdog_a0_0
U0_CORE/u0_mpb                       4067.0783      0.3    3717.8063     349.2720       0.0000  mpb_a0
U0_CORE/u0_pwm_0_                    1585.9536      0.1     460.5216     488.9808       0.0000  glpwm_a0_0
U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000  SNPS_CLOCK_GATE_HIGH_glpwm_a0_0
U0_CORE/u0_pwm_0_/u0_regpwm           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_0
U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_0
U0_CORE/u0_pwm_1_                    1585.9536      0.1     460.5216     488.9808       0.0000  glpwm_a0_1
U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000  SNPS_CLOCK_GATE_HIGH_glpwm_a0_1
U0_CORE/u0_pwm_1_/u0_regpwm           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_1
U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_1
U0_CORE/u0_regbank                  62778.4075      4.7    6033.3503    1629.9360       0.0000  regbank_a0
U0_CORE/u0_regbank/add_303            426.8880      0.0     426.8880       0.0000       0.0000  regbank_a0_DW01_inc_0
U0_CORE/u0_regbank/add_527            325.9872      0.0     325.9872       0.0000       0.0000  regbank_a0_DW01_add_0
U0_CORE/u0_regbank/clk_gate_rstcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_regbank_a0
U0_CORE/u0_regbank/srl_132          16195.8715      1.2   16195.8715       0.0000       0.0000  regbank_a0_DW_rightsh_1
U0_CORE/u0_regbank/u0_cc1_db          354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_12
U0_CORE/u0_regbank/u0_cc2_db          354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_11
U0_CORE/u0_regbank/u0_dmf_db          517.4400      0.0     129.3600     349.2720       0.0000  dbnc_WIDTH3_TIMEOUT5_0
U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_0
U0_CORE/u0_regbank/u0_ocp_db          517.4400      0.0     129.3600     349.2720       0.0000  dbnc_WIDTH3_TIMEOUT5_3
U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_3
U0_CORE/u0_regbank/u0_otpi_db         517.4400      0.0     129.3600     349.2720       0.0000  dbnc_WIDTH3_TIMEOUT5_4
U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_4
U0_CORE/u0_regbank/u0_otps_db         354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_13
U0_CORE/u0_regbank/u0_ovp_db          354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_10
U0_CORE/u0_regbank/u0_reg00           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_79
U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_79
U0_CORE/u0_regbank/u0_reg01           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_78
U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_78
U0_CORE/u0_regbank/u0_reg03           918.4560      0.1     320.8128       0.0000       0.0000  glsta_a0_6
U0_CORE/u0_regbank/u0_reg03/u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_WIDTH8_6
U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_6
U0_CORE/u0_regbank/u0_reg04           918.4560      0.1     320.8128       0.0000       0.0000  glsta_a0_5
U0_CORE/u0_regbank/u0_reg04/u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_WIDTH8_5
U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_5
U0_CORE/u0_regbank/u0_reg05           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_77
U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_77
U0_CORE/u0_regbank/u0_reg06           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_76
U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_76
U0_CORE/u0_regbank/u0_reg11           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_75
U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_75
U0_CORE/u0_regbank/u0_reg12           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_74
U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_74
U0_CORE/u0_regbank/u0_reg14           388.0800      0.0       0.0000     349.2720       0.0000  glreg_WIDTH5_2
U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_2
U0_CORE/u0_regbank/u0_reg15           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_73
U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_73
U0_CORE/u0_regbank/u0_reg18           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_72
U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_72
U0_CORE/u0_regbank/u0_reg19           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_71
U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_71
U0_CORE/u0_regbank/u0_reg20           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_70
U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_70
U0_CORE/u0_regbank/u0_reg21           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_69
U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_69
U0_CORE/u0_regbank/u0_reg25           457.9344      0.0       0.0000     419.1264       0.0000  glreg_6_00000018
U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_6_00000018
U0_CORE/u0_regbank/u0_reg26            90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_6
U0_CORE/u0_regbank/u0_reg27           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_68
U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_68
U0_CORE/u0_regbank/u0_reg28           918.4560      0.1     320.8128       0.0000       0.0000  glsta_a0_4
U0_CORE/u0_regbank/u0_reg28/u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_WIDTH8_4
U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_4
U0_CORE/u0_regbank/u0_reg31           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_67
U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_67
U0_CORE/u0_regbank/u0_reg8F           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_64
U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_64
U0_CORE/u0_regbank/u0_reg94           318.2256      0.0       0.0000     279.4176       0.0000  glreg_WIDTH4
U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH4
U0_CORE/u0_regbank/u0_regA1           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_63
U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_63
U0_CORE/u0_regbank/u0_regA2           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_62
U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_62
U0_CORE/u0_regbank/u0_regA3           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_61
U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_61
U0_CORE/u0_regbank/u0_regA4           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_60
U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_60
U0_CORE/u0_regbank/u0_regA5           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_59
U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_59
U0_CORE/u0_regbank/u0_regA6           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_58
U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_58
U0_CORE/u0_regbank/u0_regA7           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_57
U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_57
U0_CORE/u0_regbank/u0_regAB           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_56
U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_56
U0_CORE/u0_regbank/u0_regAC           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_00000028
U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000028
U0_CORE/u0_regbank/u0_regAE           918.4560      0.1     320.8128       0.0000       0.0000  glsta_a0_2
U0_CORE/u0_regbank/u0_regAE/u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_WIDTH8_2
U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_2
U0_CORE/u0_regbank/u0_regAF           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_55
U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_55
U0_CORE/u0_regbank/u0_regD1           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_00000001
U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000001
U0_CORE/u0_regbank/u0_regD3           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_00000011
U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000011
U0_CORE/u0_regbank/u0_regD4            90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_3
U0_CORE/u0_regbank/u0_regD5           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_000000f0
U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_000000f0
U0_CORE/u0_regbank/u0_regD6           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_00000098
U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000098
U0_CORE/u0_regbank/u0_regD7           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_00000032
U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000032
U0_CORE/u0_regbank/u0_regD9           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_66
U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_66
U0_CORE/u0_regbank/u0_regDE           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_65
U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_65
U0_CORE/u0_regbank/u0_regDF           918.4560      0.1     320.8128       0.0000       0.0000  glsta_a0_3
U0_CORE/u0_regbank/u0_regDF/u0        597.6432      0.0       0.0000     558.8352       0.0000  glreg_WIDTH8_3
U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_3
U0_CORE/u0_regbank/u0_regE3           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_54
U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_54
U0_CORE/u0_regbank/u0_regE4           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_00000004
U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_00000004
U0_CORE/u0_regbank/u0_regE5           597.6432      0.0       0.0000     558.8352       0.0000  glreg_8_0000001f
U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_8_0000001f
U0_CORE/u0_regbank/u0_regE6           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_53
U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_53
U0_CORE/u0_regbank/u0_regE7           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_52
U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_52
U0_CORE/u0_regbank/u0_regE8           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_51
U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_51
U0_CORE/u0_regbank/u0_regF5           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_50
U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_50
U0_CORE/u0_regbank/u0_regF6           597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_49
U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_49
U0_CORE/u0_regbank/u0_scp_db          354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_9
U0_CORE/u0_regbank/u0_uvp_db          517.4400      0.0     129.3600     349.2720       0.0000  dbnc_WIDTH3_TIMEOUT5_2
U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_2
U0_CORE/u0_regbank/u0_v5oc_db         354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_8
U0_CORE/u0_regbank/u1_ocp_db          659.7360      0.0     201.8016     419.1264       0.0000  dbnc_WIDTH4_TIMEOUT14_1
U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_1
U0_CORE/u0_regbank/u1_ovp_db          641.6256      0.0     183.6912     419.1264       0.0000  dbnc_a0_2
U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_a0_2
U0_CORE/u0_regbank/u1_reg26            90.5520      0.0      20.6976      69.8544       0.0000  glreg_1_1
U0_CORE/u0_regbank/u1_regD4            90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_4
U0_CORE/u0_regbank/u1_regE4           318.2256      0.0       0.0000     279.4176       0.0000  glreg_4_00000004
U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_4_00000004
U0_CORE/u0_regbank/u1_scp_db          517.4400      0.0     129.3600     349.2720       0.0000  dbnc_WIDTH3_TIMEOUT5_1
U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_1
U0_CORE/u0_regbank/u1_uvp_db          659.7360      0.0     201.8016     419.1264       0.0000  dbnc_WIDTH4_TIMEOUT14_0
U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_0
U0_CORE/u0_regbank/u2_ovp_db          659.7360      0.0     201.8016     419.1264       0.0000  dbnc_WIDTH4_TIMEOUT14_2
U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_2
U0_CORE/u0_regbank/u2_reg26           527.7888      0.0       0.0000     488.9808       0.0000  glreg_7_70
U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_7_70
U0_CORE/u0_regbank/u2_regD4            90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_5
U0_CORE/u0_regbank/u3_regD4           181.1040      0.0      41.3952     139.7088       0.0000  glreg_WIDTH2_2
U0_CORE/u0_regbank/u4_regD4           248.3712      0.0       0.0000     209.5632       0.0000  glreg_WIDTH3
U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH3
U0_CORE/u0_regx                     24609.4462      1.9    1562.6688    1575.6048       0.0000  regx_a0
U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg      38.8080     0.0      0.0000     38.8080      0.0000  SNPS_CLOCK_GATE_HIGH_regx_a0
U0_CORE/u0_regx/srl_66               8059.1278      0.6    8059.1278       0.0000       0.0000  regx_a0_DW_rightsh_0
U0_CORE/u0_regx/u0_dosc_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_6
U0_CORE/u0_regx/u0_iosc_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_5
U0_CORE/u0_regx/u0_rdet_db            641.6256      0.0     183.6912     419.1264       0.0000  dbnc_a0_0
U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_a0_0
U0_CORE/u0_regx/u0_reg04              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_18
U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_18
U0_CORE/u0_regx/u0_reg05              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_17
U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_17
U0_CORE/u0_regx/u0_reg07              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_16
U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_16
U0_CORE/u0_regx/u0_reg10               90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_2
U0_CORE/u0_regx/u0_reg12              457.9344      0.0       0.0000     419.1264       0.0000  glreg_6_00000002
U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_6_00000002
U0_CORE/u0_regx/u0_reg13              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_15
U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_15
U0_CORE/u0_regx/u0_reg15              457.9344      0.0       0.0000     419.1264       0.0000  glreg_WIDTH6_1
U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_1
U0_CORE/u0_regx/u0_reg17              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_14
U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_14
U0_CORE/u0_regx/u0_reg18              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_12
U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_12
U0_CORE/u0_regx/u0_reg19              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_11
U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_11
U0_CORE/u0_regx/u0_reg1A              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_10
U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_10
U0_CORE/u0_regx/u0_reg1B              527.7888      0.0       0.0000     488.9808       0.0000  glreg_WIDTH7_0
U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_0
U0_CORE/u0_regx/u0_reg1C              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_9
U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_9
U0_CORE/u0_regx/u0_reg1D              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_8
U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_8
U0_CORE/u0_regx/u0_reg1E              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_7
U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_7
U0_CORE/u0_regx/u0_sbov_db            641.6256      0.0     183.6912     419.1264       0.0000  dbnc_a0_1
U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_a0_1
U0_CORE/u0_regx/u0_tmp18              597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_13
U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_13
U0_CORE/u0_regx/u0_ts_db              354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_7
U0_CORE/u0_regx/u0_xana_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_4
U0_CORE/u0_regx/u1_reg15              457.9344      0.0       0.0000     419.1264       0.0000  glreg_WIDTH6_0
U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_0
U0_CORE/u0_regx/u1_reg1C               90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_1
U0_CORE/u0_regx/u1_xana_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_3
U0_CORE/u0_regx/u2_xana_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_2
U0_CORE/u0_regx/u3_xana_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_1
U0_CORE/u0_regx/u4_xana_db            354.4464      0.0      75.0288     279.4176       0.0000  dbnc_WIDTH2_TIMEOUT2_0
U0_CORE/u0_srambist                  4152.4560      0.3    1849.8480     884.8224       0.0000  srambist_a0
U0_CORE/u0_srambist/add_65            302.7024      0.0     302.7024       0.0000       0.0000  srambist_a0_DW01_inc_0
U0_CORE/u0_srambist/clk_gate_adr_reg      38.8080     0.0      0.0000     38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_srambist_a0
U0_CORE/u0_srambist/u0_bistctl        388.0800      0.0       0.0000     349.2720       0.0000  glreg_WIDTH5_1
U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_1
U0_CORE/u0_srambist/u0_bistdat        597.6432      0.0       0.0000     558.8352       0.0000  glreg_a0_6
U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_glreg_a0_6
U0_CORE/u0_srambist/u0_bistfault       90.5520      0.0      20.6976      69.8544       0.0000  glreg_WIDTH1_0
U0_CORE/u0_updphy                   56923.5737      4.3    2351.7647     628.6896       0.0000  updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
U0_CORE/u0_updphy/u0_phycrc          3632.4288      0.3    1855.0224    1738.5984       0.0000  phycrc_a0
U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phycrc_a0
U0_CORE/u0_updphy/u0_phyff          25121.7118      1.9    8605.0271   15158.4047       0.0000  phyff_DEPTH_NUM34_DEPTH_NBT6
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_0
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_25
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_24
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_23
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_22
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_21
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_20
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_19
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_18
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_17
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_16
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_34
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_15
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_14
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_13
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_12
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_11
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_10
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_9
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_8
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_7
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_6
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_33
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_5
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_4
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_3
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_2
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_32
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_31
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_30
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_29
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_28
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_27
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_26
U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_1
U0_CORE/u0_updphy/u0_phyidd          3337.4880      0.3     799.4448    1466.9424       0.0000  phyidd_a0
U0_CORE/u0_updphy/u0_phyidd/add_23     209.5632     0.0     209.5632       0.0000       0.0000  phyidd_a0_DW01_inc_0
U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyidd_a0_2
U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyidd_a0_0
U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyidd_a0_1
U0_CORE/u0_updphy/u0_phyidd/sub_24     372.5568     0.0     372.5568       0.0000       0.0000  phyidd_a0_DW01_sub_1
U0_CORE/u0_updphy/u0_phyidd/sub_47     372.5568     0.0     372.5568       0.0000       0.0000  phyidd_a0_DW01_sub_0
U0_CORE/u0_updphy/u0_phyrx          11401.7902      0.9    3722.9807    1684.2672       0.0000  phyrx_a0
U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_5
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_0
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_1
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_4
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_6
U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_3
U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_a0_2
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp    4656.9599     0.4   1785.1680   1358.2800      0.0000 phyrx_adp
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/add_385     209.5632     0.0    209.5632      0.0000      0.0000 phyrx_adp_DW01_inc_0
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_adp_0
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_adp_3
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_adp_2
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phyrx_adp_1
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/div_338    1148.7168     0.1   1148.7168      0.0000      0.0000 phyrx_adp_DW_div_tc_6
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db    1065.9264     0.1    605.4048    460.5216      0.0000 phyrx_db
U0_CORE/u0_updphy/u0_phytx           4188.6767      0.3    3350.4239     760.6368       0.0000  phytx_a0
U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phytx_a0_0
U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_phytx_a0_1
U0_CORE/u0_updphy/u0_sqlch_db         520.0272      0.0     131.9472     349.2720       0.0000  dbnc_WIDTH3
U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3
U0_CORE/u0_updphy/u0_updprl          5702.1887      0.4    2111.1552    1847.2608       0.0000  updprl_a0
U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_updprl_a0_1
U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_updprl_a0_4
U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_updprl_a0_2
U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_updprl_a0_3
U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_updprl_a0_0
U0_CORE/u0_updphy/u0_updprl/r328      209.5632      0.0     209.5632       0.0000       0.0000  updprl_a0_DW01_inc_0
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer    1340.1696     0.1    261.3072    706.3056      0.0000 PrlTimer_1112a0
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/add_25     333.7488     0.0    333.7488      0.0000      0.0000 PrlTimer_1112a0_DW01_inc_0
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg      38.8080     0.0      0.0000     38.8080      0.0000 SNPS_CLOCK_GATE_HIGH_PrlTimer_1112a0
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------------
Total                                                    214949.7465  208740.4700  899829.0234

1
report_timing -sort_by slack -max_paths 3  -nosplit -delay min -path end
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 3
        -sort_by slack
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:05 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
U0_SRAM/A[8] (MSL18B_1536X8_RW10TM4_16)     1.51 f     1.23        0.28
U0_SRAM/A[9] (MSL18B_1536X8_RW10TM4_16)     1.55 f     1.23        0.32
U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_1_/SIN (SDFFNQX1)     0.82 r     0.37     0.45

1
report_timing -sort_by slack -max_paths 10 -nosplit -delay max -path end
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 10
        -sort_by slack
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:05 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_/D (SDFFRQXL)    38.71 f    38.71     0.00
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_/D (SDFFRQXL)    38.71 f    38.71     0.00
U0_CORE/u0_ictlr/ck_n_reg_1_/D (SDFFNQXL)    18.55 f    18.59      0.04
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_/D (SDFFRQXL)    38.62 f    38.70     0.08
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_/D (SDFFRQXL)    38.62 f    38.70     0.08
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_/D (SDFFRQXL)    38.62 f    38.70     0.08
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_/D (SDFFRQXL)    38.58 f    38.70     0.12
U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQXL)    18.48 f    18.61      0.14
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_/D (SDFFRQXL)    38.31 f    38.70     0.39
U0_CORE/u0_ictlr/cs_n_reg/D (SDFFNQX1)    18.08 f    18.57         0.49

1
report_timing -sort_by slack -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
        -sort_by slack
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:05 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U23/Y (BUFXL)              0.45      35.94 f
  U0_CORE/u0_dacmux/u0_dac2sar/U21/Y (INVX1)              0.16      36.11 r
  U0_CORE/u0_dacmux/u0_dac2sar/U37/Y (NAND2XL)            0.29      36.40 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[7] (dac2sar_a0_DW01_add_1)
                                                          0.00      36.40 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U95/Y (NOR2X1)     0.35      36.75 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U94/Y (NOR2XL)     0.27      37.02 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U25/Y (AOI21X1)
                                                          0.34      37.36 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U101/Y (OAI21BBX1)
                                                          0.30      37.66 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U149/Y (AOI21X1)
                                                          0.39      38.05 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U135/Y (XNOR2X1)
                                                          0.24      38.29 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[9] (dac2sar_a0_DW01_add_1)
                                                          0.00      38.29 f
  U0_CORE/u0_dacmux/u0_dac2sar/U7/Y (MUX2X2)              0.42      38.71 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[8] (glreg_WIDTH10_2)
                                                          0.00      38.71 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_/D (SDFFRQXL)
                                                          0.00      38.71 f
  data arrival time                                                 38.71

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.79      38.71
  data required time                                                38.71
  --------------------------------------------------------------------------
  data required time                                                38.71
  data arrival time                                                -38.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U23/Y (BUFXL)              0.45      35.94 f
  U0_CORE/u0_dacmux/u0_dac2sar/U21/Y (INVX1)              0.16      36.11 r
  U0_CORE/u0_dacmux/u0_dac2sar/U37/Y (NAND2XL)            0.29      36.40 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[7] (dac2sar_a0_DW01_add_1)
                                                          0.00      36.40 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U95/Y (NOR2X1)     0.35      36.75 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U94/Y (NOR2XL)     0.27      37.02 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U25/Y (AOI21X1)
                                                          0.34      37.36 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U101/Y (OAI21BBX1)
                                                          0.30      37.66 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U147/Y (XNOR2XL)
                                                          0.57      38.23 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[8] (dac2sar_a0_DW01_add_1)
                                                          0.00      38.23 f
  U0_CORE/u0_dacmux/u0_dac2sar/U6/Y (MUX2X2)              0.47      38.71 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[7] (glreg_WIDTH10_2)
                                                          0.00      38.71 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_/D (SDFFRQXL)
                                                          0.00      38.71 f
  data arrival time                                                 38.71

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.79      38.71
  data required time                                                38.71
  --------------------------------------------------------------------------
  data required time                                                38.71
  data arrival time                                                -38.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_1_
            (falling edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.28      11.32 f
  U0_CORE/u0_mpb/U10/Y (AO21X1)                           0.69      12.02 f
  U0_CORE/u0_mpb/U5/Y (INVX1)                             0.17      12.18 r
  U0_CORE/u0_mpb/U85/Y (NAND21X1)                         0.16      12.34 f
  U0_CORE/u0_mpb/U292/Y (NAND43X1)                        0.64      12.98 f
  U0_CORE/u0_mpb/U291/Y (INVX1)                           0.14      13.12 r
  U0_CORE/u0_mpb/U173/Y (AOI21X1)                         0.13      13.25 f
  U0_CORE/u0_mpb/U6/Y (NOR2X1)                            0.25      13.50 r
  U0_CORE/u0_mpb/memack (mpb_a0)                          0.00      13.50 r
  U0_CORE/u0_mcu/memack (mcu51_a0)                        0.00      13.50 r
  U0_CORE/u0_mcu/u_cpu/memack (mcu51_cpu_a0)              0.00      13.50 r
  U0_CORE/u0_mcu/u_cpu/U823/Y (NAND21X1)                  0.33      13.83 r
  U0_CORE/u0_mcu/u_cpu/U12/Y (NAND4X2)                    0.35      14.18 f
  U0_CORE/u0_mcu/u_cpu/U11/Y (INVX3)                      0.27      14.44 r
  U0_CORE/u0_mcu/u_cpu/U226/Y (AND2X1)                    0.24      14.68 r
  U0_CORE/u0_mcu/u_cpu/sfrwe (mcu51_cpu_a0)               0.00      14.68 r
  U0_CORE/u0_mcu/U33/Y (NAND21XL)                         0.16      14.84 f
  U0_CORE/u0_mcu/U13/Y (INVX1)                            0.14      14.98 r
  U0_CORE/u0_mcu/U15/Y (AO21X1)                           0.38      15.36 r
  U0_CORE/u0_mcu/sfrwe (mcu51_a0)                         0.00      15.36 r
  U0_CORE/u0_regbank/sfr_w (regbank_a0)                   0.00      15.36 r
  U0_CORE/u0_regbank/U9/Y (INVX1)                         0.23      15.59 f
  U0_CORE/u0_regbank/U605/Y (NAND32X1)                    0.41      16.00 f
  U0_CORE/u0_regbank/U12/Y (INVX1)                        0.16      16.16 r
  U0_CORE/u0_regbank/U11/Y (NAND21X1)                     0.20      16.36 f
  U0_CORE/u0_regbank/U7/Y (INVX2)                         0.20      16.56 r
  U0_CORE/u0_regbank/U328/Y (NAND32X1)                    0.15      16.71 f
  U0_CORE/u0_regbank/U18/Y (INVXL)                        0.22      16.93 r
  U0_CORE/u0_regbank/U50/Y (AND3X1)                       0.32      17.25 r
  U0_CORE/u0_regbank/ps_pwrdn (regbank_a0)                0.00      17.25 r
  U0_CORE/U5/Y (AND2X1)                                   0.27      17.52 r
  U0_CORE/u0_ictlr/pwrdn_rst (ictlr_a0)                   0.00      17.52 r
  U0_CORE/u0_ictlr/U25/Y (NAND21X1)                       0.29      17.81 r
  U0_CORE/u0_ictlr/U85/Y (INVX1)                          0.35      18.16 f
  U0_CORE/u0_ictlr/U5/Y (NOR21XL)                         0.39      18.55 f
  U0_CORE/u0_ictlr/ck_n_reg_1_/D (SDFFNQXL)               0.00      18.55 f
  data arrival time                                                 18.55

  clock MCLK (fall edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.50      19.50
  U0_CORE/u0_ictlr/ck_n_reg_1_/XC (SDFFNQXL)              0.00      19.50 f
  library setup time                                     -0.91      18.59
  data required time                                                18.59
  --------------------------------------------------------------------------
  data required time                                                18.59
  data arrival time                                                -18.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U22/Y (INVX2)              0.20      35.69 r
  U0_CORE/u0_dacmux/u0_dac2sar/U28/Y (NAND2XL)            0.28      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[0] (dac2sar_a0_DW01_add_1)
                                                          0.00      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U132/Y (NAND2X1)
                                                          0.26      36.23 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U105/Y (AOI21BBX1)
                                                          0.48      36.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U122/Y (OAI21X1)
                                                          0.47      37.18 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U88/Y (AO21X1)     0.60      37.78 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U119/Y (XOR2XL)
                                                          0.34      38.12 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[6] (dac2sar_a0_DW01_add_1)
                                                          0.00      38.12 f
  U0_CORE/u0_dacmux/u0_dac2sar/U12/Y (MUX2X1)             0.50      38.62 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[5] (glreg_WIDTH10_2)
                                                          0.00      38.62 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_/D (SDFFRQXL)
                                                          0.00      38.62 f
  data arrival time                                                 38.62

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.80      38.70
  data required time                                                38.70
  --------------------------------------------------------------------------
  data required time                                                38.70
  data arrival time                                                -38.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U22/Y (INVX2)              0.20      35.69 r
  U0_CORE/u0_dacmux/u0_dac2sar/U28/Y (NAND2XL)            0.28      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[0] (dac2sar_a0_DW01_add_1)
                                                          0.00      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U132/Y (NAND2X1)
                                                          0.26      36.23 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U105/Y (AOI21BBX1)
                                                          0.48      36.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U122/Y (OAI21X1)
                                                          0.47      37.18 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U90/Y (AO21X1)     0.60      37.78 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U117/Y (XOR2XL)
                                                          0.34      38.12 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[7] (dac2sar_a0_DW01_add_1)
                                                          0.00      38.12 f
  U0_CORE/u0_dacmux/u0_dac2sar/U13/Y (MUX2X1)             0.50      38.62 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[6] (glreg_WIDTH10_2)
                                                          0.00      38.62 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_/D (SDFFRQXL)
                                                          0.00      38.62 f
  data arrival time                                                 38.62

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.80      38.70
  data required time                                                38.70
  --------------------------------------------------------------------------
  data required time                                                38.70
  data arrival time                                                -38.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U22/Y (INVX2)              0.20      35.69 r
  U0_CORE/u0_dacmux/u0_dac2sar/U28/Y (NAND2XL)            0.28      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[0] (dac2sar_a0_DW01_add_1)
                                                          0.00      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U132/Y (NAND2X1)
                                                          0.26      36.23 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U105/Y (AOI21BBX1)
                                                          0.48      36.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U122/Y (OAI21X1)
                                                          0.47      37.18 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U89/Y (AO21X1)     0.60      37.78 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U118/Y (XOR2XL)
                                                          0.34      38.12 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[5] (dac2sar_a0_DW01_add_1)
                                                          0.00      38.12 f
  U0_CORE/u0_dacmux/u0_dac2sar/U14/Y (MUX2X1)             0.50      38.62 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[4] (glreg_WIDTH10_2)
                                                          0.00      38.62 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_/D (SDFFRQXL)
                                                          0.00      38.62 f
  data arrival time                                                 38.62

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.80      38.70
  data required time                                                38.70
  --------------------------------------------------------------------------
  data required time                                                38.70
  data arrival time                                                -38.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U23/Y (BUFXL)              0.45      35.94 f
  U0_CORE/u0_dacmux/u0_dac2sar/U21/Y (INVX1)              0.16      36.11 r
  U0_CORE/u0_dacmux/u0_dac2sar/U37/Y (NAND2XL)            0.29      36.40 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[7] (dac2sar_a0_DW01_add_1)
                                                          0.00      36.40 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U95/Y (NOR2X1)     0.35      36.75 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U94/Y (NOR2XL)     0.27      37.02 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U25/Y (AOI21X1)
                                                          0.34      37.36 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U101/Y (OAI21BBX1)
                                                          0.30      37.66 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U148/Y (AOI21XL)
                                                          0.32      37.98 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U151/Y (INVXL)     0.17      38.14 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[10] (dac2sar_a0_DW01_add_1)
                                                          0.00      38.14 f
  U0_CORE/u0_dacmux/u0_dac2sar/U15/Y (MUX2X1)             0.44      38.58 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[9] (glreg_WIDTH10_2)
                                                          0.00      38.58 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_/D (SDFFRQXL)
                                                          0.00      38.58 f
  data arrival time                                                 38.58

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.80      38.70
  data required time                                                38.70
  --------------------------------------------------------------------------
  data required time                                                38.70
  data arrival time                                                -38.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
            (falling edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.28      11.32 f
  U0_CORE/u0_mpb/U10/Y (AO21X1)                           0.69      12.02 f
  U0_CORE/u0_mpb/U5/Y (INVX1)                             0.17      12.18 r
  U0_CORE/u0_mpb/U85/Y (NAND21X1)                         0.16      12.34 f
  U0_CORE/u0_mpb/U292/Y (NAND43X1)                        0.64      12.98 f
  U0_CORE/u0_mpb/U291/Y (INVX1)                           0.14      13.12 r
  U0_CORE/u0_mpb/U173/Y (AOI21X1)                         0.13      13.25 f
  U0_CORE/u0_mpb/U6/Y (NOR2X1)                            0.25      13.50 r
  U0_CORE/u0_mpb/memack (mpb_a0)                          0.00      13.50 r
  U0_CORE/u0_mcu/memack (mcu51_a0)                        0.00      13.50 r
  U0_CORE/u0_mcu/u_cpu/memack (mcu51_cpu_a0)              0.00      13.50 r
  U0_CORE/u0_mcu/u_cpu/U823/Y (NAND21X1)                  0.33      13.83 r
  U0_CORE/u0_mcu/u_cpu/U12/Y (NAND4X2)                    0.35      14.18 f
  U0_CORE/u0_mcu/u_cpu/U11/Y (INVX3)                      0.27      14.44 r
  U0_CORE/u0_mcu/u_cpu/U226/Y (AND2X1)                    0.24      14.68 r
  U0_CORE/u0_mcu/u_cpu/sfrwe (mcu51_cpu_a0)               0.00      14.68 r
  U0_CORE/u0_mcu/U33/Y (NAND21XL)                         0.16      14.84 f
  U0_CORE/u0_mcu/U13/Y (INVX1)                            0.14      14.98 r
  U0_CORE/u0_mcu/U15/Y (AO21X1)                           0.38      15.36 r
  U0_CORE/u0_mcu/sfrwe (mcu51_a0)                         0.00      15.36 r
  U0_CORE/u0_regbank/sfr_w (regbank_a0)                   0.00      15.36 r
  U0_CORE/u0_regbank/U9/Y (INVX1)                         0.23      15.59 f
  U0_CORE/u0_regbank/U605/Y (NAND32X1)                    0.41      16.00 f
  U0_CORE/u0_regbank/U12/Y (INVX1)                        0.16      16.16 r
  U0_CORE/u0_regbank/U11/Y (NAND21X1)                     0.20      16.36 f
  U0_CORE/u0_regbank/U7/Y (INVX2)                         0.20      16.56 r
  U0_CORE/u0_regbank/U328/Y (NAND32X1)                    0.15      16.71 f
  U0_CORE/u0_regbank/U18/Y (INVXL)                        0.22      16.93 r
  U0_CORE/u0_regbank/U50/Y (AND3X1)                       0.32      17.25 r
  U0_CORE/u0_regbank/ps_pwrdn (regbank_a0)                0.00      17.25 r
  U0_CORE/U5/Y (AND2X1)                                   0.27      17.52 r
  U0_CORE/u0_ictlr/pwrdn_rst (ictlr_a0)                   0.00      17.52 r
  U0_CORE/u0_ictlr/U25/Y (NAND21X1)                       0.29      17.81 r
  U0_CORE/u0_ictlr/U85/Y (INVX1)                          0.35      18.16 f
  U0_CORE/u0_ictlr/U41/Y (AND2X1)                         0.32      18.48 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQXL)               0.00      18.48 f
  data arrival time                                                 18.48

  clock MCLK (fall edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.50      19.50
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQXL)              0.00      19.50 f
  library setup time                                     -0.89      18.61
  data required time                                                18.61
  --------------------------------------------------------------------------
  data required time                                                18.61
  data arrival time                                                -18.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.24      11.29 r
  U0_CORE/u0_mpb/U8/Y (NAND21X1)                          0.34      11.63 r
  U0_CORE/u0_mpb/U9/Y (INVX1)                             0.20      11.83 f
  U0_CORE/u0_mpb/esfrm_oe (mpb_a0)                        0.00      11.83 f
  U0_CORE/u0_mcu/esfrm_oe (mcu51_a0)                      0.00      11.83 f
  U0_CORE/u0_mcu/U16/Y (NAND21X1)                         0.33      12.16 f
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.23      12.38 r
  U0_CORE/u0_mcu/U4/Y (MUX2IX2)                           0.28      12.67 r
  U0_CORE/u0_mcu/U117/Y (BUFX3)                           0.25      12.92 r
  U0_CORE/u0_mcu/U20/Y (INVX1)                            0.37      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/sfraddr[0] (sfrmux_a0)          0.00      13.29 f
  U0_CORE/u0_mcu/u_sfrmux/U257/Y (INVX1)                  0.22      13.51 r
  U0_CORE/u0_mcu/u_sfrmux/U86/Y (NAND32XL)                0.44      13.95 r
  U0_CORE/u0_mcu/u_sfrmux/U128/Y (INVX1)                  0.28      14.23 f
  U0_CORE/u0_mcu/u_sfrmux/U122/Y (NAND3X1)                0.22      14.45 r
  U0_CORE/u0_mcu/u_sfrmux/U38/Y (INVX1)                   0.34      14.79 f
  U0_CORE/u0_mcu/u_sfrmux/U309/Y (NOR5X1)                 0.71      15.50 r
  U0_CORE/u0_mcu/u_sfrmux/U29/Y (NAND6XL)                 0.53      16.04 f
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (NAND43X1)               0.51      16.55 f
  U0_CORE/u0_mcu/u_sfrmux/U344/Y (INVX2)                  0.13      16.68 r
  U0_CORE/u0_mcu/u_sfrmux/U342/Y (NAND21X2)               0.13      16.81 f
  U0_CORE/u0_mcu/u_sfrmux/U65/Y (INVX3)                   0.13      16.94 r
  U0_CORE/u0_mcu/u_sfrmux/U7/Y (NAND2X1)                  0.14      17.08 f
  U0_CORE/u0_mcu/u_sfrmux/U63/Y (AND3X2)                  0.30      17.38 f
  U0_CORE/u0_mcu/u_sfrmux/U351/Y (AND4X1)                 0.26      17.65 f
  U0_CORE/u0_mcu/u_sfrmux/U27/Y (NAND6XL)                 0.55      18.20 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[4] (sfrmux_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[4] (mcu51_cpu_a0)         0.00      18.20 r
  U0_CORE/u0_mcu/u_cpu/U30/Y (INVX1)                      0.21      18.41 f
  U0_CORE/u0_mcu/u_cpu/U18/Y (OAI222X1)                   0.77      19.18 r
  U0_CORE/u0_mcu/u_cpu/U2958/Y (AO2222X1)                 0.45      19.63 r
  U0_CORE/u0_mcu/u_cpu/U19/Y (MUX2IX1)                    0.26      19.89 f
  U0_CORE/u0_mcu/u_cpu/U24/Y (NAND21X1)                   0.18      20.07 r
  U0_CORE/u0_mcu/u_cpu/U23/Y (NAND32X1)                   0.15      20.22 f
  U0_CORE/u0_mcu/u_cpu/U28/Y (NAND32X1)                   0.15      20.37 r
  U0_CORE/u0_mcu/u_cpu/U27/Y (INVX2)                      0.14      20.51 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (NOR21X1)                   0.23      20.74 f
  U0_CORE/u0_mcu/u_cpu/U2957/Y (NAND42X1)                 0.46      21.20 f
  U0_CORE/u0_mcu/u_cpu/U20/Y (NAND21X1)                   0.15      21.36 r
  U0_CORE/u0_mcu/u_cpu/U32/Y (NAND31X1)                   0.16      21.52 f
  U0_CORE/u0_mcu/u_cpu/U39/Y (MUX2X1)                     0.57      22.09 f
  U0_CORE/u0_mcu/u_cpu/U1760/Y (MUX2IX1)                  0.31      22.40 r
  U0_CORE/u0_mcu/u_cpu/U1758/Y (NOR32XL)                  0.54      22.94 r
  U0_CORE/u0_mcu/u_cpu/U219/Y (NAND2X1)                   0.24      23.19 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (NAND21X1)                  0.18      23.37 r
  U0_CORE/u0_mcu/u_cpu/U29/Y (INVX1)                      0.20      23.56 f
  U0_CORE/u0_mcu/u_cpu/U14/Y (NAND2X2)                    0.19      23.75 r
  U0_CORE/u0_mcu/u_cpu/U13/Y (AND2X4)                     0.38      24.14 r
  U0_CORE/u0_mcu/u_cpu/U34/Y (MUX2X1)                     0.46      24.60 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.60 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.60 f
  U0_CORE/U7/Y (BUFX3)                                    0.28      24.87 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      24.87 f
  U0_CORE/u0_mpb/U306/Y (AOI222XL)                        0.75      25.62 r
  U0_CORE/u0_mpb/U309/Y (OAI2B11X4)                       0.83      26.46 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.46 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.46 f
  U0_CORE/u0_regx/U7/Y (INVX2)                            0.12      26.58 r
  U0_CORE/u0_regx/U167/Y (NAND21X1)                       0.26      26.84 r
  U0_CORE/u0_regx/U18/Y (INVX1)                           0.18      27.02 f
  U0_CORE/u0_regx/U17/Y (NAND21X1)                        0.15      27.17 r
  U0_CORE/u0_regx/U10/Y (INVX1)                           0.15      27.32 f
  U0_CORE/u0_regx/U101/Y (AND2XL)                         0.38      27.70 f
  U0_CORE/u0_regx/regx_wrdac[8] (regx_a0)                 0.00      27.70 f
  U0_CORE/U24/Y (OR2X2)                                   0.43      28.12 f
  U0_CORE/U4/Y (NOR8X1)                                   0.47      28.59 r
  U0_CORE/U45/Y (INVX1)                                   0.19      28.79 f
  U0_CORE/U137/Y (MUX2X2)                                 0.42      29.21 f
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.21 f
  U0_CORE/u0_dacmux/U95/Y (NOR2X2)                        0.25      29.46 r
  U0_CORE/u0_dacmux/U22/Y (AO21X4)                        0.34      29.80 r
  U0_CORE/u0_dacmux/U21/Y (NAND32X2)                      0.11      29.91 f
  U0_CORE/u0_dacmux/U30/Y (INVX2)                         0.09      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.00 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (INVX1)                 0.13      30.14 f
  U0_CORE/u0_dacmux/u0_shmux/U4/Y (NAND21X1)              0.17      30.31 r
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (INVX3)                 0.13      30.44 f
  U0_CORE/u0_dacmux/u0_shmux/U809/Y (NAND21X4)            0.12      30.56 r
  U0_CORE/u0_dacmux/u0_shmux/U73/Y (INVX4)                0.12      30.68 f
  U0_CORE/u0_dacmux/u0_shmux/U36/Y (NAND32X1)             0.20      30.88 r
  U0_CORE/u0_dacmux/u0_shmux/U376/Y (OA222X1)             0.80      31.69 r
  U0_CORE/u0_dacmux/u0_shmux/U374/Y (OAI211X1)            0.47      32.16 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      32.16 f
  U0_CORE/u0_dacmux/U23/Y (NAND21XL)                      0.34      32.49 r
  U0_CORE/u0_dacmux/U29/Y (INVX1)                         0.40      32.89 f
  U0_CORE/u0_dacmux/U774/Y (AO2222X1)                     0.61      33.50 f
  U0_CORE/u0_dacmux/U764/Y (MUX2IX1)                      0.26      33.76 r
  U0_CORE/u0_dacmux/U763/Y (AOI21AX1)                     0.38      34.14 r
  U0_CORE/u0_dacmux/U767/Y (NOR2XL)                       0.19      34.33 f
  U0_CORE/u0_dacmux/U762/Y (MUX2X2)                       0.47      34.80 f
  U0_CORE/u0_dacmux/U73/Y (AO21X4)                        0.68      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U22/Y (INVX2)              0.20      35.69 r
  U0_CORE/u0_dacmux/u0_dac2sar/U28/Y (NAND2XL)            0.28      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[0] (dac2sar_a0_DW01_add_1)
                                                          0.00      35.97 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U132/Y (NAND2X1)
                                                          0.26      36.23 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U105/Y (AOI21BBX1)
                                                          0.48      36.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U122/Y (OAI21X1)
                                                          0.47      37.18 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U140/Y (XNOR2XL)
                                                          0.62      37.80 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[4] (dac2sar_a0_DW01_add_1)
                                                          0.00      37.80 f
  U0_CORE/u0_dacmux/u0_dac2sar/U50/Y (MUX2X1)             0.52      38.31 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[3] (glreg_WIDTH10_2)
                                                          0.00      38.31 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_/D (SDFFRQXL)
                                                          0.00      38.31 f
  data arrival time                                                 38.31

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_/C (SDFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.80      38.70
  data required time                                                38.70
  --------------------------------------------------------------------------
  data required time                                                38.70
  data arrival time                                                -38.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/cs_n_reg
            (falling edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/C (SDFFQXX2)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_/Q (SDFFQXX2)
                                                          0.81       0.81 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U12/Y (NAND2X1)
                                                          0.19       1.00 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND2X2)
                                                          0.17       1.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U6/Y (INVX2)     0.11       1.28 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U5/Y (NAND2X1)
                                                          0.11       1.39 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U4/Y (NAND2X1)
                                                          0.17       1.56 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U42/Y (MAJ3X1)
                                                          0.48       2.04 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U46/Y (XOR2X1)
                                                          0.45       2.48 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U10/Y (NAND21X1)
                                                          0.37       2.86 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U18/Y (NAND2X1)
                                                          0.17       3.03 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U15/Y (XNOR2X1)
                                                          0.33       3.36 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U47/Y (NAND31X1)
                                                          0.39       3.76 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U48/Y (NAND21X2)
                                                          0.15       3.91 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U55/Y (MUX2IX4)
                                                          0.21       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/golo (phyrx_db)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/golo (phyrx_adp)
                                                          0.00       4.12 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (INVXL)
                                                          0.21       4.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U7/Y (MUX2X1)
                                                          0.50       4.82 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U164/Y (MUX2BX2)
                                                          0.57       5.40 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U8/Y (NAND21X1)
                                                          0.19       5.59 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U161/Y (OA21X1)
                                                          0.45       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cctrans (phyrx_adp)
                                                          0.00       6.04 r
  U0_CORE/u0_updphy/u0_phyrx/U314/Y (NAND43X2)            0.22       6.26 f
  U0_CORE/u0_updphy/u0_phyrx/U331/Y (INVX3)               0.19       6.45 r
  U0_CORE/u0_updphy/u0_phyrx/U5/Y (NAND21X2)              0.13       6.58 f
  U0_CORE/u0_updphy/u0_phyrx/U7/Y (AOI21BBXL)             0.46       7.03 f
  U0_CORE/u0_updphy/u0_phyrx/U16/Y (NAND21X1)             0.17       7.20 r
  U0_CORE/u0_updphy/u0_phyrx/U15/Y (NAND21X1)             0.16       7.36 f
  U0_CORE/u0_updphy/u0_phyrx/U19/Y (NAND21X2)             0.20       7.56 r
  U0_CORE/u0_updphy/u0_phyrx/U318/Y (NAND21X2)            0.14       7.70 f
  U0_CORE/u0_updphy/u0_phyrx/U75/Y (INVX2)                0.10       7.79 r
  U0_CORE/u0_updphy/u0_phyrx/U311/Y (OAI211X1)            0.31       8.10 f
  U0_CORE/u0_updphy/u0_phyrx/U336/Y (AO21X4)              0.72       8.82 f
  U0_CORE/u0_updphy/u0_phyrx/U10/Y (NOR2X1)               0.27       9.09 r
  U0_CORE/u0_updphy/u0_phyrx/U332/Y (NAND21X1)            0.33       9.42 r
  U0_CORE/u0_updphy/u0_phyrx/U195/Y (OAI21BBX1)           0.33       9.75 r
  U0_CORE/u0_updphy/u0_phyrx/prx_fifopsh (phyrx_a0)       0.00       9.75 r
  U0_CORE/u0_updphy/U53/Y (AND2X2)                        0.32      10.07 r
  U0_CORE/u0_updphy/u0_updprl/prx_fifopsh (updprl_a0)     0.00      10.07 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (AND3X4)              0.47      10.54 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0w (updprl_a0)      0.00      10.54 r
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.54 r
  U0_CORE/u0_mpb/i_wr[1] (mpb_a0)                         0.00      10.54 r
  U0_CORE/u0_mpb/U61/Y (NAND21X2)                         0.35      10.89 r
  U0_CORE/u0_mpb/U60/Y (INVX4)                            0.15      11.04 f
  U0_CORE/u0_mpb/U293/Y (MUX2IX2)                         0.28      11.32 f
  U0_CORE/u0_mpb/U10/Y (AO21X1)                           0.69      12.02 f
  U0_CORE/u0_mpb/U5/Y (INVX1)                             0.17      12.18 r
  U0_CORE/u0_mpb/U85/Y (NAND21X1)                         0.16      12.34 f
  U0_CORE/u0_mpb/U292/Y (NAND43X1)                        0.64      12.98 f
  U0_CORE/u0_mpb/U291/Y (INVX1)                           0.14      13.12 r
  U0_CORE/u0_mpb/U173/Y (AOI21X1)                         0.13      13.25 f
  U0_CORE/u0_mpb/U6/Y (NOR2X1)                            0.25      13.50 r
  U0_CORE/u0_mpb/memack (mpb_a0)                          0.00      13.50 r
  U0_CORE/u0_mcu/memack (mcu51_a0)                        0.00      13.50 r
  U0_CORE/u0_mcu/u_cpu/memack (mcu51_cpu_a0)              0.00      13.50 r
  U0_CORE/u0_mcu/u_cpu/U823/Y (NAND21X1)                  0.33      13.83 r
  U0_CORE/u0_mcu/u_cpu/U12/Y (NAND4X2)                    0.35      14.18 f
  U0_CORE/u0_mcu/u_cpu/U11/Y (INVX3)                      0.27      14.44 r
  U0_CORE/u0_mcu/u_cpu/U226/Y (AND2X1)                    0.24      14.68 r
  U0_CORE/u0_mcu/u_cpu/sfrwe (mcu51_cpu_a0)               0.00      14.68 r
  U0_CORE/u0_mcu/U33/Y (NAND21XL)                         0.16      14.84 f
  U0_CORE/u0_mcu/U13/Y (INVX1)                            0.14      14.98 r
  U0_CORE/u0_mcu/U15/Y (AO21X1)                           0.38      15.36 r
  U0_CORE/u0_mcu/sfrwe (mcu51_a0)                         0.00      15.36 r
  U0_CORE/u0_regbank/sfr_w (regbank_a0)                   0.00      15.36 r
  U0_CORE/u0_regbank/U9/Y (INVX1)                         0.23      15.59 f
  U0_CORE/u0_regbank/U605/Y (NAND32X1)                    0.41      16.00 f
  U0_CORE/u0_regbank/U12/Y (INVX1)                        0.16      16.16 r
  U0_CORE/u0_regbank/U11/Y (NAND21X1)                     0.20      16.36 f
  U0_CORE/u0_regbank/U7/Y (INVX2)                         0.20      16.56 r
  U0_CORE/u0_regbank/U328/Y (NAND32X1)                    0.15      16.71 f
  U0_CORE/u0_regbank/U18/Y (INVXL)                        0.22      16.93 r
  U0_CORE/u0_regbank/U50/Y (AND3X1)                       0.32      17.25 r
  U0_CORE/u0_regbank/ps_pwrdn (regbank_a0)                0.00      17.25 r
  U0_CORE/U5/Y (AND2X1)                                   0.27      17.52 r
  U0_CORE/u0_ictlr/pwrdn_rst (ictlr_a0)                   0.00      17.52 r
  U0_CORE/u0_ictlr/U4/Y (NAND21X1)                        0.41      17.92 r
  U0_CORE/u0_ictlr/U1134/Y (AOI31XL)                      0.16      18.08 f
  U0_CORE/u0_ictlr/cs_n_reg/D (SDFFNQX1)                  0.00      18.08 f
  data arrival time                                                 18.08

  clock MCLK (fall edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.50      19.50
  U0_CORE/u0_ictlr/cs_n_reg/XC (SDFFNQX1)                 0.00      19.50 f
  library setup time                                     -0.93      18.57
  data required time                                                18.57
  --------------------------------------------------------------------------
  data required time                                                18.57
  data arrival time                                                -18.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


1
report_constraint -all_violators -verbose
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:05 2023
****************************************

This design has no violated constraints.

1
set_clock_gate_ideal
U0_CORE/clk_gate_d_dodat_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_srambist/clk_gate_adr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_i2cslv/clk_gate_adcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/clk_gate_rstcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_adr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_ptr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_adr_p_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_a_bit_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg/latch/ECK
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
set_clock_network_cell_ideal
 
****************************************
Report : clocks
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:05 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLK             40.00   {0 20}                        {U0_ANALOG_TOP/OSC_O}
MCLK            40.00   {0 20}              G         {U0_CORE/U0_CLK_MUX/Y}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
MCLK          U0_ANALOG_TOP/OSC_O
                             {U0_CORE/U0_CLK_MUX/Y}
                                            CLK            divide_by(1)
--------------------------------------------------------------------------------
U0_CORE/U0_CLK_MUX/Y
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
#---------- reconnect ----------
#  set TDGO_cell [ get_cells -hier -filter {@full_name=~*control_observe_register*} ]
set TDGO_cell [ get_cells U0_CORE/* -filter {@full_name=~*control_observe_register*} ]
foreach_in_collection cell $TDGO_cell {
      re_connect_pin2net [ get_pins -of ${cell} -filter full_name=~*CP ]                          [ get_nets -of U0_CORE/d_dodat_reg[0]/CP ]
   }
reg_summary

register summary:
--------
3248	flip-flop
4	latch
3236	-	-	clock-leaf
	0	-	CLK
		0	rise
		0	fall
	3235	-	MCLK
		3209	rise
		26	fall

-	non-leaf register:
	--------
	U0_CORE/r_lt_gpi_reg_1_
	U0_CORE/r_lt_gpi_reg_0_
	U0_CORE/r_lt_gpi_reg_2_
	U0_CORE/r_lt_gpi_reg_3_
	U0_CORE/u0_regx/lt_aswk_reg_0_
	U0_CORE/u0_regx/lt_aswk_reg_1_
	U0_CORE/u0_regx/lt_aswk_reg_2_
	U0_CORE/u0_regx/lt_aswk_reg_3_
	U0_CORE/u0_regx/lt_aswk_reg_4_
	U0_CORE/u0_regx/lt_aswk_reg_5_
	U0_CORE/u0_regx/lt_drp_reg
	U0_CODE_1_
	U0_CODE_0_
13

-	non-ff-leaf pin:
	--------
	U0_CORE/U0_CLK_MUX/Y
	U0_SRAM/CK

-	non-clock-leaf pin:
	--------
1
icg_summary true

clock-gated summary:
--------
340	clock-gating cell
2765	clock-gated
483	non-gated register:
	--------
	U0_CORE/r_lt_gpi_reg_1_
	U0_CORE/r_lt_gpi_reg_0_
	U0_CORE/r_lt_gpi_reg_2_
	U0_CORE/r_lt_gpi_reg_3_
	U0_CORE/u0_divclk/div8_reg_2_
	U0_CORE/u0_divclk/div500k_5_reg_2_
	U0_CORE/u0_divclk/div50k_100_reg_0_
	U0_CORE/u0_divclk/div50k_100_reg_2_
	U0_CORE/u0_divclk/div50k_100_reg_1_
	U0_CORE/u0_divclk/div8_reg_0_
	U0_CORE/u0_divclk/div500k_5_reg_1_
	U0_CORE/u0_divclk/div8_reg_1_
	U0_CORE/u0_divclk/div500k_5_reg_0_
	U0_CORE/u0_divclk/div50k_100_reg_3_
	U0_CORE/u0_divclk/div50k_100_reg_4_
	U0_CORE/u0_divclk/div50k_100_reg_5_
	U0_CORE/u0_divclk/div50k_100_reg_6_
	U0_CORE/u0_divclk/div100k_2_reg
	U0_CORE/u0_divclk/div1p5m_3_reg_0_
	U0_CORE/u0_divclk/div1p5m_3_reg_1_
	U0_CORE/u0_srambist/rw_sta_reg_0_
	U0_CORE/u0_srambist/rw_sta_reg_1_
	U0_CORE/u0_srambist/bistctl_re_reg
	U0_CORE/u0_srambist/r_bistfault_reg
	U0_CORE/u0_srambist/busy_dly_reg
	U0_CORE/u0_srambist/u0_bistfault/mem_reg_0_
	U0_CORE/u0_regx/lt_aswk_reg_0_
	U0_CORE/u0_regx/lt_aswk_reg_1_
	U0_CORE/u0_regx/lt_aswk_reg_2_
	U0_CORE/u0_regx/lt_aswk_reg_3_
	U0_CORE/u0_regx/lt_aswk_reg_4_
	U0_CORE/u0_regx/lt_aswk_reg_5_
	U0_CORE/u0_regx/lt_drp_reg
	U0_CORE/u0_regx/d_regx_addr_reg_5_
	U0_CORE/u0_regx/d_regx_addr_reg_6_
	U0_CORE/u0_regx/d_regx_addr_reg_0_
	U0_CORE/u0_regx/d_regx_addr_reg_1_
	U0_CORE/u0_regx/d_regx_addr_reg_3_
	U0_CORE/u0_regx/d_regx_addr_reg_2_
	U0_CORE/u0_regx/d_lt_aswk_reg_1_
	U0_CORE/u0_regx/d_lt_aswk_reg_2_
	U0_CORE/u0_regx/d_lt_aswk_reg_3_
	U0_CORE/u0_regx/d_lt_aswk_reg_4_
	U0_CORE/u0_regx/d_lt_aswk_reg_5_
	U0_CORE/u0_regx/d_di_tst_reg
	U0_CORE/u0_regx/d_regx_addr_reg_4_
	U0_CORE/u0_regx/d_lt_aswk_reg_0_
	U0_CORE/u0_regx/d_lt_drp_reg
	U0_CORE/u0_regx/d_we16_reg
	U0_CORE/u0_regx/u0_rdet_db/d_org_reg_0_
	U0_CORE/u0_regx/u0_sbov_db/d_org_reg_0_
	U0_CORE/u0_regx/u4_xana_db/d_org_reg_1_
	U0_CORE/u0_regx/u4_xana_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u4_xana_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u4_xana_db/d_org_reg_0_
	U0_CORE/u0_regx/u3_xana_db/d_org_reg_1_
	U0_CORE/u0_regx/u3_xana_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u3_xana_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u3_xana_db/d_org_reg_0_
	U0_CORE/u0_regx/u2_xana_db/d_org_reg_1_
	U0_CORE/u0_regx/u2_xana_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u2_xana_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u2_xana_db/d_org_reg_0_
	U0_CORE/u0_regx/u1_xana_db/d_org_reg_1_
	U0_CORE/u0_regx/u1_xana_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u1_xana_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u1_xana_db/d_org_reg_0_
	U0_CORE/u0_regx/u0_xana_db/d_org_reg_1_
	U0_CORE/u0_regx/u0_xana_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u0_xana_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u0_xana_db/d_org_reg_0_
	U0_CORE/u0_regx/u0_iosc_db/d_org_reg_1_
	U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u0_iosc_db/d_org_reg_0_
	U0_CORE/u0_regx/u0_dosc_db/d_org_reg_1_
	U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u0_dosc_db/d_org_reg_0_
	U0_CORE/u0_regx/u1_reg1C/mem_reg_0_
	U0_CORE/u0_regx/u0_ts_db/d_org_reg_1_
	U0_CORE/u0_regx/u0_ts_db/db_cnt_reg_0_
	U0_CORE/u0_regx/u0_ts_db/db_cnt_reg_1_
	U0_CORE/u0_regx/u0_ts_db/d_org_reg_0_
	U0_CORE/u0_regx/u0_reg10/mem_reg_0_
	U0_CORE/u0_cvctl/clk_5k_reg
	U0_CORE/u0_cvctl/div20_cnt_reg_4_
	U0_CORE/u0_cvctl/div20_cnt_reg_0_
	U0_CORE/u0_cvctl/div20_cnt_reg_3_
	U0_CORE/u0_cvctl/div20_cnt_reg_1_
	U0_CORE/u0_cvctl/div20_cnt_reg_2_
	U0_CORE/u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_0_
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_1_
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_2_
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_3_
	U0_CORE/u0_fcp/u0_fcpegn/rx_trans_8_chg_reg
	U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_0_
	U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_1_
	U0_CORE/u0_fcp/u0_fcpegn/rx_byte_pchk_reg
	U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_
	U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_1_
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_1_
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_0_
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_1_
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_0_
	U0_CORE/u0_dacmux/syn_comp_reg_0_
	U0_CORE/u0_dacmux/syn_comp_reg_1_
	U0_CORE/u0_dacmux/u2_saren/mem_reg_0_
	U0_CORE/u0_dacmux/u2_saren/mem_reg_1_
	U0_CORE/u0_dacmux/u2_dacen/mem_reg_1_
	U0_CORE/u0_dacmux/u2_dacen/mem_reg_0_
	U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_5_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_17_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_16_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_15_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_14_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_13_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_12_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_11_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_10_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_9_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_8_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_7_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_6_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_5_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_4_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_3_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_2_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_1_
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_0_
	U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg
	U0_CORE/u0_updphy/d_cc_reg_1_
	U0_CORE/u0_updphy/d_cc_reg_0_
	U0_CORE/u0_updphy/u0_sqlch_db/d_org_reg_0_
	U0_CORE/u0_updphy/u0_updprl/canyon_m0_reg
	U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/ena_reg
	U0_CORE/u0_updphy/u0_phyff/locked_reg
	U0_CORE/u0_updphy/u0_phytx/cs_txph_reg_2_
	U0_CORE/u0_updphy/u0_phytx/cs_txph_reg_0_
	U0_CORE/u0_updphy/u0_phytx/cs_txph_reg_1_
	U0_CORE/u0_updphy/u0_phytx/ptx_cc_reg
	U0_CORE/u0_updphy/u0_phyidd/ccidle_reg
	U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg_0_
	U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg_1_
	U0_CORE/u0_updphy/u0_phyrx/shrtrans_reg
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_1_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_4_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_6_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_5_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_7_
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_3_
	U0_CORE/u0_i2cslv/cs_sta_reg_0_
	U0_CORE/u0_i2cslv/cs_sta_reg_1_
	U0_CORE/u0_i2cslv/cs_rwb_reg
	U0_CORE/u0_i2cslv/sdat_reg
	U0_CORE/u0_i2cslv/db_sda/r_i2c_reg
	U0_CORE/u0_i2cslv/db_sda/d_i2c_reg_1_
	U0_CORE/u0_i2cslv/db_sda/d_i2c_reg_0_
	U0_CORE/u0_i2cslv/db_sda/d_i2c_reg_2_
	U0_CORE/u0_i2cslv/db_scl/r_i2c_reg
	U0_CORE/u0_i2cslv/db_scl/d_i2c_reg_2_
	U0_CORE/u0_i2cslv/db_scl/d_i2c_reg_0_
	U0_CORE/u0_i2cslv/db_scl/d_i2c_reg_1_
	U0_CORE/u0_regbank/drstz_reg_0_
	U0_CORE/u0_regbank/oscdwn_shft_reg_0_
	U0_CORE/u0_regbank/osc_gate_n_reg_2_
	U0_CORE/u0_regbank/osc_gate_n_reg_0_
	U0_CORE/u0_regbank/osc_gate_n_reg_3_
	U0_CORE/u0_regbank/osc_gate_n_reg_1_
	U0_CORE/u0_regbank/drstz_reg_1_
	U0_CORE/u0_regbank/oscdwn_shft_reg_1_
	U0_CORE/u0_regbank/oscdwn_shft_reg_2_
	U0_CORE/u0_regbank/r_phyrst_reg_1_
	U0_CORE/u0_regbank/d_p0_reg_0_
	U0_CORE/u0_regbank/d_p0_reg_1_
	U0_CORE/u0_regbank/d_p0_reg_2_
	U0_CORE/u0_regbank/d_p0_reg_3_
	U0_CORE/u0_regbank/d_p0_reg_4_
	U0_CORE/u0_regbank/d_p0_reg_5_
	U0_CORE/u0_regbank/d_p0_reg_6_
	U0_CORE/u0_regbank/d_p0_reg_7_
	U0_CORE/u0_regbank/r_phyrst_reg_0_
	U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg_1_
	U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg_0_
	U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg_1_
	U0_CORE/u0_regbank/u0_scp_db/d_org_reg_1_
	U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg_0_
	U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg_1_
	U0_CORE/u0_regbank/u0_scp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_ovp_db/d_org_reg_1_
	U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg_0_
	U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg_1_
	U0_CORE/u0_regbank/u0_ovp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_cc2_db/d_org_reg_1_
	U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg_0_
	U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg_1_
	U0_CORE/u0_regbank/u0_cc2_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_cc1_db/d_org_reg_1_
	U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg_0_
	U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg_1_
	U0_CORE/u0_regbank/u0_cc1_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_otps_db/d_org_reg_1_
	U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg_0_
	U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg_1_
	U0_CORE/u0_regbank/u0_otps_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_dmf_db/d_org_reg_0_
	U0_CORE/u0_regbank/u1_scp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_uvp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_ocp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_otpi_db/d_org_reg_0_
	U0_CORE/u0_regbank/u1_ovp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u1_uvp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u1_ocp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u2_ovp_db/d_org_reg_0_
	U0_CORE/u0_regbank/u0_regD4/mem_reg_0_
	U0_CORE/u0_regbank/u1_regD4/mem_reg_0_
	U0_CORE/u0_regbank/u2_regD4/mem_reg_0_
	U0_CORE/u0_regbank/u3_regD4/mem_reg_1_
	U0_CORE/u0_regbank/u3_regD4/mem_reg_0_
	U0_CORE/u0_regbank/u1_reg26/mem_reg_0_
	U0_CORE/u0_regbank/u0_reg26/mem_reg_0_
	U0_CORE/u0_ictlr/cs_n_reg
	U0_CORE/u0_ictlr/ck_n_reg_0_
	U0_CORE/u0_ictlr/ck_n_reg_1_
	U0_CORE/u0_ictlr/r_rdy_reg
	U0_CORE/u0_ictlr/r_twlb_reg_1_
	U0_CORE/u0_ictlr/r_twlb_reg_0_
	U0_CORE/u0_ictlr/re_p_reg
	U0_CORE/u0_ictlr/un_hold_reg
	U0_CORE/u0_ictlr/dummy_reg_1_
	U0_CORE/u0_ictlr/d_hold_reg_0_
	U0_CORE/u0_ictlr/dummy_reg_0_
	U0_CORE/u0_ictlr/d_hold_reg_1_
	U0_CORE/u0_ictlr/d_hold_reg_2_
	U0_CORE/u0_ictlr/d_hold_reg_3_
	U0_CORE/u0_mcu/timer_1ms_reg_0_
	U0_CORE/u0_mcu/timer_1ms_reg_1_
	U0_CORE/u0_mcu/timer_1ms_reg_2_
	U0_CORE/u0_mcu/timer_1ms_reg_3_
	U0_CORE/u0_mcu/timer_1ms_reg_4_
	U0_CORE/u0_mcu/timer_1ms_reg_5_
	U0_CORE/u0_mcu/timer_1ms_reg_7_
	U0_CORE/u0_mcu/timer_1ms_reg_11_
	U0_CORE/u0_mcu/timer_1ms_reg_6_
	U0_CORE/u0_mcu/timer_1ms_reg_10_
	U0_CORE/u0_mcu/timer_1ms_reg_8_
	U0_CORE/u0_mcu/timer_1ms_reg_12_
	U0_CORE/u0_mcu/timer_1ms_reg_13_
	U0_CORE/u0_mcu/timer_1ms_reg_9_
	U0_CORE/u0_mcu/u_softrstctrl/srstflag_reg
	U0_CORE/u0_mcu/u_softrstctrl/srst_r_reg
	U0_CORE/u0_mcu/u_softrstctrl/srst_ff0_reg
	U0_CORE/u0_mcu/u_softrstctrl/srst_ff1_reg
	U0_CORE/u0_mcu/u_i2c/i2ccon_reg_4_
	U0_CORE/u0_mcu/u_i2c/i2csta_reg_1_
	U0_CORE/u0_mcu/u_i2c/i2csta_reg_0_
	U0_CORE/u0_mcu/u_i2c/i2csta_reg_2_
	U0_CORE/u0_mcu/u_i2c/i2ccon_reg_3_
	U0_CORE/u0_mcu/u_i2c/i2csta_reg_3_
	U0_CORE/u0_mcu/u_i2c/i2csta_reg_4_
	U0_CORE/u0_mcu/u_i2c/sdao_int_reg
	U0_CORE/u0_mcu/u_i2c/sclo_int_reg
	U0_CORE/u0_mcu/u_i2c/wait_for_setup_r_reg
	U0_CORE/u0_mcu/u_i2c/fsmmod_reg_2_
	U0_CORE/u0_mcu/u_i2c/fsmdet_reg_2_
	U0_CORE/u0_mcu/u_i2c/fsmmod_reg_1_
	U0_CORE/u0_mcu/u_i2c/fsmmod_reg_0_
	U0_CORE/u0_mcu/u_i2c/fsmdet_reg_1_
	U0_CORE/u0_mcu/u_i2c/fsmdet_reg_0_
	U0_CORE/u0_mcu/u_i2c/sdaint_reg
	U0_CORE/u0_mcu/u_i2c/ack_reg
	U0_CORE/u0_mcu/u_i2c/adrcomp_reg
	U0_CORE/u0_mcu/u_i2c/adrcompen_reg
	U0_CORE/u0_mcu/u_i2c/sclint_reg
	U0_CORE/u0_mcu/u_i2c/nedetect_reg
	U0_CORE/u0_mcu/u_i2c/pedetect_reg
	U0_CORE/u0_mcu/u_i2c/fsmsync_reg_2_
	U0_CORE/u0_mcu/u_i2c/fsmsync_reg_0_
	U0_CORE/u0_mcu/u_i2c/fsmsync_reg_1_
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg_2_
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg_0_
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg_1_
	U0_CORE/u0_mcu/u_i2c/starto_en_reg
	U0_CORE/u0_mcu/u_i2c/clkint_reg
	U0_CORE/u0_mcu/u_i2c/busfree_reg
	U0_CORE/u0_mcu/u_i2c/bsd7_tmp_reg
	U0_CORE/u0_mcu/u_i2c/write_data_r_reg
	U0_CORE/u0_mcu/u_i2c/clkint_ff_reg
	U0_CORE/u0_mcu/u_i2c/bclkcnt_reg_0_
	U0_CORE/u0_mcu/u_i2c/bclkcnt_reg_1_
	U0_CORE/u0_mcu/u_i2c/sclscl_reg
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg_0_
	U0_CORE/u0_mcu/u_i2c/bsd7_reg
	U0_CORE/u0_mcu/u_i2c/rst_delay_reg
	U0_CORE/u0_mcu/u_i2c/clk_count1_ov_reg
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg_1_
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg_2_
	U0_CORE/u0_mcu/u_i2c/clk_count2_ov_reg
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg
	U0_CORE/u0_mcu/u_extint/it1_s_reg
	U0_CORE/u0_mcu/u_extint/iex5_s_reg
	U0_CORE/u0_mcu/u_extint/iex7_s_reg
	U0_CORE/u0_mcu/u_extint/i2fr_s_reg
	U0_CORE/u0_mcu/u_extint/iex6_s_reg
	U0_CORE/u0_mcu/u_extint/iex4_s_reg
	U0_CORE/u0_mcu/u_extint/iex3_s_reg
	U0_CORE/u0_mcu/u_extint/it0_s_reg
	U0_CORE/u0_mcu/u_extint/ie0_s_reg
	U0_CORE/u0_mcu/u_extint/iex2_s_reg
	U0_CORE/u0_mcu/u_extint/ie1_s_reg
	U0_CORE/u0_mcu/u_extint/i3fr_s_reg
	U0_CORE/u0_mcu/u_extint/iex8_s_reg
	U0_CORE/u0_mcu/u_extint/iex9_s_reg
	U0_CORE/u0_mcu/u_extint/int1_fall_reg
	U0_CORE/u0_mcu/u_extint/int0_fall_reg
	U0_CORE/u0_mcu/u_extint/int1_ff1_reg
	U0_CORE/u0_mcu/u_extint/int3_ff1_reg
	U0_CORE/u0_mcu/u_extint/int2_ff1_reg
	U0_CORE/u0_mcu/u_extint/int1_clr_reg
	U0_CORE/u0_mcu/u_extint/int0_clr_reg
	U0_CORE/u0_mcu/u_extint/iex3_set_reg
	U0_CORE/u0_mcu/u_extint/iex2_set_reg
	U0_CORE/u0_mcu/u_extint/int0_ff1_reg
	U0_CORE/u0_mcu/u_extint/iex9_set_reg
	U0_CORE/u0_mcu/u_extint/iex8_set_reg
	U0_CORE/u0_mcu/u_extint/iex7_set_reg
	U0_CORE/u0_mcu/u_extint/iex6_set_reg
	U0_CORE/u0_mcu/u_extint/iex5_set_reg
	U0_CORE/u0_mcu/u_extint/iex4_set_reg
	U0_CORE/u0_mcu/u_extint/int9_ff1_reg
	U0_CORE/u0_mcu/u_extint/int8_ff1_reg
	U0_CORE/u0_mcu/u_extint/int7_ff1_reg
	U0_CORE/u0_mcu/u_extint/int6_ff1_reg
	U0_CORE/u0_mcu/u_extint/int5_ff1_reg
	U0_CORE/u0_mcu/u_extint/int4_ff1_reg
	U0_CORE/u0_mcu/u_isr/isr_tm_reg_reg
	U0_CORE/u0_mcu/u_isr/irq_r_reg
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg_3_
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg_2_
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg_1_
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg_0_
	U0_CORE/u0_mcu/u_watchdog/wdt_tm_s_reg
	U0_CORE/u0_mcu/u_watchdog/ip0wdts_reg
	U0_CORE/u0_mcu/u_watchdog/wdtrefresh_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_tm_sync_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_act_sync_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_normal_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_normal_ff_reg
	U0_CORE/u0_mcu/u_watchdog/wdts_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_act_reg
	U0_CORE/u0_mcu/u_timer1/t1_tr1_s_reg
	U0_CORE/u0_mcu/u_timer1/t1_tf1_s_reg
	U0_CORE/u0_mcu/u_timer1/clk_ov12_reg
	U0_CORE/u0_mcu/u_timer1/clk_count_reg_0_
	U0_CORE/u0_mcu/u_timer1/clk_count_reg_1_
	U0_CORE/u0_mcu/u_timer1/t1clr_reg
	U0_CORE/u0_mcu/u_timer1/clk_count_reg_2_
	U0_CORE/u0_mcu/u_timer1/clk_count_reg_3_
	U0_CORE/u0_mcu/u_timer1/tl1_ov_ff_reg
	U0_CORE/u0_mcu/u_timer1/th1_ov_ff_reg
	U0_CORE/u0_mcu/u_timer0/t0_tr0_s_reg
	U0_CORE/u0_mcu/u_timer0/t0_tf0_s_reg
	U0_CORE/u0_mcu/u_timer0/t0_tr1_s_reg
	U0_CORE/u0_mcu/u_timer0/t0_tf1_s_reg
	U0_CORE/u0_mcu/u_timer0/clk_ov12_reg
	U0_CORE/u0_mcu/u_timer0/clk_count_reg_0_
	U0_CORE/u0_mcu/u_timer0/clk_count_reg_1_
	U0_CORE/u0_mcu/u_timer0/clk_count_reg_2_
	U0_CORE/u0_mcu/u_timer0/clk_count_reg_3_
	U0_CORE/u0_mcu/u_timer0/t0clr_reg
	U0_CORE/u0_mcu/u_timer0/tl0_ov_ff_reg
	U0_CORE/u0_mcu/u_timer0/t1clr_reg
	U0_CORE/u0_mcu/u_timer0/th0_ov_ff_reg
	U0_CORE/u0_mcu/u_serial0/s0con_s_reg_2_
	U0_CORE/u0_mcu/u_serial0/s0con_s_reg_0_
	U0_CORE/u0_mcu/u_serial0/smod_s_reg
	U0_CORE/u0_mcu/u_serial0/s0con_s_reg_1_
	U0_CORE/u0_mcu/u_serial0/bd_s_reg
	U0_CORE/u0_mcu/u_serial0/txd0_reg
	U0_CORE/u0_mcu/u_serial0/rxd0o_reg
	U0_CORE/u0_mcu/u_serial0/t_start_reg
	U0_CORE/u0_mcu/u_serial0/r_clk_ov2_reg
	U0_CORE/u0_mcu/u_serial0/baud_rate_ov_reg
	U0_CORE/u0_mcu/u_serial0/t1ov_ff_reg
	U0_CORE/u0_mcu/u_serial0/baud_r2_clk_reg
	U0_CORE/u0_mcu/u_serial0/rxd0_fall_reg
	U0_CORE/u0_mcu/u_serial0/clk_count_reg_0_
	U0_CORE/u0_mcu/u_serial0/r_start_reg
	U0_CORE/u0_mcu/u_serial0/clk_count_reg_1_
	U0_CORE/u0_mcu/u_serial0/rxd0_val_reg
	U0_CORE/u0_mcu/u_serial0/ri0_fall_reg
	U0_CORE/u0_mcu/u_serial0/t_baud_ov_reg
	U0_CORE/u0_mcu/u_serial0/clk_ov12_reg
	U0_CORE/u0_mcu/u_serial0/ri0_ff_reg
	U0_CORE/u0_mcu/u_serial0/clk_count_reg_2_
	U0_CORE/u0_mcu/u_serial0/s0con2_tmp_reg
	U0_CORE/u0_mcu/u_serial0/clk_count_reg_3_
	U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg_0_
	U0_CORE/u0_mcu/u_serial0/receive_11_bits_reg
	U0_CORE/u0_mcu/u_serial0/rxd0_ff_reg
	U0_CORE/u0_mcu/u_serial0/rxd0_fall_fl_reg
	U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg_1_
	U0_CORE/u0_mcu/u_serial0/baud_r_count_reg
	U0_CORE/u0_mcu/u_serial0/ri_tmp_reg
	U0_CORE/u0_mcu/u_serial0/ti_tmp_reg
	U0_CORE/u0_mcu/u_mdu/mdu_op_reg_1_
	U0_CORE/u0_mcu/u_mdu/mdu_op_reg_0_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_0_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_1_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_2_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_3_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_4_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_5_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_6_
	U0_CORE/u0_mcu/u_mdu/arcon_s_reg_7_
	U0_CORE/u0_mcu/u_mdu/arcon_s_reg_6_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_7_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_8_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_9_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_10_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_11_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_12_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_13_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_14_
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg_15_
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg_2_
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg_1_
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg_0_
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg_3_
	U0_CORE/u0_mcu/u_mdu/counter_st_reg_3_
	U0_CORE/u0_mcu/u_mdu/counter_st_reg_4_
	U0_CORE/u0_mcu/u_mdu/counter_st_reg_2_
	U0_CORE/u0_mcu/u_mdu/counter_st_reg_1_
	U0_CORE/u0_mcu/u_mdu/counter_st_reg_0_
	U0_CORE/u0_mcu/u_mdu/set_div32_reg
	U0_CORE/u0_mcu/u_mdu/setmdef_reg
	U0_CORE/u0_mcu/u_mdu/set_div16_reg
	U0_CORE/u0_mcu/u_syncneg/reset_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/sdai_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_3_
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_7_
	U0_CORE/u0_mcu/u_syncneg/rxd0_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_0_
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_1_
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_2_
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_4_
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_5_
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_6_
	U0_CORE/u0_mcu/u_syncneg/int1_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/int0_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/rst_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_6_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_0_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_4_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_5_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_7_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_1_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_2_
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_3_
	U0_CORE/u0_mcu/u_syncneg/sdai_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/rxd0_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/int1_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/int0_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/rsttowdt_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/rsttosrst_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/reset_ff2_reg
	U0_CORE/u0_mcu/u_cpu/cpu_resume_fff_reg
	U0_CORE/u0_mcu/u_cpu/d_hold_reg
	U0_CORE/u0_mcu/u_cpu/cpu_resume_ff1_reg
	U0_CORE/u0_mpb/pg0_wrwait_reg
	U0_CORE/u0_mpb/pg0_rdwait_reg
	U0_CORE/u0_mpb/xram_rdsel_reg_0_
	U0_CORE/u0_mpb/xram_rdsel_reg_1_
	U0_CORE/u0_mpb/r_pg0_rdrdy_reg
	U0_CODE_1_
	U0_CODE_0_
	U0_SRAM
483
1
disconnect_pins [ get_pins { U0*/VSS U0*/VDD } ]
Disconnecting net 'net7212' from pin 'U0_CODE_0_/VSS'.
Disconnecting net 'net7210' from pin 'U0_CODE_1_/VSS'.
Disconnecting net 'net7211' from pin 'U0_CODE_0_/VDD'.
Disconnecting net 'net7209' from pin 'U0_CODE_1_/VDD'.
report_ideal_network
 
****************************************
Report : ideal_network
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:27:05 2023
****************************************

Source ports                Latency                     Transition
and pins              Rise           Fall           Rise          Fall
                    min   max      min   max      min   max     min   max
------------------------------------------------------------------------------
U0_CORE/U0_SCAN_EN/Y
                     --    --       --    --       --    --      --    --   
U0_CORE/U0_CLK_MUX/Y
                     --    --       --    --       --    --      --    --   
U0_CORE/U0_MCLK_ICG/ECK
                     --    --       --    --       --    --      --    --   
U0_CORE/u0_regbank/U406/Y
                     --    --       --    --       --    --      --    --   

1
#  set dis_ps [ get_pins -of [ get_nets U0_CORE/u0_regbank/rrstz ] -filter "pin_direction==out" ]
#  set_disable_timing [ get_cells -of $dis_ps ] -to O -from B1
change_names -hierarchy -rule verilog
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_, U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_, U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}
1
remove_design { anatop_1127a0 }
Removing design 'anatop_1127a0'
1
current_design $top; write -f verilog -hierarchy $top -o ./syn/${top}_2.v ;# for pre-sim, ATPG and formal check
Current design is 'chiptop_1127a0'.
Writing verilog file '/mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v'.
1
write_sdf ./chiptop_1127a0_pre.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/app1/ray/project/can1127/work1/chiptop_1127a0_pre.sdf'. (WT-3)
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_, U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_, U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}
Information: Updating design information... (UID-85)
Warning: Design 'chiptop_1127a0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
read_file -rtl ../macro/empty.v ;# for APR needs those empty module definitions
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/mnt/app1/ray/project/can1127/macro/empty.v'
Running PRESTO HDLC
Compiling source file /mnt/app1/ray/project/can1127/macro/empty.v
Presto compilation completed successfully.
Current design is now '/mnt/app1/ray/project/can1127/macro/IODMURUDA_A0.db:IODMURUDA_A0'
Loaded 5 designs.
Current design is 'IODMURUDA_A0'.
IODMURUDA_A0 IOBMURUDA_A0 IOBMURUDA_A1 MSL18B_1536X8_RW10TM4_16 ATO0008KX8MX180LBX4DA
read_file -rtl ../macro/anatop_1127a0.v -define ANATOP_EMPTY
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/mnt/app1/ray/project/can1127/macro/anatop_1127a0.v'
Running PRESTO HDLC
Compiling source file /mnt/app1/ray/project/can1127/macro/anatop_1127a0.v
Presto compilation completed successfully.
Current design is now '/mnt/app1/ray/project/can1127/macro/anatop_1127a0.db:anatop_1127a0'
Loaded 1 design.
Current design is 'anatop_1127a0'.
anatop_1127a0
current_design $top; write -f verilog -hierarchy $top -o ./syn/${top}_1x.v ;# -> _1.v for APR
Current design is 'chiptop_1127a0'.
Writing verilog file '/mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_1x.v'.
1
exit

Memory usage for main task 270 Mbytes.
Memory usage for this session 270 Mbytes.
CPU usage for this session 83 seconds ( 0.02 hours ).

Thank you...
