$date    May 17, 2011  13:07:29 $end
$timescale    1 ps $end
$scope module circuit1 $end
$var wire      1 !    G5 $end
$var wire      1 "    G4 $end
$var wire      1 #    G3 $end
$var wire      1 $    G2 $end
$var wire      1 %    G1 $end
$var wire      1 &    G16 $end
$var wire      1 '    G17 $end
$var reg       1 .    CLK  $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
x"
x#
x$
x%
x&
x'
1.
$end
#500
0.
1"
1#
0$
0%
#1000
1.
#1500
0.
1!
0"
0#
1$
1%
#2000
1.
#2500
0'
0.
0!
1#
#3000
1.
#3500
1&
0.
1"
0#
#4000
1.
#4500
0.
1'
1#
#5000
1.
#5500
0.
0'
#6000
1.
#6500
1'
0.
#7000
1.
#7500
0'
0.
#8000
1.
#8500
0.
#9000
1.
#9500
0.
#10000
1.
#10500
0.
#11000
1.
#11500
0.
#12000
1.
#12500
0.
#13000
1.
#13500
0.
#14000
1.
#14500
0.
#15000
1.
#15500
0.
#16000
1.
#16500
0.
#17000
1.
#17500
0.
#18000
1.
#18500
0.
#19000
1.
#19500
0.
