(L1)_Nb_cycles,Bytes_loaded,Bytes_stored,Front_end_(cycles),Nb_32_bits_loads,Nb_32_bits_stores,Nb_64_bits_loads,Nb_64_bits_stores,Nb_128_bits_loads,Nb_128_bits_stores,Nb_256_bits_loads,Nb_256_bits_stores,Nb_FLOP_add_sub,Nb_FLOP_div,Nb_FLOP_mul,Nb_FLOP_other,Nb_FLOP_sqrt,Nb_MOVH/LPS/D_loads,Nb_MOVH/LPS/D_stores,Nb_cycles_P0,Nb_cycles_P1,Nb_cycles_P2,Nb_cycles_P3,Nb_cycles_P4,Nb_cycles_P5,Nb_cycles_P6,Nb_cycles_P7,Nb_insn_ADD/SUBPD_XMM,Nb_insn_ADD/SUBPD_YMM,Nb_insn_ADD/SUBPS_XMM,Nb_insn_ADD/SUBPS_YMM,Nb_insn_ADD/SUBSD,Nb_insn_ADD/SUBSS,Nb_insn_DIVPD_XMM,Nb_insn_DIVPD_YMM,Nb_insn_DIVPS_XMM,Nb_insn_DIVPS_YMM,Nb_insn_DIVSD,Nb_insn_DIVSS,Nb_insn_MULPD_XMM,Nb_insn_MULPD_YMM,Nb_insn_MULPS_XMM,Nb_insn_MULPS_YMM,Nb_insn_MULSD,Nb_insn_MULSS,Nb_insn_PD_XMM,Nb_insn_PD_YMM,Nb_insn_PS_XMM,Nb_insn_PS_YMM,Nb_insn_SD,Nb_insn_SQRTPD_XMM,Nb_insn_SQRTPD_YMM,Nb_insn_SQRTPS_XMM,Nb_insn_SQRTPS_YMM,Nb_insn_SQRTSD,Nb_insn_SQRTSS,Nb_insn_SS,Nb_uops_P0,Nb_uops_P1,Nb_uops_P2,Nb_uops_P3,Nb_uops_P4,Nb_uops_P5,Nb_uops_P6,Nb_uops_P7,OoO_hsw_halved_resources_penalty,OoO_hsw_halved_resources_stalls,OoO_hsw_large_resources_gain,OoO_hsw_large_resources_stalls,OoO_hsw_long_latency_penalty,OoO_hsw_long_latency_stalls,OoO_hsw_normal,OoO_hsw_normal_stalls,OoO_snb_halved_resources_penalty,OoO_snb_halved_resources_stalls,OoO_snb_large_resources_gain,OoO_snb_large_resources_stalls,OoO_snb_long_latency_penalty,OoO_snb_long_latency_stalls,OoO_snb_normal,OoO_snb_normal_stalls,RecMII_(cycles),V(FP)(force_sse)_(L1)_Nb_cycles,V(FP)(force_sse)_Bytes_loaded,V(FP)(force_sse)_Bytes_stored,V(FP)(force_sse)_Front_end_(cycles),V(FP)(force_sse)_Nb_32_bits_loads,V(FP)(force_sse)_Nb_32_bits_stores,V(FP)(force_sse)_Nb_64_bits_loads,V(FP)(force_sse)_Nb_64_bits_stores,V(FP)(force_sse)_Nb_128_bits_loads,V(FP)(force_sse)_Nb_128_bits_stores,V(FP)(force_sse)_Nb_256_bits_loads,V(FP)(force_sse)_Nb_256_bits_stores,V(FP)(force_sse)_Nb_FLOP_add_sub,V(FP)(force_sse)_Nb_FLOP_div,V(FP)(force_sse)_Nb_FLOP_mul,V(FP)(force_sse)_Nb_FLOP_other,V(FP)(force_sse)_Nb_FLOP_sqrt,V(FP)(force_sse)_Nb_MOVH/LPS/D_loads,V(FP)(force_sse)_Nb_MOVH/LPS/D_stores,V(FP)(force_sse)_Nb_cycles_P0,V(FP)(force_sse)_Nb_cycles_P1,V(FP)(force_sse)_Nb_cycles_P2,V(FP)(force_sse)_Nb_cycles_P3,V(FP)(force_sse)_Nb_cycles_P4,V(FP)(force_sse)_Nb_cycles_P5,V(FP)(force_sse)_Nb_cycles_P6,V(FP)(force_sse)_Nb_cycles_P7,V(FP)(force_sse)_Nb_insn_ADD/SUBPD_XMM,V(FP)(force_sse)_Nb_insn_ADD/SUBPD_YMM,V(FP)(force_sse)_Nb_insn_ADD/SUBPS_XMM,V(FP)(force_sse)_Nb_insn_ADD/SUBPS_YMM,V(FP)(force_sse)_Nb_insn_ADD/SUBSD,V(FP)(force_sse)_Nb_insn_ADD/SUBSS,V(FP)(force_sse)_Nb_insn_DIVPD_XMM,V(FP)(force_sse)_Nb_insn_DIVPD_YMM,V(FP)(force_sse)_Nb_insn_DIVPS_XMM,V(FP)(force_sse)_Nb_insn_DIVPS_YMM,V(FP)(force_sse)_Nb_insn_DIVSD,V(FP)(force_sse)_Nb_insn_DIVSS,V(FP)(force_sse)_Nb_insn_MULPD_XMM,V(FP)(force_sse)_Nb_insn_MULPD_YMM,V(FP)(force_sse)_Nb_insn_MULPS_XMM,V(FP)(force_sse)_Nb_insn_MULPS_YMM,V(FP)(force_sse)_Nb_insn_MULSD,V(FP)(force_sse)_Nb_insn_MULSS,V(FP)(force_sse)_Nb_insn_PD_XMM,V(FP)(force_sse)_Nb_insn_PD_YMM,V(FP)(force_sse)_Nb_insn_PS_XMM,V(FP)(force_sse)_Nb_insn_PS_YMM,V(FP)(force_sse)_Nb_insn_SD,V(FP)(force_sse)_Nb_insn_SQRTPD_XMM,V(FP)(force_sse)_Nb_insn_SQRTPD_YMM,V(FP)(force_sse)_Nb_insn_SQRTPS_XMM,V(FP)(force_sse)_Nb_insn_SQRTPS_YMM,V(FP)(force_sse)_Nb_insn_SQRTSD,V(FP)(force_sse)_Nb_insn_SQRTSS,V(FP)(force_sse)_Nb_insn_SS,V(FP)(force_sse)_Nb_uops_P0,V(FP)(force_sse)_Nb_uops_P1,V(FP)(force_sse)_Nb_uops_P2,V(FP)(force_sse)_Nb_uops_P3,V(FP)(force_sse)_Nb_uops_P4,V(FP)(force_sse)_Nb_uops_P5,V(FP)(force_sse)_Nb_uops_P6,V(FP)(force_sse)_Nb_uops_P7,V(FP)(force_sse)_RecMII_(cycles),V(FP)(none)_(L1)_Nb_cycles,V(FP)(none)_Bytes_loaded,V(FP)(none)_Bytes_stored,V(FP)(none)_Front_end_(cycles),V(FP)(none)_Nb_32_bits_loads,V(FP)(none)_Nb_32_bits_stores,V(FP)(none)_Nb_64_bits_loads,V(FP)(none)_Nb_64_bits_stores,V(FP)(none)_Nb_128_bits_loads,V(FP)(none)_Nb_128_bits_stores,V(FP)(none)_Nb_256_bits_loads,V(FP)(none)_Nb_256_bits_stores,V(FP)(none)_Nb_FLOP_add_sub,V(FP)(none)_Nb_FLOP_div,V(FP)(none)_Nb_FLOP_mul,V(FP)(none)_Nb_FLOP_other,V(FP)(none)_Nb_FLOP_sqrt,V(FP)(none)_Nb_MOVH/LPS/D_loads,V(FP)(none)_Nb_MOVH/LPS/D_stores,V(FP)(none)_Nb_cycles_P0,V(FP)(none)_Nb_cycles_P1,V(FP)(none)_Nb_cycles_P2,V(FP)(none)_Nb_cycles_P3,V(FP)(none)_Nb_cycles_P4,V(FP)(none)_Nb_cycles_P5,V(FP)(none)_Nb_cycles_P6,V(FP)(none)_Nb_cycles_P7,V(FP)(none)_Nb_insn_ADD/SUBPD_XMM,V(FP)(none)_Nb_insn_ADD/SUBPD_YMM,V(FP)(none)_Nb_insn_ADD/SUBPS_XMM,V(FP)(none)_Nb_insn_ADD/SUBPS_YMM,V(FP)(none)_Nb_insn_ADD/SUBSD,V(FP)(none)_Nb_insn_ADD/SUBSS,V(FP)(none)_Nb_insn_DIVPD_XMM,V(FP)(none)_Nb_insn_DIVPD_YMM,V(FP)(none)_Nb_insn_DIVPS_XMM,V(FP)(none)_Nb_insn_DIVPS_YMM,V(FP)(none)_Nb_insn_DIVSD,V(FP)(none)_Nb_insn_DIVSS,V(FP)(none)_Nb_insn_MULPD_XMM,V(FP)(none)_Nb_insn_MULPD_YMM,V(FP)(none)_Nb_insn_MULPS_XMM,V(FP)(none)_Nb_insn_MULPS_YMM,V(FP)(none)_Nb_insn_MULSD,V(FP)(none)_Nb_insn_MULSS,V(FP)(none)_Nb_insn_PD_XMM,V(FP)(none)_Nb_insn_PD_YMM,V(FP)(none)_Nb_insn_PS_XMM,V(FP)(none)_Nb_insn_PS_YMM,V(FP)(none)_Nb_insn_SD,V(FP)(none)_Nb_insn_SQRTPD_XMM,V(FP)(none)_Nb_insn_SQRTPD_YMM,V(FP)(none)_Nb_insn_SQRTPS_XMM,V(FP)(none)_Nb_insn_SQRTPS_YMM,V(FP)(none)_Nb_insn_SQRTSD,V(FP)(none)_Nb_insn_SQRTSS,V(FP)(none)_Nb_insn_SS,V(FP)(none)_Nb_uops_P0,V(FP)(none)_Nb_uops_P1,V(FP)(none)_Nb_uops_P2,V(FP)(none)_Nb_uops_P3,V(FP)(none)_Nb_uops_P4,V(FP)(none)_Nb_uops_P5,V(FP)(none)_Nb_uops_P6,V(FP)(none)_Nb_uops_P7,V(FP)(none)_RecMII_(cycles),V(FP_ARITH)(force_sse)_(L1)_Nb_cycles,V(FP_ARITH)(force_sse)_Bytes_loaded,V(FP_ARITH)(force_sse)_Bytes_stored,V(FP_ARITH)(force_sse)_Front_end_(cycles),V(FP_ARITH)(force_sse)_Nb_32_bits_loads,V(FP_ARITH)(force_sse)_Nb_32_bits_stores,V(FP_ARITH)(force_sse)_Nb_64_bits_loads,V(FP_ARITH)(force_sse)_Nb_64_bits_stores,V(FP_ARITH)(force_sse)_Nb_128_bits_loads,V(FP_ARITH)(force_sse)_Nb_128_bits_stores,V(FP_ARITH)(force_sse)_Nb_256_bits_loads,V(FP_ARITH)(force_sse)_Nb_256_bits_stores,V(FP_ARITH)(force_sse)_Nb_FLOP_add_sub,V(FP_ARITH)(force_sse)_Nb_FLOP_div,V(FP_ARITH)(force_sse)_Nb_FLOP_mul,V(FP_ARITH)(force_sse)_Nb_FLOP_other,V(FP_ARITH)(force_sse)_Nb_FLOP_sqrt,V(FP_ARITH)(force_sse)_Nb_MOVH/LPS/D_loads,V(FP_ARITH)(force_sse)_Nb_MOVH/LPS/D_stores,V(FP_ARITH)(force_sse)_Nb_cycles_P0,V(FP_ARITH)(force_sse)_Nb_cycles_P1,V(FP_ARITH)(force_sse)_Nb_cycles_P2,V(FP_ARITH)(force_sse)_Nb_cycles_P3,V(FP_ARITH)(force_sse)_Nb_cycles_P4,V(FP_ARITH)(force_sse)_Nb_cycles_P5,V(FP_ARITH)(force_sse)_Nb_cycles_P6,V(FP_ARITH)(force_sse)_Nb_cycles_P7,V(FP_ARITH)(force_sse)_Nb_insn_ADD/SUBPD_XMM,V(FP_ARITH)(force_sse)_Nb_insn_ADD/SUBPD_YMM,V(FP_ARITH)(force_sse)_Nb_insn_ADD/SUBPS_XMM,V(FP_ARITH)(force_sse)_Nb_insn_ADD/SUBPS_YMM,V(FP_ARITH)(force_sse)_Nb_insn_ADD/SUBSD,V(FP_ARITH)(force_sse)_Nb_insn_ADD/SUBSS,V(FP_ARITH)(force_sse)_Nb_insn_DIVPD_XMM,V(FP_ARITH)(force_sse)_Nb_insn_DIVPD_YMM,V(FP_ARITH)(force_sse)_Nb_insn_DIVPS_XMM,V(FP_ARITH)(force_sse)_Nb_insn_DIVPS_YMM,V(FP_ARITH)(force_sse)_Nb_insn_DIVSD,V(FP_ARITH)(force_sse)_Nb_insn_DIVSS,V(FP_ARITH)(force_sse)_Nb_insn_MULPD_XMM,V(FP_ARITH)(force_sse)_Nb_insn_MULPD_YMM,V(FP_ARITH)(force_sse)_Nb_insn_MULPS_XMM,V(FP_ARITH)(force_sse)_Nb_insn_MULPS_YMM,V(FP_ARITH)(force_sse)_Nb_insn_MULSD,V(FP_ARITH)(force_sse)_Nb_insn_MULSS,V(FP_ARITH)(force_sse)_Nb_insn_PD_XMM,V(FP_ARITH)(force_sse)_Nb_insn_PD_YMM,V(FP_ARITH)(force_sse)_Nb_insn_PS_XMM,V(FP_ARITH)(force_sse)_Nb_insn_PS_YMM,V(FP_ARITH)(force_sse)_Nb_insn_SD,V(FP_ARITH)(force_sse)_Nb_insn_SQRTPD_XMM,V(FP_ARITH)(force_sse)_Nb_insn_SQRTPD_YMM,V(FP_ARITH)(force_sse)_Nb_insn_SQRTPS_XMM,V(FP_ARITH)(force_sse)_Nb_insn_SQRTPS_YMM,V(FP_ARITH)(force_sse)_Nb_insn_SQRTSD,V(FP_ARITH)(force_sse)_Nb_insn_SQRTSS,V(FP_ARITH)(force_sse)_Nb_insn_SS,V(FP_ARITH)(force_sse)_Nb_uops_P0,V(FP_ARITH)(force_sse)_Nb_uops_P1,V(FP_ARITH)(force_sse)_Nb_uops_P2,V(FP_ARITH)(force_sse)_Nb_uops_P3,V(FP_ARITH)(force_sse)_Nb_uops_P4,V(FP_ARITH)(force_sse)_Nb_uops_P5,V(FP_ARITH)(force_sse)_Nb_uops_P6,V(FP_ARITH)(force_sse)_Nb_uops_P7,V(FP_ARITH)(force_sse)_RecMII_(cycles),V(FP_ARITH)(none)_(L1)_Nb_cycles,V(FP_ARITH)(none)_Bytes_loaded,V(FP_ARITH)(none)_Bytes_stored,V(FP_ARITH)(none)_Front_end_(cycles),V(FP_ARITH)(none)_Nb_32_bits_loads,V(FP_ARITH)(none)_Nb_32_bits_stores,V(FP_ARITH)(none)_Nb_64_bits_loads,V(FP_ARITH)(none)_Nb_64_bits_stores,V(FP_ARITH)(none)_Nb_128_bits_loads,V(FP_ARITH)(none)_Nb_128_bits_stores,V(FP_ARITH)(none)_Nb_256_bits_loads,V(FP_ARITH)(none)_Nb_256_bits_stores,V(FP_ARITH)(none)_Nb_FLOP_add_sub,V(FP_ARITH)(none)_Nb_FLOP_div,V(FP_ARITH)(none)_Nb_FLOP_mul,V(FP_ARITH)(none)_Nb_FLOP_other,V(FP_ARITH)(none)_Nb_FLOP_sqrt,V(FP_ARITH)(none)_Nb_MOVH/LPS/D_loads,V(FP_ARITH)(none)_Nb_MOVH/LPS/D_stores,V(FP_ARITH)(none)_Nb_cycles_P0,V(FP_ARITH)(none)_Nb_cycles_P1,V(FP_ARITH)(none)_Nb_cycles_P2,V(FP_ARITH)(none)_Nb_cycles_P3,V(FP_ARITH)(none)_Nb_cycles_P4,V(FP_ARITH)(none)_Nb_cycles_P5,V(FP_ARITH)(none)_Nb_cycles_P6,V(FP_ARITH)(none)_Nb_cycles_P7,V(FP_ARITH)(none)_Nb_insn_ADD/SUBPD_XMM,V(FP_ARITH)(none)_Nb_insn_ADD/SUBPD_YMM,V(FP_ARITH)(none)_Nb_insn_ADD/SUBPS_XMM,V(FP_ARITH)(none)_Nb_insn_ADD/SUBPS_YMM,V(FP_ARITH)(none)_Nb_insn_ADD/SUBSD,V(FP_ARITH)(none)_Nb_insn_ADD/SUBSS,V(FP_ARITH)(none)_Nb_insn_DIVPD_XMM,V(FP_ARITH)(none)_Nb_insn_DIVPD_YMM,V(FP_ARITH)(none)_Nb_insn_DIVPS_XMM,V(FP_ARITH)(none)_Nb_insn_DIVPS_YMM,V(FP_ARITH)(none)_Nb_insn_DIVSD,V(FP_ARITH)(none)_Nb_insn_DIVSS,V(FP_ARITH)(none)_Nb_insn_MULPD_XMM,V(FP_ARITH)(none)_Nb_insn_MULPD_YMM,V(FP_ARITH)(none)_Nb_insn_MULPS_XMM,V(FP_ARITH)(none)_Nb_insn_MULPS_YMM,V(FP_ARITH)(none)_Nb_insn_MULSD,V(FP_ARITH)(none)_Nb_insn_MULSS,V(FP_ARITH)(none)_Nb_insn_PD_XMM,V(FP_ARITH)(none)_Nb_insn_PD_YMM,V(FP_ARITH)(none)_Nb_insn_PS_XMM,V(FP_ARITH)(none)_Nb_insn_PS_YMM,V(FP_ARITH)(none)_Nb_insn_SD,V(FP_ARITH)(none)_Nb_insn_SQRTPD_XMM,V(FP_ARITH)(none)_Nb_insn_SQRTPD_YMM,V(FP_ARITH)(none)_Nb_insn_SQRTPS_XMM,V(FP_ARITH)(none)_Nb_insn_SQRTPS_YMM,V(FP_ARITH)(none)_Nb_insn_SQRTSD,V(FP_ARITH)(none)_Nb_insn_SQRTSS,V(FP_ARITH)(none)_Nb_insn_SS,V(FP_ARITH)(none)_Nb_uops_P0,V(FP_ARITH)(none)_Nb_uops_P1,V(FP_ARITH)(none)_Nb_uops_P2,V(FP_ARITH)(none)_Nb_uops_P3,V(FP_ARITH)(none)_Nb_uops_P4,V(FP_ARITH)(none)_Nb_uops_P5,V(FP_ARITH)(none)_Nb_uops_P6,V(FP_ARITH)(none)_Nb_uops_P7,V(FP_ARITH)(none)_RecMII_(cycles),V(FULLY_VEC)(force_sse)_(L1)_Nb_cycles,V(FULLY_VEC)(force_sse)_Bytes_loaded,V(FULLY_VEC)(force_sse)_Bytes_stored,V(FULLY_VEC)(force_sse)_Front_end_(cycles),V(FULLY_VEC)(force_sse)_Nb_32_bits_loads,V(FULLY_VEC)(force_sse)_Nb_32_bits_stores,V(FULLY_VEC)(force_sse)_Nb_64_bits_loads,V(FULLY_VEC)(force_sse)_Nb_64_bits_stores,V(FULLY_VEC)(force_sse)_Nb_128_bits_loads,V(FULLY_VEC)(force_sse)_Nb_128_bits_stores,V(FULLY_VEC)(force_sse)_Nb_256_bits_loads,V(FULLY_VEC)(force_sse)_Nb_256_bits_stores,V(FULLY_VEC)(force_sse)_Nb_FLOP_add_sub,V(FULLY_VEC)(force_sse)_Nb_FLOP_div,V(FULLY_VEC)(force_sse)_Nb_FLOP_mul,V(FULLY_VEC)(force_sse)_Nb_FLOP_other,V(FULLY_VEC)(force_sse)_Nb_FLOP_sqrt,V(FULLY_VEC)(force_sse)_Nb_MOVH/LPS/D_loads,V(FULLY_VEC)(force_sse)_Nb_MOVH/LPS/D_stores,V(FULLY_VEC)(force_sse)_Nb_cycles_P0,V(FULLY_VEC)(force_sse)_Nb_cycles_P1,V(FULLY_VEC)(force_sse)_Nb_cycles_P2,V(FULLY_VEC)(force_sse)_Nb_cycles_P3,V(FULLY_VEC)(force_sse)_Nb_cycles_P4,V(FULLY_VEC)(force_sse)_Nb_cycles_P5,V(FULLY_VEC)(force_sse)_Nb_cycles_P6,V(FULLY_VEC)(force_sse)_Nb_cycles_P7,V(FULLY_VEC)(force_sse)_Nb_insn_ADD/SUBPD_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_ADD/SUBPD_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_ADD/SUBPS_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_ADD/SUBPS_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_ADD/SUBSD,V(FULLY_VEC)(force_sse)_Nb_insn_ADD/SUBSS,V(FULLY_VEC)(force_sse)_Nb_insn_DIVPD_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_DIVPD_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_DIVPS_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_DIVPS_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_DIVSD,V(FULLY_VEC)(force_sse)_Nb_insn_DIVSS,V(FULLY_VEC)(force_sse)_Nb_insn_MULPD_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_MULPD_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_MULPS_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_MULPS_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_MULSD,V(FULLY_VEC)(force_sse)_Nb_insn_MULSS,V(FULLY_VEC)(force_sse)_Nb_insn_PD_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_PD_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_PS_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_PS_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_SD,V(FULLY_VEC)(force_sse)_Nb_insn_SQRTPD_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_SQRTPD_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_SQRTPS_XMM,V(FULLY_VEC)(force_sse)_Nb_insn_SQRTPS_YMM,V(FULLY_VEC)(force_sse)_Nb_insn_SQRTSD,V(FULLY_VEC)(force_sse)_Nb_insn_SQRTSS,V(FULLY_VEC)(force_sse)_Nb_insn_SS,V(FULLY_VEC)(force_sse)_Nb_uops_P0,V(FULLY_VEC)(force_sse)_Nb_uops_P1,V(FULLY_VEC)(force_sse)_Nb_uops_P2,V(FULLY_VEC)(force_sse)_Nb_uops_P3,V(FULLY_VEC)(force_sse)_Nb_uops_P4,V(FULLY_VEC)(force_sse)_Nb_uops_P5,V(FULLY_VEC)(force_sse)_Nb_uops_P6,V(FULLY_VEC)(force_sse)_Nb_uops_P7,V(FULLY_VEC)(force_sse)_RecMII_(cycles),V(FULLY_VEC)(none)_(L1)_Nb_cycles,V(FULLY_VEC)(none)_Bytes_loaded,V(FULLY_VEC)(none)_Bytes_stored,V(FULLY_VEC)(none)_Front_end_(cycles),V(FULLY_VEC)(none)_Nb_32_bits_loads,V(FULLY_VEC)(none)_Nb_32_bits_stores,V(FULLY_VEC)(none)_Nb_64_bits_loads,V(FULLY_VEC)(none)_Nb_64_bits_stores,V(FULLY_VEC)(none)_Nb_128_bits_loads,V(FULLY_VEC)(none)_Nb_128_bits_stores,V(FULLY_VEC)(none)_Nb_256_bits_loads,V(FULLY_VEC)(none)_Nb_256_bits_stores,V(FULLY_VEC)(none)_Nb_FLOP_add_sub,V(FULLY_VEC)(none)_Nb_FLOP_div,V(FULLY_VEC)(none)_Nb_FLOP_mul,V(FULLY_VEC)(none)_Nb_FLOP_other,V(FULLY_VEC)(none)_Nb_FLOP_sqrt,V(FULLY_VEC)(none)_Nb_MOVH/LPS/D_loads,V(FULLY_VEC)(none)_Nb_MOVH/LPS/D_stores,V(FULLY_VEC)(none)_Nb_cycles_P0,V(FULLY_VEC)(none)_Nb_cycles_P1,V(FULLY_VEC)(none)_Nb_cycles_P2,V(FULLY_VEC)(none)_Nb_cycles_P3,V(FULLY_VEC)(none)_Nb_cycles_P4,V(FULLY_VEC)(none)_Nb_cycles_P5,V(FULLY_VEC)(none)_Nb_cycles_P6,V(FULLY_VEC)(none)_Nb_cycles_P7,V(FULLY_VEC)(none)_Nb_insn_ADD/SUBPD_XMM,V(FULLY_VEC)(none)_Nb_insn_ADD/SUBPD_YMM,V(FULLY_VEC)(none)_Nb_insn_ADD/SUBPS_XMM,V(FULLY_VEC)(none)_Nb_insn_ADD/SUBPS_YMM,V(FULLY_VEC)(none)_Nb_insn_ADD/SUBSD,V(FULLY_VEC)(none)_Nb_insn_ADD/SUBSS,V(FULLY_VEC)(none)_Nb_insn_DIVPD_XMM,V(FULLY_VEC)(none)_Nb_insn_DIVPD_YMM,V(FULLY_VEC)(none)_Nb_insn_DIVPS_XMM,V(FULLY_VEC)(none)_Nb_insn_DIVPS_YMM,V(FULLY_VEC)(none)_Nb_insn_DIVSD,V(FULLY_VEC)(none)_Nb_insn_DIVSS,V(FULLY_VEC)(none)_Nb_insn_MULPD_XMM,V(FULLY_VEC)(none)_Nb_insn_MULPD_YMM,V(FULLY_VEC)(none)_Nb_insn_MULPS_XMM,V(FULLY_VEC)(none)_Nb_insn_MULPS_YMM,V(FULLY_VEC)(none)_Nb_insn_MULSD,V(FULLY_VEC)(none)_Nb_insn_MULSS,V(FULLY_VEC)(none)_Nb_insn_PD_XMM,V(FULLY_VEC)(none)_Nb_insn_PD_YMM,V(FULLY_VEC)(none)_Nb_insn_PS_XMM,V(FULLY_VEC)(none)_Nb_insn_PS_YMM,V(FULLY_VEC)(none)_Nb_insn_SD,V(FULLY_VEC)(none)_Nb_insn_SQRTPD_XMM,V(FULLY_VEC)(none)_Nb_insn_SQRTPD_YMM,V(FULLY_VEC)(none)_Nb_insn_SQRTPS_XMM,V(FULLY_VEC)(none)_Nb_insn_SQRTPS_YMM,V(FULLY_VEC)(none)_Nb_insn_SQRTSD,V(FULLY_VEC)(none)_Nb_insn_SQRTSS,V(FULLY_VEC)(none)_Nb_insn_SS,V(FULLY_VEC)(none)_Nb_uops_P0,V(FULLY_VEC)(none)_Nb_uops_P1,V(FULLY_VEC)(none)_Nb_uops_P2,V(FULLY_VEC)(none)_Nb_uops_P3,V(FULLY_VEC)(none)_Nb_uops_P4,V(FULLY_VEC)(none)_Nb_uops_P5,V(FULLY_VEC)(none)_Nb_uops_P6,V(FULLY_VEC)(none)_Nb_uops_P7,V(FULLY_VEC)(none)_RecMII_(cycles),V(MEM_VEC)(force_sse)_(L1)_Nb_cycles,V(MEM_VEC)(force_sse)_Bytes_loaded,V(MEM_VEC)(force_sse)_Bytes_stored,V(MEM_VEC)(force_sse)_Front_end_(cycles),V(MEM_VEC)(force_sse)_Nb_32_bits_loads,V(MEM_VEC)(force_sse)_Nb_32_bits_stores,V(MEM_VEC)(force_sse)_Nb_64_bits_loads,V(MEM_VEC)(force_sse)_Nb_64_bits_stores,V(MEM_VEC)(force_sse)_Nb_128_bits_loads,V(MEM_VEC)(force_sse)_Nb_128_bits_stores,V(MEM_VEC)(force_sse)_Nb_256_bits_loads,V(MEM_VEC)(force_sse)_Nb_256_bits_stores,V(MEM_VEC)(force_sse)_Nb_FLOP_add_sub,V(MEM_VEC)(force_sse)_Nb_FLOP_div,V(MEM_VEC)(force_sse)_Nb_FLOP_mul,V(MEM_VEC)(force_sse)_Nb_FLOP_other,V(MEM_VEC)(force_sse)_Nb_FLOP_sqrt,V(MEM_VEC)(force_sse)_Nb_MOVH/LPS/D_loads,V(MEM_VEC)(force_sse)_Nb_MOVH/LPS/D_stores,V(MEM_VEC)(force_sse)_Nb_cycles_P0,V(MEM_VEC)(force_sse)_Nb_cycles_P1,V(MEM_VEC)(force_sse)_Nb_cycles_P2,V(MEM_VEC)(force_sse)_Nb_cycles_P3,V(MEM_VEC)(force_sse)_Nb_cycles_P4,V(MEM_VEC)(force_sse)_Nb_cycles_P5,V(MEM_VEC)(force_sse)_Nb_cycles_P6,V(MEM_VEC)(force_sse)_Nb_cycles_P7,V(MEM_VEC)(force_sse)_Nb_insn_ADD/SUBPD_XMM,V(MEM_VEC)(force_sse)_Nb_insn_ADD/SUBPD_YMM,V(MEM_VEC)(force_sse)_Nb_insn_ADD/SUBPS_XMM,V(MEM_VEC)(force_sse)_Nb_insn_ADD/SUBPS_YMM,V(MEM_VEC)(force_sse)_Nb_insn_ADD/SUBSD,V(MEM_VEC)(force_sse)_Nb_insn_ADD/SUBSS,V(MEM_VEC)(force_sse)_Nb_insn_DIVPD_XMM,V(MEM_VEC)(force_sse)_Nb_insn_DIVPD_YMM,V(MEM_VEC)(force_sse)_Nb_insn_DIVPS_XMM,V(MEM_VEC)(force_sse)_Nb_insn_DIVPS_YMM,V(MEM_VEC)(force_sse)_Nb_insn_DIVSD,V(MEM_VEC)(force_sse)_Nb_insn_DIVSS,V(MEM_VEC)(force_sse)_Nb_insn_MULPD_XMM,V(MEM_VEC)(force_sse)_Nb_insn_MULPD_YMM,V(MEM_VEC)(force_sse)_Nb_insn_MULPS_XMM,V(MEM_VEC)(force_sse)_Nb_insn_MULPS_YMM,V(MEM_VEC)(force_sse)_Nb_insn_MULSD,V(MEM_VEC)(force_sse)_Nb_insn_MULSS,V(MEM_VEC)(force_sse)_Nb_insn_PD_XMM,V(MEM_VEC)(force_sse)_Nb_insn_PD_YMM,V(MEM_VEC)(force_sse)_Nb_insn_PS_XMM,V(MEM_VEC)(force_sse)_Nb_insn_PS_YMM,V(MEM_VEC)(force_sse)_Nb_insn_SD,V(MEM_VEC)(force_sse)_Nb_insn_SQRTPD_XMM,V(MEM_VEC)(force_sse)_Nb_insn_SQRTPD_YMM,V(MEM_VEC)(force_sse)_Nb_insn_SQRTPS_XMM,V(MEM_VEC)(force_sse)_Nb_insn_SQRTPS_YMM,V(MEM_VEC)(force_sse)_Nb_insn_SQRTSD,V(MEM_VEC)(force_sse)_Nb_insn_SQRTSS,V(MEM_VEC)(force_sse)_Nb_insn_SS,V(MEM_VEC)(force_sse)_Nb_uops_P0,V(MEM_VEC)(force_sse)_Nb_uops_P1,V(MEM_VEC)(force_sse)_Nb_uops_P2,V(MEM_VEC)(force_sse)_Nb_uops_P3,V(MEM_VEC)(force_sse)_Nb_uops_P4,V(MEM_VEC)(force_sse)_Nb_uops_P5,V(MEM_VEC)(force_sse)_Nb_uops_P6,V(MEM_VEC)(force_sse)_Nb_uops_P7,V(MEM_VEC)(force_sse)_RecMII_(cycles),V(MEM_VEC)(none)_(L1)_Nb_cycles,V(MEM_VEC)(none)_Bytes_loaded,V(MEM_VEC)(none)_Bytes_stored,V(MEM_VEC)(none)_Front_end_(cycles),V(MEM_VEC)(none)_Nb_32_bits_loads,V(MEM_VEC)(none)_Nb_32_bits_stores,V(MEM_VEC)(none)_Nb_64_bits_loads,V(MEM_VEC)(none)_Nb_64_bits_stores,V(MEM_VEC)(none)_Nb_128_bits_loads,V(MEM_VEC)(none)_Nb_128_bits_stores,V(MEM_VEC)(none)_Nb_256_bits_loads,V(MEM_VEC)(none)_Nb_256_bits_stores,V(MEM_VEC)(none)_Nb_FLOP_add_sub,V(MEM_VEC)(none)_Nb_FLOP_div,V(MEM_VEC)(none)_Nb_FLOP_mul,V(MEM_VEC)(none)_Nb_FLOP_other,V(MEM_VEC)(none)_Nb_FLOP_sqrt,V(MEM_VEC)(none)_Nb_MOVH/LPS/D_loads,V(MEM_VEC)(none)_Nb_MOVH/LPS/D_stores,V(MEM_VEC)(none)_Nb_cycles_P0,V(MEM_VEC)(none)_Nb_cycles_P1,V(MEM_VEC)(none)_Nb_cycles_P2,V(MEM_VEC)(none)_Nb_cycles_P3,V(MEM_VEC)(none)_Nb_cycles_P4,V(MEM_VEC)(none)_Nb_cycles_P5,V(MEM_VEC)(none)_Nb_cycles_P6,V(MEM_VEC)(none)_Nb_cycles_P7,V(MEM_VEC)(none)_Nb_insn_ADD/SUBPD_XMM,V(MEM_VEC)(none)_Nb_insn_ADD/SUBPD_YMM,V(MEM_VEC)(none)_Nb_insn_ADD/SUBPS_XMM,V(MEM_VEC)(none)_Nb_insn_ADD/SUBPS_YMM,V(MEM_VEC)(none)_Nb_insn_ADD/SUBSD,V(MEM_VEC)(none)_Nb_insn_ADD/SUBSS,V(MEM_VEC)(none)_Nb_insn_DIVPD_XMM,V(MEM_VEC)(none)_Nb_insn_DIVPD_YMM,V(MEM_VEC)(none)_Nb_insn_DIVPS_XMM,V(MEM_VEC)(none)_Nb_insn_DIVPS_YMM,V(MEM_VEC)(none)_Nb_insn_DIVSD,V(MEM_VEC)(none)_Nb_insn_DIVSS,V(MEM_VEC)(none)_Nb_insn_MULPD_XMM,V(MEM_VEC)(none)_Nb_insn_MULPD_YMM,V(MEM_VEC)(none)_Nb_insn_MULPS_XMM,V(MEM_VEC)(none)_Nb_insn_MULPS_YMM,V(MEM_VEC)(none)_Nb_insn_MULSD,V(MEM_VEC)(none)_Nb_insn_MULSS,V(MEM_VEC)(none)_Nb_insn_PD_XMM,V(MEM_VEC)(none)_Nb_insn_PD_YMM,V(MEM_VEC)(none)_Nb_insn_PS_XMM,V(MEM_VEC)(none)_Nb_insn_PS_YMM,V(MEM_VEC)(none)_Nb_insn_SD,V(MEM_VEC)(none)_Nb_insn_SQRTPD_XMM,V(MEM_VEC)(none)_Nb_insn_SQRTPD_YMM,V(MEM_VEC)(none)_Nb_insn_SQRTPS_XMM,V(MEM_VEC)(none)_Nb_insn_SQRTPS_YMM,V(MEM_VEC)(none)_Nb_insn_SQRTSD,V(MEM_VEC)(none)_Nb_insn_SQRTSS,V(MEM_VEC)(none)_Nb_insn_SS,V(MEM_VEC)(none)_Nb_uops_P0,V(MEM_VEC)(none)_Nb_uops_P1,V(MEM_VEC)(none)_Nb_uops_P2,V(MEM_VEC)(none)_Nb_uops_P3,V(MEM_VEC)(none)_Nb_uops_P4,V(MEM_VEC)(none)_Nb_uops_P5,V(MEM_VEC)(none)_Nb_uops_P6,V(MEM_VEC)(none)_Nb_uops_P7,V(MEM_VEC)(none)_RecMII_(cycles),V(VECTOR_ISET)(force_sse)_(L1)_Nb_cycles,V(VECTOR_ISET)(force_sse)_Bytes_loaded,V(VECTOR_ISET)(force_sse)_Bytes_stored,V(VECTOR_ISET)(force_sse)_Front_end_(cycles),V(VECTOR_ISET)(force_sse)_Nb_32_bits_loads,V(VECTOR_ISET)(force_sse)_Nb_32_bits_stores,V(VECTOR_ISET)(force_sse)_Nb_64_bits_loads,V(VECTOR_ISET)(force_sse)_Nb_64_bits_stores,V(VECTOR_ISET)(force_sse)_Nb_128_bits_loads,V(VECTOR_ISET)(force_sse)_Nb_128_bits_stores,V(VECTOR_ISET)(force_sse)_Nb_256_bits_loads,V(VECTOR_ISET)(force_sse)_Nb_256_bits_stores,V(VECTOR_ISET)(force_sse)_Nb_FLOP_add_sub,V(VECTOR_ISET)(force_sse)_Nb_FLOP_div,V(VECTOR_ISET)(force_sse)_Nb_FLOP_mul,V(VECTOR_ISET)(force_sse)_Nb_FLOP_other,V(VECTOR_ISET)(force_sse)_Nb_FLOP_sqrt,V(VECTOR_ISET)(force_sse)_Nb_MOVH/LPS/D_loads,V(VECTOR_ISET)(force_sse)_Nb_MOVH/LPS/D_stores,V(VECTOR_ISET)(force_sse)_Nb_cycles_P0,V(VECTOR_ISET)(force_sse)_Nb_cycles_P1,V(VECTOR_ISET)(force_sse)_Nb_cycles_P2,V(VECTOR_ISET)(force_sse)_Nb_cycles_P3,V(VECTOR_ISET)(force_sse)_Nb_cycles_P4,V(VECTOR_ISET)(force_sse)_Nb_cycles_P5,V(VECTOR_ISET)(force_sse)_Nb_cycles_P6,V(VECTOR_ISET)(force_sse)_Nb_cycles_P7,V(VECTOR_ISET)(force_sse)_Nb_insn_ADD/SUBPD_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_ADD/SUBPD_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_ADD/SUBPS_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_ADD/SUBPS_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_ADD/SUBSD,V(VECTOR_ISET)(force_sse)_Nb_insn_ADD/SUBSS,V(VECTOR_ISET)(force_sse)_Nb_insn_DIVPD_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_DIVPD_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_DIVPS_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_DIVPS_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_DIVSD,V(VECTOR_ISET)(force_sse)_Nb_insn_DIVSS,V(VECTOR_ISET)(force_sse)_Nb_insn_MULPD_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_MULPD_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_MULPS_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_MULPS_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_MULSD,V(VECTOR_ISET)(force_sse)_Nb_insn_MULSS,V(VECTOR_ISET)(force_sse)_Nb_insn_PD_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_PD_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_PS_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_PS_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_SD,V(VECTOR_ISET)(force_sse)_Nb_insn_SQRTPD_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_SQRTPD_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_SQRTPS_XMM,V(VECTOR_ISET)(force_sse)_Nb_insn_SQRTPS_YMM,V(VECTOR_ISET)(force_sse)_Nb_insn_SQRTSD,V(VECTOR_ISET)(force_sse)_Nb_insn_SQRTSS,V(VECTOR_ISET)(force_sse)_Nb_insn_SS,V(VECTOR_ISET)(force_sse)_Nb_uops_P0,V(VECTOR_ISET)(force_sse)_Nb_uops_P1,V(VECTOR_ISET)(force_sse)_Nb_uops_P2,V(VECTOR_ISET)(force_sse)_Nb_uops_P3,V(VECTOR_ISET)(force_sse)_Nb_uops_P4,V(VECTOR_ISET)(force_sse)_Nb_uops_P5,V(VECTOR_ISET)(force_sse)_Nb_uops_P6,V(VECTOR_ISET)(force_sse)_Nb_uops_P7,V(VECTOR_ISET)(force_sse)_RecMII_(cycles),V(VECTOR_ISET)(none)_(L1)_Nb_cycles,V(VECTOR_ISET)(none)_Bytes_loaded,V(VECTOR_ISET)(none)_Bytes_stored,V(VECTOR_ISET)(none)_Front_end_(cycles),V(VECTOR_ISET)(none)_Nb_32_bits_loads,V(VECTOR_ISET)(none)_Nb_32_bits_stores,V(VECTOR_ISET)(none)_Nb_64_bits_loads,V(VECTOR_ISET)(none)_Nb_64_bits_stores,V(VECTOR_ISET)(none)_Nb_128_bits_loads,V(VECTOR_ISET)(none)_Nb_128_bits_stores,V(VECTOR_ISET)(none)_Nb_256_bits_loads,V(VECTOR_ISET)(none)_Nb_256_bits_stores,V(VECTOR_ISET)(none)_Nb_FLOP_add_sub,V(VECTOR_ISET)(none)_Nb_FLOP_div,V(VECTOR_ISET)(none)_Nb_FLOP_mul,V(VECTOR_ISET)(none)_Nb_FLOP_other,V(VECTOR_ISET)(none)_Nb_FLOP_sqrt,V(VECTOR_ISET)(none)_Nb_MOVH/LPS/D_loads,V(VECTOR_ISET)(none)_Nb_MOVH/LPS/D_stores,V(VECTOR_ISET)(none)_Nb_cycles_P0,V(VECTOR_ISET)(none)_Nb_cycles_P1,V(VECTOR_ISET)(none)_Nb_cycles_P2,V(VECTOR_ISET)(none)_Nb_cycles_P3,V(VECTOR_ISET)(none)_Nb_cycles_P4,V(VECTOR_ISET)(none)_Nb_cycles_P5,V(VECTOR_ISET)(none)_Nb_cycles_P6,V(VECTOR_ISET)(none)_Nb_cycles_P7,V(VECTOR_ISET)(none)_Nb_insn_ADD/SUBPD_XMM,V(VECTOR_ISET)(none)_Nb_insn_ADD/SUBPD_YMM,V(VECTOR_ISET)(none)_Nb_insn_ADD/SUBPS_XMM,V(VECTOR_ISET)(none)_Nb_insn_ADD/SUBPS_YMM,V(VECTOR_ISET)(none)_Nb_insn_ADD/SUBSD,V(VECTOR_ISET)(none)_Nb_insn_ADD/SUBSS,V(VECTOR_ISET)(none)_Nb_insn_DIVPD_XMM,V(VECTOR_ISET)(none)_Nb_insn_DIVPD_YMM,V(VECTOR_ISET)(none)_Nb_insn_DIVPS_XMM,V(VECTOR_ISET)(none)_Nb_insn_DIVPS_YMM,V(VECTOR_ISET)(none)_Nb_insn_DIVSD,V(VECTOR_ISET)(none)_Nb_insn_DIVSS,V(VECTOR_ISET)(none)_Nb_insn_MULPD_XMM,V(VECTOR_ISET)(none)_Nb_insn_MULPD_YMM,V(VECTOR_ISET)(none)_Nb_insn_MULPS_XMM,V(VECTOR_ISET)(none)_Nb_insn_MULPS_YMM,V(VECTOR_ISET)(none)_Nb_insn_MULSD,V(VECTOR_ISET)(none)_Nb_insn_MULSS,V(VECTOR_ISET)(none)_Nb_insn_PD_XMM,V(VECTOR_ISET)(none)_Nb_insn_PD_YMM,V(VECTOR_ISET)(none)_Nb_insn_PS_XMM,V(VECTOR_ISET)(none)_Nb_insn_PS_YMM,V(VECTOR_ISET)(none)_Nb_insn_SD,V(VECTOR_ISET)(none)_Nb_insn_SQRTPD_XMM,V(VECTOR_ISET)(none)_Nb_insn_SQRTPD_YMM,V(VECTOR_ISET)(none)_Nb_insn_SQRTPS_XMM,V(VECTOR_ISET)(none)_Nb_insn_SQRTPS_YMM,V(VECTOR_ISET)(none)_Nb_insn_SQRTSD,V(VECTOR_ISET)(none)_Nb_insn_SQRTSS,V(VECTOR_ISET)(none)_Nb_insn_SS,V(VECTOR_ISET)(none)_Nb_uops_P0,V(VECTOR_ISET)(none)_Nb_uops_P1,V(VECTOR_ISET)(none)_Nb_uops_P2,V(VECTOR_ISET)(none)_Nb_uops_P3,V(VECTOR_ISET)(none)_Nb_uops_P4,V(VECTOR_ISET)(none)_Nb_uops_P5,V(VECTOR_ISET)(none)_Nb_uops_P6,V(VECTOR_ISET)(none)_Nb_uops_P7,V(VECTOR_ISET)(none)_RecMII_(cycles)
