// Seed: 1037867004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output tri id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  assign module_1._id_3 = 0;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 'h0 : -1] id_27;
  ;
  assign id_1  = id_14 ? 1 : id_4 ? -1 : id_11;
  assign id_16 = -1 ? -1 : (1) | id_18 != id_4;
  wire id_28;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_3 = 32'd71,
    parameter id_6 = 32'd80
) (
    input wor _id_0,
    output tri1 id_1,
    output supply0 id_2,
    input supply0 _id_3
);
  wire [id_0  #  (
      .  id_0(  1  ),
      .  id_3(  1  )
) : id_0] id_5;
  localparam id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire [1 : -1] id_7;
  defparam id_6.id_6 = -1;
endmodule
