<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F4xx/stm32f4xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_669f7f1a82621df79a7092a8152c4ec4.html">STM32F4xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_H</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __STM32F4xx_H</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Uncomment the line below according to the target STM32 device used in your</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">   application </span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if !defined (STM32F40_41xxx) &amp;&amp; !defined (STM32F427_437xx) &amp;&amp; !defined (STM32F429_439xx) &amp;&amp; !defined (STM32F401xx)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">/* #define STM32F40_41xxx */</span>   </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">/* #define STM32F427_437xx */</span>   </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">/* #define STM32F429_439xx */</span>   </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">/* #define STM32F401xx */</span>     </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* Old STM32F40XX definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#ifdef STM32F40XX</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  #define STM32F40_41xxx</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40XX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Old STM32F427X definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#ifdef STM32F427X</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">  #define STM32F427_437xx</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427X */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#if !defined (STM32F40_41xxx) &amp;&amp; !defined (STM32F427_437xx) &amp;&amp; !defined (STM32F429_439xx) &amp;&amp; !defined (STM32F401xx)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"> #error &quot;Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)&quot;</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#if !defined  (USE_STDPERIPH_DRIVER)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">/*#define USE_STDPERIPH_DRIVER */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE) </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)25000000) </span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT) </span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">  #define HSE_STARTUP_TIMEOUT    ((uint16_t)0x05000)   </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">  131</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_STARTUP_TIMEOUT */</span><span class="preprocessor">   </span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)   </span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)16000000) </span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  135</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor">   </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_MAIN   (0x01) </span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gab16ffe03509714c63d5e530131c494f4.html#gab16ffe03509714c63d5e530131c494f4">  141</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_SUB1   (0x02) </span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gadce716e810a51b042298fb21b63e5366.html#gadce716e810a51b042298fb21b63e5366">  142</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_SUB2   (0x00) </span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga4b16607e43a35289dc5ebb608b1261d4.html#ga4b16607e43a35289dc5ebb608b1261d4">  143</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_RC     (0x00) </span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gad5bec5e54ac96b9238a6363f2088f85c.html#gad5bec5e54ac96b9238a6363f2088f85c">  144</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION        ((__STM32F4XX_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_RC))</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                             </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001  </span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga45a97e4bb8b6ce7c334acc5f45ace3ba.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  161</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1       </span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448.html#ga4127d1b31aaf336fab3d7329d117f448">  162</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4       </span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">  163</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0       </span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_gab58771b4ec03f9bdddc84770f7c95c68.html#gab58771b4ec03f9bdddc84770f7c95c68">  164</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1       </span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">  170</a></span>&#160;<span class="preprocessor">typedef enum IRQn</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  173</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  174</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  175</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  176</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  177</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  178</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  179</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  180</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">  182</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">  183</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">  184</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">  185</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">  186</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">  187</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">  188</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">  189</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">  190</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">  191</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">  192</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">  193</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">  194</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">  195</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">  196</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">  197</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">  198</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">  199</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">  200</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a>                   = 48,     </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81      </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a>                    = 48,     </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  UART7_IRQn                  = 82,     </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  UART8_IRQn                  = 83,     </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  SPI4_IRQn                   = 84,     </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  SPI5_IRQn                   = 85,     </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  SPI6_IRQn                   = 86,     </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  SAI1_IRQn                   = 87,     </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  DMA2D_IRQn                  = 90      </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#if defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a>                    = 48,     </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  UART7_IRQn                  = 82,     </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  UART8_IRQn                  = 83,     </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  SPI4_IRQn                   = 84,     </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  SPI5_IRQn                   = 85,     </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  SPI6_IRQn                   = 86,     </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  SAI1_IRQn                   = 87,     </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  LTDC_IRQn                   = 88,     </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  LTDC_ER_IRQn                = 89,     </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  DMA2D_IRQn                  = 90      </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;   </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#if defined (STM32F401xx)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,      </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  SPI4_IRQn                   = 84       </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#ga4a0206df9604302e0741c1aa4ca1ded3">  456</a></span>&#160;} <a class="code" href="group__Configuration__section__for__CMSIS.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* CHIBIOS FIX */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//#include &quot;system_stm32f4xx.h&quot;</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__Exported__types_gae9b1af5c037e57a98884758875d3a7c4.html#gae9b1af5c037e57a98884758875d3a7c4">  471</a></span>&#160;<span class="keyword">typedef</span> int32_t  <a class="code" href="group__Exported__types_gae9b1af5c037e57a98884758875d3a7c4.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keyword">typedef</span> int16_t s16;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keyword">typedef</span> int8_t  s8;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__Exported__types_gad97679599f3791409523fdb1c6156a28.html#gad97679599f3791409523fdb1c6156a28">  475</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int32_t <a class="code" href="group__Exported__types_gad97679599f3791409523fdb1c6156a28.html#gad97679599f3791409523fdb1c6156a28">sc32</a>;  </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__Exported__types_ga66ab742a0751bb4e7661b8e874f2ddda.html#ga66ab742a0751bb4e7661b8e874f2ddda">  476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int16_t <a class="code" href="group__Exported__types_ga66ab742a0751bb4e7661b8e874f2ddda.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a>;  </div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__Exported__types_ga30e6c0f6718e1b6d26dc9d94ddcf9d11.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">  477</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int8_t <a class="code" href="group__Exported__types_ga30e6c0f6718e1b6d26dc9d94ddcf9d11.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a>;   </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int32_t  vs32;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int16_t  vs16;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int8_t   vs8;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160; </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__Exported__types_gaec1d22666cf030b79051e5daa372fbc8.html#gaec1d22666cf030b79051e5daa372fbc8">  483</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int32_t <a class="code" href="group__Exported__types_gaec1d22666cf030b79051e5daa372fbc8.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a>;  </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__Exported__types_ga369ae0177b957e5afa7c1e62312f97c3.html#ga369ae0177b957e5afa7c1e62312f97c3">  484</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int16_t <a class="code" href="group__Exported__types_ga369ae0177b957e5afa7c1e62312f97c3.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a>;  </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__Exported__types_ga47463bcded079ac61d5da46aff497803.html#ga47463bcded079ac61d5da46aff497803">  485</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int8_t <a class="code" href="group__Exported__types_ga47463bcded079ac61d5da46aff497803.html#ga47463bcded079ac61d5da46aff497803">vsc8</a>;   </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="keyword">typedef</span> uint32_t  u32;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="keyword">typedef</span> uint16_t u16;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="keyword">typedef</span> uint8_t  u8;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__Exported__types_ga5b628e6a05856ff67e535fa391a57683.html#ga5b628e6a05856ff67e535fa391a57683">  491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t <a class="code" href="group__Exported__types_ga5b628e6a05856ff67e535fa391a57683.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a>;  </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__Exported__types_gabc715ea3779494b5a4f53173a397f7cb.html#gabc715ea3779494b5a4f53173a397f7cb">  492</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint16_t <a class="code" href="group__Exported__types_gabc715ea3779494b5a4f53173a397f7cb.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a>;  </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__Exported__types_gac74022c74a461f810e0d4fdc9bfea480.html#gac74022c74a461f810e0d4fdc9bfea480">  493</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__Exported__types_gac74022c74a461f810e0d4fdc9bfea480.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a>;   </div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  vu32;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t vu16;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  vu8;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__Exported__types_ga2e08e321a35a55e72c5b3a507e76371f.html#ga2e08e321a35a55e72c5b3a507e76371f">  499</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="group__Exported__types_ga2e08e321a35a55e72c5b3a507e76371f.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a>;  </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__Exported__types_ga7f6037565f0caa27727c8b871daf0d56.html#ga7f6037565f0caa27727c8b871daf0d56">  500</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t <a class="code" href="group__Exported__types_ga7f6037565f0caa27727c8b871daf0d56.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a>;  </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__Exported__types_gab0ec90ac9b2c5864755998c8d37c264a.html#gab0ec90ac9b2c5864755998c8d37c264a">  501</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="group__Exported__types_gab0ec90ac9b2c5864755998c8d37c264a.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a>;   </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {RESET = 0, SET = !RESET} FlagStatus, ITStatus;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;     </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;    </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;    </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;  </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;  </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;  </div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;  </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;  </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;  </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;    </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;    </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;   </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;   </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;   </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;   </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;   </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;   </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;   </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;   </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;     </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;} <a class="code" href="structADC__TypeDef.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;{</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;    </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;    </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR;    </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;} <a class="code" href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;{</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;  </div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} <a class="code" href="structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;  </div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR; </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR; </div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;} <a class="code" href="structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;{</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2; </div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;} <a class="code" href="structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;{</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MCR;                 </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MSR;                 </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              TSR;                 </div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF0R;                </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF1R;                </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              IER;                 </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              ESR;                 </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              BTR;                 </div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  uint32_t                   RESERVED0[88];       </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  uint32_t                   RESERVED1[12];       </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FMR;                 </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FM1R;                </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  uint32_t                   RESERVED2;           </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FS1R;                </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  uint32_t                   RESERVED3;           </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FFA1R;               </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  uint32_t                   RESERVED4;           </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FA1R;                </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  uint32_t                   RESERVED5[8];        </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;} <a class="code" href="structCAN__TypeDef.html">CAN_TypeDef</a>;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;{</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;        </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  uint8_t       RESERVED0;  </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  uint16_t      RESERVED1;  </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;} <a class="code" href="structCRC__TypeDef.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;  </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;  </div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;  </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;   </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;  </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;  </div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;   </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;  </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;  </div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;   </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;     </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;     </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;} <a class="code" href="structDAC__TypeDef.html">DAC_TypeDef</a>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;  </div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;  </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;  </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;}<a class="code" href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RISR;     </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;      </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR;     </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;      </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESCR;     </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESUR;     </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CWSTRTR;  </div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CWSIZER;  </div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;       </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;} <a class="code" href="structDCMI__TypeDef.html">DCMI_TypeDef</a>;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;{</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;     </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NDTR;   </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAR;    </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M0AR;   </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M1AR;   </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;    </div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;} <a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;{</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LISR;   </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HISR;   </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIFCR;  </div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HIFCR;  </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;} <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="structDMA2D__TypeDef.html">  711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;{</div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__CMSIS_gafb0ef686f69afae3e9614a9b30558dcf.html#gafb0ef686f69afae3e9614a9b30558dcf">  713</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gafb0ef686f69afae3e9614a9b30558dcf.html#gafb0ef686f69afae3e9614a9b30558dcf">CR</a>;            </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__CMSIS_ga03ffbd962bae5def253311b5b385cd07.html#ga03ffbd962bae5def253311b5b385cd07">  714</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga03ffbd962bae5def253311b5b385cd07.html#ga03ffbd962bae5def253311b5b385cd07">ISR</a>;           </div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__CMSIS_gaede126199a74ea2a7477c1361537f3c4.html#gaede126199a74ea2a7477c1361537f3c4">  715</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaede126199a74ea2a7477c1361537f3c4.html#gaede126199a74ea2a7477c1361537f3c4">IFCR</a>;          </div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8f6597d73722df5394be67c0ac22fe66.html#ga8f6597d73722df5394be67c0ac22fe66">  716</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga8f6597d73722df5394be67c0ac22fe66.html#ga8f6597d73722df5394be67c0ac22fe66">FGMAR</a>;         </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9a1b3799763c47fefd4772f10b7df91b.html#ga9a1b3799763c47fefd4772f10b7df91b">  717</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9a1b3799763c47fefd4772f10b7df91b.html#ga9a1b3799763c47fefd4772f10b7df91b">FGOR</a>;          </div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9d9d6051b0db4c369c7aa77c0c8740d0.html#ga9d9d6051b0db4c369c7aa77c0c8740d0">  718</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9d9d6051b0db4c369c7aa77c0c8740d0.html#ga9d9d6051b0db4c369c7aa77c0c8740d0">BGMAR</a>;         </div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__CMSIS_ga93ae9fddd0bab5c8938015a540e6371e.html#ga93ae9fddd0bab5c8938015a540e6371e">  719</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga93ae9fddd0bab5c8938015a540e6371e.html#ga93ae9fddd0bab5c8938015a540e6371e">BGOR</a>;          </div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__CMSIS_gae98f793825b09b2b70300582d2f8a9fe.html#gae98f793825b09b2b70300582d2f8a9fe">  720</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae98f793825b09b2b70300582d2f8a9fe.html#gae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>;       </div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8e2ca425d2b5655573fd89bca5efb272.html#ga8e2ca425d2b5655573fd89bca5efb272">  721</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga8e2ca425d2b5655573fd89bca5efb272.html#ga8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>;        </div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2469616cbbe6a9e9afa1b943f326add0.html#ga2469616cbbe6a9e9afa1b943f326add0">  722</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2469616cbbe6a9e9afa1b943f326add0.html#ga2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>;       </div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9dad401dfd995251a189d457bc6a5ebd.html#ga9dad401dfd995251a189d457bc6a5ebd">  723</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9dad401dfd995251a189d457bc6a5ebd.html#ga9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>;        </div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__CMSIS_gafdbd6e3f06436d655b464e1ea804ea31.html#gafdbd6e3f06436d655b464e1ea804ea31">  724</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gafdbd6e3f06436d655b464e1ea804ea31.html#gafdbd6e3f06436d655b464e1ea804ea31">FGCMAR</a>;        </div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7b6a846a09e204c29664759983853ec0.html#ga7b6a846a09e204c29664759983853ec0">  725</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7b6a846a09e204c29664759983853ec0.html#ga7b6a846a09e204c29664759983853ec0">BGCMAR</a>;        </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__CMSIS_ga50f9ee49cd295305a56ac58b96d11ded.html#ga50f9ee49cd295305a56ac58b96d11ded">  726</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga50f9ee49cd295305a56ac58b96d11ded.html#ga50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>;        </div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CMSIS_ga07566e4390ac1c55a3fd7f58dd6e33c6.html#ga07566e4390ac1c55a3fd7f58dd6e33c6">  727</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga07566e4390ac1c55a3fd7f58dd6e33c6.html#ga07566e4390ac1c55a3fd7f58dd6e33c6">OCOLR</a>;         </div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4ecac7187f1a8fcd108b14abdfb4934d.html#ga4ecac7187f1a8fcd108b14abdfb4934d">  728</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4ecac7187f1a8fcd108b14abdfb4934d.html#ga4ecac7187f1a8fcd108b14abdfb4934d">OMAR</a>;          </div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__CMSIS_ga118208b8645815a2aa670e92d6277199.html#ga118208b8645815a2aa670e92d6277199">  729</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga118208b8645815a2aa670e92d6277199.html#ga118208b8645815a2aa670e92d6277199">OOR</a>;           </div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__CMSIS_ga96a187a30051332f029676b6ecd36167.html#ga96a187a30051332f029676b6ecd36167">  730</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga96a187a30051332f029676b6ecd36167.html#ga96a187a30051332f029676b6ecd36167">NLR</a>;           </div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa78b34a419d5a35c5504f1818ef9f122.html#gaa78b34a419d5a35c5504f1818ef9f122">  731</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa78b34a419d5a35c5504f1818ef9f122.html#gaa78b34a419d5a35c5504f1818ef9f122">LWR</a>;           </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5e5f5a73a2c943723044960897daccc3.html#ga5e5f5a73a2c943723044960897daccc3">  732</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5e5f5a73a2c943723044960897daccc3.html#ga5e5f5a73a2c943723044960897daccc3">AMTCR</a>;         </div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__CMSIS_ga996362d8114c5c841da6c763b0df3df1.html#ga996362d8114c5c841da6c763b0df3df1">  733</a></span>&#160;  uint32_t      RESERVED[236]; </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4f8c1dc3470960b18ec9e3c358d0b0ad.html#ga4f8c1dc3470960b18ec9e3c358d0b0ad">  734</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCLUT[256];   </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2ee6a30b394faf8442becbfa8b737413.html#ga2ee6a30b394faf8442becbfa8b737413">  735</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCLUT[256];   </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;} <a class="code" href="structDMA2D__TypeDef.html">DMA2D_TypeDef</a>;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACCR;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACFFR;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHTHR;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHTLR;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMIIAR;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMIIDR;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACFCR;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVLANTR;             <span class="comment">/*    8 */</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  uint32_t      RESERVED0[2];</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACRWUFFR;             <span class="comment">/*   11 */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPMTCSR;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  uint32_t      RESERVED1[2];</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSR;                 <span class="comment">/*   15 */</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACIMR;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0HR;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0LR;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1HR;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1LR;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2HR;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2LR;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3HR;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3LR;               <span class="comment">/*   24 */</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  uint32_t      RESERVED2[40];</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCCR;                 <span class="comment">/*   65 */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIR;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIR;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIMR;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIMR;               <span class="comment">/*   69 */</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  uint32_t      RESERVED3[14];</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFSCCR;            <span class="comment">/*   84 */</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFMSCCR;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  uint32_t      RESERVED4[5];</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFCR;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  uint32_t      RESERVED5[10];</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRFCECR;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRFAECR;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  uint32_t      RESERVED6[10];</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRGUFCR;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  uint32_t      RESERVED7[334];</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSCR;</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPSSIR;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSHR;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSLR;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSHUR;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSLUR;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSAR;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTTHR;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTTLR;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSSR;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  uint32_t      RESERVED9[565];</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMABMR;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMATPDR;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARPDR;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARDLAR;</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMATDLAR;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMASR;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAOMR;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAIER;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAMFBOCR;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARSWTR;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  uint32_t      RESERVED10[8];</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHTDR;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHRDR;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHTBAR;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHRBAR;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;} <a class="code" href="structETH__TypeDef.html">ETH_TypeDef</a>;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;    </div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;    </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;   </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;   </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;  </div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;     </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;} <a class="code" href="structEXTI__TypeDef.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;      </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;     </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;  </div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR;    </div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__CMSIS_ga180354afdf5ff27d04befd794c46156d.html#ga180354afdf5ff27d04befd794c46156d">  838</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga180354afdf5ff27d04befd794c46156d.html#ga180354afdf5ff27d04befd794c46156d">OPTCR1</a>;   </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;} <a class="code" href="structFLASH__TypeDef.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;{</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];    </div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;} <a class="code" href="structFSMC__Bank1__TypeDef.html">FSMC_Bank1_TypeDef</a>; </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;{</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];    </div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;} <a class="code" href="structFSMC__Bank1E__TypeDef.html">FSMC_Bank1E_TypeDef</a>;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;{</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR2;       </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM2;      </div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT2;      </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  uint32_t      RESERVED0;  </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR2;      </div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;} <a class="code" href="structFSMC__Bank2__TypeDef.html">FSMC_Bank2_TypeDef</a>;</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR3;       </div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3;        </div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM3;      </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT3;      </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  uint32_t      RESERVED0;  </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR3;      </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;} <a class="code" href="structFSMC__Bank3__TypeDef.html">FSMC_Bank3_TypeDef</a>;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;{</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4;       </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4;        </div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4;      </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4;      </div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4;       </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;} <a class="code" href="structFSMC__Bank4__TypeDef.html">FSMC_Bank4_TypeDef</a>; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;{</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];    </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;} FMC_Bank1_TypeDef; </div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];    </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;} FMC_Bank1E_TypeDef;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR2;       </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM2;      </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT2;      </div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  uint32_t      RESERVED0;  </div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR2;      </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;} FMC_Bank2_TypeDef;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;{</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR3;       </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3;        </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM3;      </div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT3;      </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  uint32_t      RESERVED0;  </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR3;      </div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;} FMC_Bank3_TypeDef;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;{</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4;       </div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4;        </div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4;      </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4;      </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4;       </div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;} FMC_Bank4_TypeDef; </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;{</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCR[2];        </div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDTR[2];        </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCMR;       </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDRTR;       </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDSR;        </div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;} FMC_Bank5_6_TypeDef; </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* CHIBIOS FIX */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;    </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;   </div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;  </div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;    </div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;      </div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;      </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BSRRL;    </div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BSRRH;    </div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;     </div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;} <a class="code" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;{</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP;       </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMC;          </div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  uint32_t      RESERVED[2];  </div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPCR;        </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;} <a class="code" href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160; </div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;{</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;        </div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  uint16_t      RESERVED0;  </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;        </div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  uint16_t      RESERVED1;  </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR1;       </div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  uint16_t      RESERVED2;  </div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR2;       </div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  uint16_t      RESERVED3;  </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;         </div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  uint16_t      RESERVED4;  </div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR1;        </div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  uint16_t      RESERVED5;  </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR2;        </div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  uint16_t      RESERVED6;  </div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR;        </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  uint16_t      RESERVED7;  </div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TRISE;      </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  uint16_t      RESERVED8;  </div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__CMSIS_ga932d5b47f494828fbe8e2448bb324ca8.html#ga932d5b47f494828fbe8e2448bb324ca8"> 1034</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga932d5b47f494828fbe8e2448bb324ca8.html#ga932d5b47f494828fbe8e2448bb324ca8">FLTR</a>;       </div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__CMSIS_ga669f1406f19f2944cb73d02b3620880f.html#ga669f1406f19f2944cb73d02b3620880f"> 1035</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga669f1406f19f2944cb73d02b3620880f.html#ga669f1406f19f2944cb73d02b3620880f">RESERVED9</a>;  </div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;} <a class="code" href="structI2C__TypeDef.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160; </div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;{</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;   </div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;   </div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;  </div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;} <a class="code" href="structIWDG__TypeDef.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="structLTDC__TypeDef.html"> 1054</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;{</div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1a43b1a297bbe2126e6697a09d21612d.html#ga1a43b1a297bbe2126e6697a09d21612d"> 1056</a></span>&#160;  uint32_t      RESERVED0[2];  </div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa5bb98a48470eaf50559e916bce23278.html#gaa5bb98a48470eaf50559e916bce23278"> 1057</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa5bb98a48470eaf50559e916bce23278.html#gaa5bb98a48470eaf50559e916bce23278">SSCR</a>;          </div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__CMSIS_gaefc3daf9db06d441115572be02bb49bd.html#gaefc3daf9db06d441115572be02bb49bd"> 1058</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaefc3daf9db06d441115572be02bb49bd.html#gaefc3daf9db06d441115572be02bb49bd">BPCR</a>;          </div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__CMSIS_ga20602a2e34b3e4e97e07474e5ad9c22b.html#ga20602a2e34b3e4e97e07474e5ad9c22b"> 1059</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga20602a2e34b3e4e97e07474e5ad9c22b.html#ga20602a2e34b3e4e97e07474e5ad9c22b">AWCR</a>;          </div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7a7b8762321bdcdc8def7a6ace94a455.html#ga7a7b8762321bdcdc8def7a6ace94a455"> 1060</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7a7b8762321bdcdc8def7a6ace94a455.html#ga7a7b8762321bdcdc8def7a6ace94a455">TWCR</a>;          </div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__CMSIS_ga154e0514cfca7449156dd5a9133631ac.html#ga154e0514cfca7449156dd5a9133631ac"> 1061</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga154e0514cfca7449156dd5a9133631ac.html#ga154e0514cfca7449156dd5a9133631ac">GCR</a>;           </div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__CMSIS_gaadd4b8262474fe610f5414e1ff2fbcbe.html#gaadd4b8262474fe610f5414e1ff2fbcbe"> 1062</a></span>&#160;  uint32_t      RESERVED1[2];  </div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__CMSIS_ga502dd9d2d17025a90bdf968eb29827f2.html#ga502dd9d2d17025a90bdf968eb29827f2"> 1063</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga502dd9d2d17025a90bdf968eb29827f2.html#ga502dd9d2d17025a90bdf968eb29827f2">SRCR</a>;          </div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__CMSIS_gae3e85d4ed370a42e7fd46d059dffaaa8.html#gae3e85d4ed370a42e7fd46d059dffaaa8"> 1064</a></span>&#160;  uint32_t      RESERVED2[1];  </div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS_gacf20a59c07d3e013d0207b1719b973b6.html#gacf20a59c07d3e013d0207b1719b973b6"> 1065</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gacf20a59c07d3e013d0207b1719b973b6.html#gacf20a59c07d3e013d0207b1719b973b6">BCCR</a>;          </div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__CMSIS_gafffbe3c266a4f2bd842eb96103b65dac.html#gafffbe3c266a4f2bd842eb96103b65dac"> 1066</a></span>&#160;  uint32_t      RESERVED3[1];  </div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0ab6c92574cc246707aa1371e3c5cb85.html#ga0ab6c92574cc246707aa1371e3c5cb85"> 1067</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0ab6c92574cc246707aa1371e3c5cb85.html#ga0ab6c92574cc246707aa1371e3c5cb85">IER</a>;           </div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2e3f3fba908b85d2fcf1eaab6b5600bf.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf"> 1068</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2e3f3fba908b85d2fcf1eaab6b5600bf.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf">ISR</a>;           </div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7c7225eb9029a81f17b60cf4104eaffb.html#ga7c7225eb9029a81f17b60cf4104eaffb"> 1069</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7c7225eb9029a81f17b60cf4104eaffb.html#ga7c7225eb9029a81f17b60cf4104eaffb">ICR</a>;           </div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__CMSIS_ga74a5f74bb4f174bbda1e2dc3cce9f536.html#ga74a5f74bb4f174bbda1e2dc3cce9f536"> 1070</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga74a5f74bb4f174bbda1e2dc3cce9f536.html#ga74a5f74bb4f174bbda1e2dc3cce9f536">LIPCR</a>;         </div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf019d85ce2b876ee99d994a09de12ec3.html#gaf019d85ce2b876ee99d994a09de12ec3"> 1071</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf019d85ce2b876ee99d994a09de12ec3.html#gaf019d85ce2b876ee99d994a09de12ec3">CPSR</a>;          </div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6d6675f23322e241122468935ee60ed1.html#ga6d6675f23322e241122468935ee60ed1"> 1072</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6d6675f23322e241122468935ee60ed1.html#ga6d6675f23322e241122468935ee60ed1">CDSR</a>;         </div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;} <a class="code" href="structLTDC__TypeDef.html">LTDC_TypeDef</a>;  </div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="structLTDC__Layer__TypeDef.html"> 1079</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;{  </div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__CMSIS_ga3f9827b30a402fd3d85fe4f4b8eb49c9.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9"> 1081</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga3f9827b30a402fd3d85fe4f4b8eb49c9.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9">CR</a>;            </div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9c72a83598a0ee20148f01a486f54ac0.html#ga9c72a83598a0ee20148f01a486f54ac0"> 1082</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9c72a83598a0ee20148f01a486f54ac0.html#ga9c72a83598a0ee20148f01a486f54ac0">WHPCR</a>;         </div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa3238d4c30b3ec500b2007bc061020db.html#gaa3238d4c30b3ec500b2007bc061020db"> 1083</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa3238d4c30b3ec500b2007bc061020db.html#gaa3238d4c30b3ec500b2007bc061020db">WVPCR</a>;         </div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1037f0255519c1c6c14af5b17a4de3ca.html#ga1037f0255519c1c6c14af5b17a4de3ca"> 1084</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga1037f0255519c1c6c14af5b17a4de3ca.html#ga1037f0255519c1c6c14af5b17a4de3ca">CKCR</a>;          </div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__CMSIS_ga401b8bbdd7d666b112a747b1a6d163ae.html#ga401b8bbdd7d666b112a747b1a6d163ae"> 1085</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga401b8bbdd7d666b112a747b1a6d163ae.html#ga401b8bbdd7d666b112a747b1a6d163ae">PFCR</a>;          </div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf3708f47198ca52e0149584a8c382362.html#gaf3708f47198ca52e0149584a8c382362"> 1086</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf3708f47198ca52e0149584a8c382362.html#gaf3708f47198ca52e0149584a8c382362">CACR</a>;          </div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__CMSIS_gaaedb1dc65cb10a98f4c53f162b19bb39.html#gaaedb1dc65cb10a98f4c53f162b19bb39"> 1087</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaaedb1dc65cb10a98f4c53f162b19bb39.html#gaaedb1dc65cb10a98f4c53f162b19bb39">DCCR</a>;          </div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__CMSIS_gad597faecb079859e9cdb849c8cf78aec.html#gad597faecb079859e9cdb849c8cf78aec"> 1088</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad597faecb079859e9cdb849c8cf78aec.html#gad597faecb079859e9cdb849c8cf78aec">BFCR</a>;          </div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__CMSIS_ga69d1bd327c7b02f9a1c9372992939406.html#ga69d1bd327c7b02f9a1c9372992939406"> 1089</a></span>&#160;  uint32_t      RESERVED0[2];  </div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa79c0c2be9b6f8e4f034d8d5fe8e9345.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345"> 1090</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa79c0c2be9b6f8e4f034d8d5fe8e9345.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345">CFBAR</a>;         </div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__CMSIS_gae4673c5b4a2df7b770d82e43b1806ccf.html#gae4673c5b4a2df7b770d82e43b1806ccf"> 1091</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae4673c5b4a2df7b770d82e43b1806ccf.html#gae4673c5b4a2df7b770d82e43b1806ccf">CFBLR</a>;         </div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__CMSIS_gadbd3ad2a70d1578d630acfdb9a526320.html#gadbd3ad2a70d1578d630acfdb9a526320"> 1092</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gadbd3ad2a70d1578d630acfdb9a526320.html#gadbd3ad2a70d1578d630acfdb9a526320">CFBLNR</a>;        </div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__CMSIS_gad08bb6a4577311f9dfcc7a3a15f0c7c9.html#gad08bb6a4577311f9dfcc7a3a15f0c7c9"> 1093</a></span>&#160;  uint32_t      RESERVED1[3];  </div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__CMSIS_gae4ce84d11912847542fcdc03ae337176.html#gae4ce84d11912847542fcdc03ae337176"> 1094</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae4ce84d11912847542fcdc03ae337176.html#gae4ce84d11912847542fcdc03ae337176">CLUTWR</a>;         </div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;} <a class="code" href="structLTDC__Layer__TypeDef.html">LTDC_Layer_TypeDef</a>;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;{</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;} <a class="code" href="structPWR__TypeDef.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160; </div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;{</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR;       </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;          </div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;           </div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR;      </div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR;      </div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3RSTR;      </div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  uint32_t      RESERVED0;     </div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;      </div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;      </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  uint32_t      RESERVED1[2];  </div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR;       </div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR;       </div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3ENR;       </div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  uint32_t      RESERVED2;     </div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;       </div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;       </div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  uint32_t      RESERVED3[2];  </div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR;     </div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2LPENR;     </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3LPENR;     </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  uint32_t      RESERVED4;     </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LPENR;     </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR;     </div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  uint32_t      RESERVED5[2];  </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;          </div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;           </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  uint32_t      RESERVED6[2];  </div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCGR;         </div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLI2SCFGR;    </div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__CMSIS_gac4b6f819b8e4f7981b998bd75dafcbce.html#gac4b6f819b8e4f7981b998bd75dafcbce"> 1144</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac4b6f819b8e4f7981b998bd75dafcbce.html#gac4b6f819b8e4f7981b998bd75dafcbce">PLLSAICFGR</a>;    </div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__CMSIS_ga877ad70fcd4a215bc8f9bb31fdc8d3d1.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1"> 1145</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga877ad70fcd4a215bc8f9bb31fdc8d3d1.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1">DCKCFGR</a>;       </div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;} <a class="code" href="structRCC__TypeDef.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160; </div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;{</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;      </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;      </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;     </div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;    </div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;    </div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBR;  </div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;  </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;  </div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;     </div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;     </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;  </div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;    </div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;    </div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;   </div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;    </div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;   </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  uint32_t RESERVED7;    </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;   </div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;   </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;   </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;   </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;   </div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;   </div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;   </div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;   </div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;   </div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;   </div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;  </div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;  </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;  </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;  </div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;  </div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;  </div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R;  </div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R;  </div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R;  </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R;  </div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;} <a class="code" href="structRTC__TypeDef.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160; </div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="structSAI__TypeDef.html"> 1202</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__CMSIS_gada6999b49bbe697c1dd5fdabc9bad7f4.html#gada6999b49bbe697c1dd5fdabc9bad7f4"> 1204</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gada6999b49bbe697c1dd5fdabc9bad7f4.html#gada6999b49bbe697c1dd5fdabc9bad7f4">GCR</a>;      </div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;} <a class="code" href="structSAI__TypeDef.html">SAI_TypeDef</a>;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160; </div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="structSAI__Block__TypeDef.html"> 1207</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;{</div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8935f3f22c733c1cb5a05cecf3cfa38c.html#ga8935f3f22c733c1cb5a05cecf3cfa38c"> 1209</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga8935f3f22c733c1cb5a05cecf3cfa38c.html#ga8935f3f22c733c1cb5a05cecf3cfa38c">CR1</a>;      </div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__CMSIS_gad9976416e6199c8c1f7bcdabe20e4bd2.html#gad9976416e6199c8c1f7bcdabe20e4bd2"> 1210</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad9976416e6199c8c1f7bcdabe20e4bd2.html#gad9976416e6199c8c1f7bcdabe20e4bd2">CR2</a>;      </div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__CMSIS_ga56001d4b130f392c99dde9a06379af96.html#ga56001d4b130f392c99dde9a06379af96"> 1211</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga56001d4b130f392c99dde9a06379af96.html#ga56001d4b130f392c99dde9a06379af96">FRCR</a>;     </div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group__CMSIS_gaaef957d89b76c3fa2c09ff61ee0db11d.html#gaaef957d89b76c3fa2c09ff61ee0db11d"> 1212</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaaef957d89b76c3fa2c09ff61ee0db11d.html#gaaef957d89b76c3fa2c09ff61ee0db11d">SLOTR</a>;    </div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__CMSIS_gaefcc864961c2bb0465e2ced3bd8b4a14.html#gaefcc864961c2bb0465e2ced3bd8b4a14"> 1213</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaefcc864961c2bb0465e2ced3bd8b4a14.html#gaefcc864961c2bb0465e2ced3bd8b4a14">IMR</a>;      </div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__CMSIS_gad1505a32bdca9a2f8da708c7372cdafc.html#gad1505a32bdca9a2f8da708c7372cdafc"> 1214</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad1505a32bdca9a2f8da708c7372cdafc.html#gad1505a32bdca9a2f8da708c7372cdafc">SR</a>;       </div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group__CMSIS_ga52dffdfbe572129cc142023f3daeeffe.html#ga52dffdfbe572129cc142023f3daeeffe"> 1215</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga52dffdfbe572129cc142023f3daeeffe.html#ga52dffdfbe572129cc142023f3daeeffe">CLRFR</a>;    </div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9217ce4fb1e7e16dc0ead8523a6c045a.html#ga9217ce4fb1e7e16dc0ead8523a6c045a"> 1216</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9217ce4fb1e7e16dc0ead8523a6c045a.html#ga9217ce4fb1e7e16dc0ead8523a6c045a">DR</a>;       </div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;} <a class="code" href="structSAI__Block__TypeDef.html">SAI_Block_TypeDef</a>;</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160; </div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;{</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER;          </div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR;          </div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG;            </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;            </div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESPCMD;        </div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP1;          </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP2;          </div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP3;          </div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP4;          </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER;         </div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN;           </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL;          </div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  DCOUNT;         </div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  STA;            </div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;            </div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK;           </div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  uint32_t      RESERVED0[2];   </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <a class="code" href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  FIFOCNT;        </div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  uint32_t      RESERVED1[13];  </div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="classFIFO.html">FIFO</a>;           </div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;} <a class="code" href="structSDIO__TypeDef.html">SDIO_TypeDef</a>;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160; </div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;{</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;        </div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  uint16_t      RESERVED0;  </div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;        </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  uint16_t      RESERVED1;  </div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR;         </div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  uint16_t      RESERVED2;  </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;         </div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  uint16_t      RESERVED3;  </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRCPR;      </div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  uint16_t      RESERVED4;  </div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RXCRCR;     </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  uint16_t      RESERVED5;  </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TXCRCR;     </div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  uint16_t      RESERVED6;  </div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2SCFGR;    </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  uint16_t      RESERVED7;  </div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2SPR;      </div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  uint16_t      RESERVED8;  </div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;} <a class="code" href="structSPI__TypeDef.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160; </div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;{</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;         </div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  uint16_t      RESERVED0;   </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;         </div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  uint16_t      RESERVED1;   </div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SMCR;        </div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  uint16_t      RESERVED2;   </div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DIER;        </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  uint16_t      RESERVED3;   </div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR;          </div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  uint16_t      RESERVED4;   </div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EGR;         </div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  uint16_t      RESERVED5;   </div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCMR1;       </div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  uint16_t      RESERVED6;   </div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCMR2;       </div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  uint16_t      RESERVED7;   </div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCER;        </div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  uint16_t      RESERVED8;   </div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PSC;         </div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  uint16_t      RESERVED9;   </div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RCR;         </div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  uint16_t      RESERVED10;  </div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;        </div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;        </div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;        </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;        </div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BDTR;        </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  uint16_t      RESERVED11;  </div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DCR;         </div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  uint16_t      RESERVED12;  </div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMAR;        </div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  uint16_t      RESERVED13;  </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OR;          </div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  uint16_t      RESERVED14;  </div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;} <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160; </div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;{</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR;         </div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  uint16_t      RESERVED0;  </div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;         </div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  uint16_t      RESERVED1;  </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BRR;        </div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  uint16_t      RESERVED2;  </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;        </div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  uint16_t      RESERVED3;  </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;        </div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  uint16_t      RESERVED4;  </div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR3;        </div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  uint16_t      RESERVED5;  </div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GTPR;       </div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  uint16_t      RESERVED6;  </div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;} <a class="code" href="structUSART__TypeDef.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;{</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;} <a class="code" href="structWWDG__TypeDef.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; </div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;{</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOUT;       </div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACR;      </div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMSCR;      </div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RISR;       </div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR;       </div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K0LR;       </div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K0RR;       </div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K1LR;       </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K1RR;       </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K2LR;       </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K2RR;       </div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K3LR;       </div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t K3RR;       </div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IV0LR;      </div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IV0RR;      </div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IV1LR;      </div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IV1RR;      </div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__CMSIS_ga926db5a8be35fdd38102fb4b9d3a12ed.html#ga926db5a8be35fdd38102fb4b9d3a12ed"> 1376</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga926db5a8be35fdd38102fb4b9d3a12ed.html#ga926db5a8be35fdd38102fb4b9d3a12ed">CSGCMCCM0R</a>; </div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4851d377da2a935b55cb832befef6b4e.html#ga4851d377da2a935b55cb832befef6b4e"> 1377</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4851d377da2a935b55cb832befef6b4e.html#ga4851d377da2a935b55cb832befef6b4e">CSGCMCCM1R</a>; </div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__CMSIS_gad79968d5d5f78b8092c4de4e2c2c667b.html#gad79968d5d5f78b8092c4de4e2c2c667b"> 1378</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad79968d5d5f78b8092c4de4e2c2c667b.html#gad79968d5d5f78b8092c4de4e2c2c667b">CSGCMCCM2R</a>; </div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4b7a644727bdc5f4c18d546968a61012.html#ga4b7a644727bdc5f4c18d546968a61012"> 1379</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4b7a644727bdc5f4c18d546968a61012.html#ga4b7a644727bdc5f4c18d546968a61012">CSGCMCCM3R</a>; </div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group__CMSIS_gae78c4644295e025c55630d78f11e4b1f.html#gae78c4644295e025c55630d78f11e4b1f"> 1380</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae78c4644295e025c55630d78f11e4b1f.html#gae78c4644295e025c55630d78f11e4b1f">CSGCMCCM4R</a>; </div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4ec4296951d313a1cf46367832752701.html#ga4ec4296951d313a1cf46367832752701"> 1381</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4ec4296951d313a1cf46367832752701.html#ga4ec4296951d313a1cf46367832752701">CSGCMCCM5R</a>; </div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2f9c622eea7f715471d37025beed5a46.html#ga2f9c622eea7f715471d37025beed5a46"> 1382</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2f9c622eea7f715471d37025beed5a46.html#ga2f9c622eea7f715471d37025beed5a46">CSGCMCCM6R</a>; </div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2798980d0154fe0dfadc7419655f8c49.html#ga2798980d0154fe0dfadc7419655f8c49"> 1383</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2798980d0154fe0dfadc7419655f8c49.html#ga2798980d0154fe0dfadc7419655f8c49">CSGCMCCM7R</a>; </div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__CMSIS_gac981185bb8c7a4c3cf75e25b06741ac3.html#gac981185bb8c7a4c3cf75e25b06741ac3"> 1384</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac981185bb8c7a4c3cf75e25b06741ac3.html#gac981185bb8c7a4c3cf75e25b06741ac3">CSGCM0R</a>;    </div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6b3c0b0492c1941412dbe5abd1f64566.html#ga6b3c0b0492c1941412dbe5abd1f64566"> 1385</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6b3c0b0492c1941412dbe5abd1f64566.html#ga6b3c0b0492c1941412dbe5abd1f64566">CSGCM1R</a>;    </div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__CMSIS_ga3b14b272307919449e84c96247e92dff.html#ga3b14b272307919449e84c96247e92dff"> 1386</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga3b14b272307919449e84c96247e92dff.html#ga3b14b272307919449e84c96247e92dff">CSGCM2R</a>;    </div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group__CMSIS_ga040ae185cd8181a78b40d0115466405b.html#ga040ae185cd8181a78b40d0115466405b"> 1387</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga040ae185cd8181a78b40d0115466405b.html#ga040ae185cd8181a78b40d0115466405b">CSGCM3R</a>;    </div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__CMSIS_gab656f3f8c56857eb0b6ac5a3897254c5.html#gab656f3f8c56857eb0b6ac5a3897254c5"> 1388</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab656f3f8c56857eb0b6ac5a3897254c5.html#gab656f3f8c56857eb0b6ac5a3897254c5">CSGCM4R</a>;    </div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__CMSIS_ga064e623ceccfdb07a7857aa20273dd33.html#ga064e623ceccfdb07a7857aa20273dd33"> 1389</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga064e623ceccfdb07a7857aa20273dd33.html#ga064e623ceccfdb07a7857aa20273dd33">CSGCM5R</a>;    </div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf4b7c440d7156226fd2788c366b9eaba.html#gaf4b7c440d7156226fd2788c366b9eaba"> 1390</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf4b7c440d7156226fd2788c366b9eaba.html#gaf4b7c440d7156226fd2788c366b9eaba">CSGCM6R</a>;    </div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group__CMSIS_gadc9500a1222f448f5598e39a5998883f.html#gadc9500a1222f448f5598e39a5998883f"> 1391</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gadc9500a1222f448f5598e39a5998883f.html#gadc9500a1222f448f5598e39a5998883f">CSGCM7R</a>;    </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;} <a class="code" href="structCRYP__TypeDef.html">CRYP_TypeDef</a>;</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;{</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;               </div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIN;              </div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STR;              </div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HR[5];            </div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;              </div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;               </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;       uint32_t RESERVED[52];     </div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR[54];          </div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;} <a class="code" href="structHASH__TypeDef.html">HASH_TypeDef</a>;</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="structHASH__DIGEST__TypeDef.html"> 1414</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;{</div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group__CMSIS_ga13ebb694ffb07e21fb7869e4006f41c5.html#ga13ebb694ffb07e21fb7869e4006f41c5"> 1416</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HR[8];     </div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;} <a class="code" href="structHASH__DIGEST__TypeDef.html">HASH_DIGEST_TypeDef</a>;</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160; </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;{</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;  </div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;  </div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;  </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;} <a class="code" href="structRNG__TypeDef.html">RNG_TypeDef</a>;</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db.html#ga23a9099a5f8fc9c6e253c0eecb2be8db"> 1438</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BASE       ((uint32_t)0x10000000) </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9.html#gabea1f1810ebeac402164b42ab54bcdf9"> 1439</a></span>&#160;<span class="preprocessor">#define SRAM1_BASE            ((uint32_t)0x20000000) </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd.html#ga7d0fbfb8894012dbbb96754b95e562cd"> 1440</a></span>&#160;<span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x2001C000) </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1.html#gadbb42a3d0a8a90a79d2146e4014241b1"> 1441</a></span>&#160;<span class="preprocessor">#define SRAM3_BASE            ((uint32_t)0x20020000) </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344.html#gadb41012a2428a526d7ee5ff0f61d2344"> 1442</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0.html#ga9171f49478fa86d932f89e78e73b88b0"> 1443</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BASE          ((uint32_t)0x40024000) </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160; </div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define FMC_R_BASE            ((uint32_t)0xA0000000) </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160; </div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define CCMDATARAM_BB_BASE    ((uint32_t)0x12000000) </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0.html#gaf98d1f99ecd952ee59e80b345d835bb0"> 1454</a></span>&#160;<span class="preprocessor">#define SRAM1_BB_BASE         ((uint32_t)0x22000000) </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c.html#gac4c4f61082e4b168f29d9cf97dc3ca5c"> 1455</a></span>&#160;<span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x2201C000) </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gac33cb6edadf184ab9860d77089503922.html#gac33cb6edadf184ab9860d77089503922"> 1456</a></span>&#160;<span class="preprocessor">#define SRAM3_BB_BASE         ((uint32_t)0x22400000) </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410.html#gaebfa4db60f9ac39c7c7f3fed98090410"> 1457</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a.html#gaed7efc100877000845c236ccdc9e144a"> 1458</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BB_BASE       ((uint32_t)0x42024000) </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160; </div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160; </div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454.html#gad3548b6e2f017f39d399358f3ac98454"> 1466</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000)</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160; </div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46.html#gaeedaa71d22a1948492365e2cd26cfd46"> 1472</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000)</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800)</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define UART7_BASE            (APB1PERIPH_BASE + 0x7800)</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define UART8_BASE            (APB1PERIPH_BASE + 0x7C00)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; </div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e.html#gac9c6cd59a248941d9d2462ab21a2346e"> 1503</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100)</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200)</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2300)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400)</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000)</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400)</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800)</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000)</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define SPI6_BASE             (APB2PERIPH_BASE + 0x5400)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5800)</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x004)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x024)</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define LTDC_BASE             (APB2PERIPH_BASE + 0x6800)</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define LTDC_Layer1_BASE      (LTDC_BASE + 0x84)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define LTDC_Layer2_BASE      (LTDC_BASE + 0x104) </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160; </div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111.html#ga696614b764a3820d9f9560a0eec1e111"> 1529</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00)</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800)</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00)</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define GPIOJ_BASE            (AHB1PERIPH_BASE + 0x2400)</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define GPIOK_BASE            (AHB1PERIPH_BASE + 0x2800)</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010)</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058)</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070)</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8)</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010)</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058)</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088)</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define ETH_BASE              (AHB1PERIPH_BASE + 0x8000)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define DMA2D_BASE            (AHB1PERIPH_BASE + 0xB000)</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160; </div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303.html#gacec66385fd1604e69584eb19a0aaa303"> 1569</a></span>&#160;<span class="preprocessor">#define DCMI_BASE             (AHB2PERIPH_BASE + 0x50000)</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define CRYP_BASE             (AHB2PERIPH_BASE + 0x60000)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define HASH_BASE             (AHB2PERIPH_BASE + 0x60400)</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define HASH_DIGEST_BASE      (AHB2PERIPH_BASE + 0x60710)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800)</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160; </div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160; </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000)</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104)</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define FMC_Bank2_R_BASE      (FMC_R_BASE + 0x0060)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080)</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define FMC_Bank4_R_BASE      (FMC_R_BASE + 0x00A0)</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140)</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160; </div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">/* Debug MCU registers base address */</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t )0xE0042000)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160; </div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define UART7               ((USART_TypeDef *) UART7_BASE)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define UART8               ((USART_TypeDef *) UART8_BASE)</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE) </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define SPI5                ((SPI_TypeDef *) SPI5_BASE)</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define SPI6                ((SPI_TypeDef *) SPI6_BASE)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define LTDC                ((LTDC_TypeDef *)LTDC_BASE)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define LTDC_Layer1         ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define LTDC_Layer2         ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define GPIOJ               ((GPIO_TypeDef *) GPIOJ_BASE)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define GPIOK               ((GPIO_TypeDef *) GPIOK_BASE)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define ETH                 ((ETH_TypeDef *) ETH_BASE)  </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define DMA2D               ((DMA2D_TypeDef *)DMA2D_BASE)</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define DCMI                ((DCMI_TypeDef *) DCMI_BASE)</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define CRYP                ((CRYP_TypeDef *) CRYP_BASE)</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define HASH                ((HASH_TypeDef *) HASH_BASE)</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define HASH_DIGEST         ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define FMC_Bank2           ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE)</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define FMC_Bank4           ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE)</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define FMC_Bank5_6         ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160; </div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160; </div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; </div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b7f27694281e4cad956da567e5583b2.html#ga8b7f27694281e4cad956da567e5583b2"> 1739</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3dc295c5253743aeb2cda582953b7b53.html#ga3dc295c5253743aeb2cda582953b7b53"> 1740</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc9f07589bb1a4e398781df372389b56.html#gabc9f07589bb1a4e398781df372389b56"> 1741</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7340a01ffec051c06e80a037eee58a14.html#ga7340a01ffec051c06e80a037eee58a14"> 1742</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45eb11ad986d8220cde9fa47a91ed222.html#ga45eb11ad986d8220cde9fa47a91ed222"> 1743</a></span>&#160;<span class="preprocessor">#define  ADC_SR_OVR                          ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8bb755c7059bb2d4f5e2e999d2a2677.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 1747</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace.html#ga18725d77c35c173cdb5bdab658d9dace"> 1748</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae.html#gafcd37244d74db7c9a34a4f08b94301ae"> 1749</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0.html#ga625eebdc95937325cad90a151853f5a0"> 1750</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec.html#gafb768d4aafbabc114d4650cf962392ec"> 1751</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf37f3c0d7c72192803d0772e076cf8ee.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 1752</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa39fee2e812a7ca45998cccf32e90aea.html#gaa39fee2e812a7ca45998cccf32e90aea"> 1753</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacd44f86b189696d5a3780342516de722.html#gacd44f86b189696d5a3780342516de722"> 1754</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 1755</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaeab75ece0c73dd97e8f21911ed22d06.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 1756</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c9fc31f19c04033dfa98e982519c451.html#ga5c9fc31f19c04033dfa98e982519c451"> 1757</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6353cb0d564410358b3a086dd0241f8c.html#ga6353cb0d564410358b3a086dd0241f8c"> 1758</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabd690297fc73fca40d797f4c90800b9a.html#gabd690297fc73fca40d797f4c90800b9a"> 1759</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacd06a2840346bf45ff335707db0b6e30.html#gacd06a2840346bf45ff335707db0b6e30"> 1760</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeaa416a291023449ae82e7ef39844075.html#gaeaa416a291023449ae82e7ef39844075"> 1761</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59ff81db7def261f0e84d5dbb6cca1ce.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 1762</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39940d3611126052f4f748934c629ebf.html#ga39940d3611126052f4f748934c629ebf"> 1763</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab73d5fdf276f5ef3965afdda78ac9e1e.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 1764</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4886de74bcd3a1e545094089f76fd0b3.html#ga4886de74bcd3a1e545094089f76fd0b3"> 1765</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6e006d43fcb9fe1306745c95a1bdd651.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 1766</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000)        </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5"> 1767</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacfc432ddbd2140a92d877f6d9dc52417.html#gacfc432ddbd2140a92d877f6d9dc52417"> 1768</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga674904864f540043692a5b5ead9fae10.html#ga674904864f540043692a5b5ead9fae10"> 1769</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000)         </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89b646f092b052d8488d2016f6290f0e.html#ga89b646f092b052d8488d2016f6290f0e"> 1773</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49bb71a868c9d88a0f7bbe48918b2140.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 1774</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga017309ac4b532bc8c607388f4e2cbbec.html#ga017309ac4b532bc8c607388f4e2cbbec"> 1775</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"> 1776</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9dac2004ab20295e04012060ab24aeb.html#gaf9dac2004ab20295e04012060ab24aeb"> 1777</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf5950b5a7438a447584f6dd86c343362.html#gaf5950b5a7438a447584f6dd86c343362"> 1778</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 1779</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3.html#gaa70c1f30e2101e2177ce564440203ba3"> 1780</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 1781</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d.html#ga571bb97f950181fedbc0d4756482713d"> 1782</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822.html#gae34f5dda7a153ffd927c9cd38999f822"> 1783</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000)        </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07330f702208792faca3a563dc4fd9c6.html#ga07330f702208792faca3a563dc4fd9c6"> 1784</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b3c99510de210ff3137ff8de328889b.html#ga0b3c99510de210ff3137ff8de328889b"> 1785</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga949c70fdf36a32a6afcbf44fec123832.html#ga949c70fdf36a32a6afcbf44fec123832"> 1786</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac12fe8a6cc24eef2ed2e1f1525855678.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 1787</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d1054d6cd017e305cf6e8a864ce96c8.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 1788</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 1789</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893.html#ga5a6725419743a8d01b4a223609952893"> 1790</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0.html#ga5c2322988b5fff19d012d9179d412ad0"> 1791</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9.html#ga387de6160834197888efa43e164c2db9"> 1792</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga574b4d8e90655d0432882d620e629234.html#ga574b4d8e90655d0432882d620e629234"> 1793</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3519da0cc6fbd31444a16244c70232e6.html#ga3519da0cc6fbd31444a16244c70232e6"> 1794</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17e37edddbb6ad791bffb350cca23d4d.html#ga17e37edddbb6ad791bffb350cca23d4d"> 1795</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga32242a2c2156a012a7343bcb43d490d0.html#ga32242a2c2156a012a7343bcb43d490d0"> 1799</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a8996c53042759f01e966fb00351ebf.html#ga8a8996c53042759f01e966fb00351ebf"> 1800</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga42b96f058436c8bdcfabe1e08c7edd61.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 1801</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga289d89b4d92d7f685a8e44aeb9ddcded.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 1802</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c74d559f2a70a2e8c807b7bcaccd800.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 1803</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60780d613953f48a2dfc8debce72fb28.html#ga60780d613953f48a2dfc8debce72fb28"> 1804</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 1805</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93a876a9a6d90cd30456433b7e38c3f2.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 1806</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga433b5a7d944666fb7abed3b107c352fc.html#ga433b5a7d944666fb7abed3b107c352fc"> 1807</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaaac6ae97c00276d7472bc92a9edd6e2.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 1808</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6020f9d742e15650ad919aaccaf2ff6c.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 1809</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb59adb544d416e91ea0c12d4f39ccc9.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 1810</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2df120cd93a177ea17946a656259129e.html#ga2df120cd93a177ea17946a656259129e"> 1811</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49e7444d6cf630eccfd52fb4155bd553.html#ga49e7444d6cf630eccfd52fb4155bd553"> 1812</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 1813</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac4cd285d46485136deb6223377d0b17c.html#gac4cd285d46485136deb6223377d0b17c"> 1814</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab1574fc02a40f22fc751073e02ebb781.html#gab1574fc02a40f22fc751073e02ebb781"> 1815</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9243898272b1d27018c971eecfa57f78.html#ga9243898272b1d27018c971eecfa57f78"> 1816</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1016b8ca359247491a2a0a5d77aa1c22.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 1817</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8e658a8b72bac244bf919a874690e49e.html#ga8e658a8b72bac244bf919a874690e49e"> 1818</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ae0043ad863f7710834217bc82c8ecf.html#ga5ae0043ad863f7710834217bc82c8ecf"> 1819</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac5f8e555f5ece2ee632dd9d6c60d9584.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 1820</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab978e10b7dcfe6c1b88dd4fef50498ac.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 1821</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga045285e1c5ab9ae570e37fe627b0e117.html#ga045285e1c5ab9ae570e37fe627b0e117"> 1822</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2925d05347e46e9c6a970214fa76bbec.html#ga2925d05347e46e9c6a970214fa76bbec"> 1823</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1a7d0ef695bd2017bcda3949f0134be.html#gae1a7d0ef695bd2017bcda3949f0134be"> 1824</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga793ff2f46f51e1d485a9bd728687bf15.html#ga793ff2f46f51e1d485a9bd728687bf15"> 1825</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade321fdbf74f830e54951ccfca285686.html#gade321fdbf74f830e54951ccfca285686"> 1826</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9867370ecef7b99c32b8ecb44ad9e581.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 1827</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga42b004d74f288cb191bfc6a327f94480.html#ga42b004d74f288cb191bfc6a327f94480"> 1828</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ac4c21586d6a353c208a5175906ecc1.html#ga3ac4c21586d6a353c208a5175906ecc1"> 1829</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac81ceec799a7da2def4f33339bd5e273.html#gac81ceec799a7da2def4f33339bd5e273"> 1830</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18                     ((uint32_t)0x07000000)        </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac3c7d84a92899d950de236fe9d14df2c.html#gac3c7d84a92899d950de236fe9d14df2c"> 1831</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_0                   ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6862168bb7688638764defc72120716b.html#ga6862168bb7688638764defc72120716b"> 1832</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_1                   ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga72a01c59a0a785b18235641b36735090.html#ga72a01c59a0a785b18235641b36735090"> 1833</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_2                   ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5a13b3c652e5759e2d8bc7e38889bc5e.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 1837</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bde59fce56980a59a3dfdb0da7ebe0c.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 1838</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1d5b6e025d8e70767914c144793b93e6.html#ga1d5b6e025d8e70767914c144793b93e6"> 1839</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga361de56c56c45834fc837df349f155dc.html#ga361de56c56c45834fc837df349f155dc"> 1840</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b85dd0b1708cdf1bf403b07ad51da36.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 1841</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa99de1a2d2bbe8921353114d03cb7f6.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 1842</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 1843</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b9efc8f9488d389301c4a6f9ef4427a.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 1844</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea6e1e298372596bcdcdf93e763b3683.html#gaea6e1e298372596bcdcdf93e763b3683"> 1845</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 1846</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83fe79e3e10b689a209dc5a724f89199.html#ga83fe79e3e10b689a209dc5a724f89199"> 1847</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad580d376e0a0bcb34183a6d6735b3122.html#gad580d376e0a0bcb34183a6d6735b3122"> 1848</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga081c3d61e5311a11cb046d56630e1fd0.html#ga081c3d61e5311a11cb046d56630e1fd0"> 1849</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1679a42f67ca4b9b9496dd6000fec01.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 1850</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bf92b0a67dcec9b3c325d58e7e517b0.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 1851</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40682268fa8534bd369eb64a329bdf46.html#ga40682268fa8534bd369eb64a329bdf46"> 1852</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeab838fcf0aace87b2163b96d208bb64.html#gaeab838fcf0aace87b2163b96d208bb64"> 1853</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae4123bce64dc4f1831f992b09d6db4f2.html#gae4123bce64dc4f1831f992b09d6db4f2"> 1854</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3edf57b459804d17d5a588dd446c763.html#gad3edf57b459804d17d5a588dd446c763"> 1855</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac2a2fd74311c4ffcaed4a8d1a3be2245.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 1856</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9500281fa740994b9cfa6a7df8227849.html#ga9500281fa740994b9cfa6a7df8227849"> 1857</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 1858</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab4de4f6c62646be62d0710dc46eb5e88.html#gab4de4f6c62646be62d0710dc46eb5e88"> 1859</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c19081d82f2c6478c6aefc207778e1e.html#ga6c19081d82f2c6478c6aefc207778e1e"> 1860</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga64cd99c27d07298913541dbdc31aa8ae.html#ga64cd99c27d07298913541dbdc31aa8ae"> 1861</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbebc0a7f368e5846408d768603d9b44.html#gadbebc0a7f368e5846408d768603d9b44"> 1862</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27f59166864f7cd0a5e8e6b4450e72d3.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 1863</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4139fac7e8ba3e604e35ba906880f909.html#ga4139fac7e8ba3e604e35ba906880f909"> 1864</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ec6ee971fc8b2d1890858df94a5c500.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 1865</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6f30003c59ab6c232d73aa446c77651a.html#ga6f30003c59ab6c232d73aa446c77651a"> 1866</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0c8708fc97082257b43fa4534c721068.html#ga0c8708fc97082257b43fa4534c721068"> 1867</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e42897bdc25951a73bac060a7a065ca.html#ga2e42897bdc25951a73bac060a7a065ca"> 1868</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0695c289e658b772070a7f29797e9cc3.html#ga0695c289e658b772070a7f29797e9cc3"> 1869</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5f1d2290107eda2dfee33810779b0f6.html#gab5f1d2290107eda2dfee33810779b0f6"> 1870</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb9ce9d71f989bad0ed686caf4dd5250.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 1871</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3756c6141f55c60da0bcd4d599e7d60d.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 1872</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5348f83daaa38060702d7b9cfe2e4005.html#ga5348f83daaa38060702d7b9cfe2e4005"> 1873</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga892f18c89fbaafc74b7d67db74b41423.html#ga892f18c89fbaafc74b7d67db74b41423"> 1874</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a6949e61c5845a7ff2331b64cb579bc.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 1875</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ae1998c0dd11275958e7347a92852fc.html#ga1ae1998c0dd11275958e7347a92852fc"> 1897</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40d24ddd458198e7731d5abf9d15fc08.html#ga40d24ddd458198e7731d5abf9d15fc08"> 1898</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 1899</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37e8723bfdc43da0b86e40a49b78c9ad.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 1900</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga412374f7ce1f62ee187c819391898778.html#ga412374f7ce1f62ee187c819391898778"> 1901</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga05ca5e303f844f512c9a9cb5df9a1028.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 1902</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0251199146cb3d0d2c1c0608fbca585.html#gab0251199146cb3d0d2c1c0608fbca585"> 1903</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacde3a6d9e94aa1c2399e335911fd6212.html#gacde3a6d9e94aa1c2399e335911fd6212"> 1904</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 1905</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeea616e444521cd58c5d8d574c47ccf0.html#gaeea616e444521cd58c5d8d574c47ccf0"> 1906</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e0c9439633fb5c67c8f2138c9d2efae.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 1907</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea22b4dd0fbb26d2a0babbc483778b0e.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 1908</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23222c591c6d926f7a741bc9346f1d8f.html#ga23222c591c6d926f7a741bc9346f1d8f"> 1909</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbfbc70f67ce1d8f227e17a7f19c123b.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 1910</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac00e343ff0dd8f1f29e897148e3e070a.html#gac00e343ff0dd8f1f29e897148e3e070a"> 1911</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab63443b0c5a2eca60a8c9714f6f31c03.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 1912</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf676d45ba227a2dc641b2afadfa7852.html#gadf676d45ba227a2dc641b2afadfa7852"> 1913</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7dbc07d0904f60abcc15827ccab1a8c2.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 1914</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafecb33099669a080cede6ce0236389e7.html#gafecb33099669a080cede6ce0236389e7"> 1915</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3404d0bf04b8561bf93455d968b77ea9.html#ga3404d0bf04b8561bf93455d968b77ea9"> 1916</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ea6af777051f14be5cf166dd4ae69d1.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 1917</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf59e4a113346ac3daf6829c3321444f5.html#gaf59e4a113346ac3daf6829c3321444f5"> 1918</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6052517e5fcab3f58c42b59fb3ffee55.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 1919</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7af851b5898b4421958e7a100602c8cd.html#ga7af851b5898b4421958e7a100602c8cd"> 1920</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1921</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00ec56fbf232492ec12c954e27d03c6c.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1922</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52708c6570da08c295603e5b52461ecd.html#ga52708c6570da08c295603e5b52461ecd"> 1923</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b914eeb128157c4acf6f6b9a4be5558.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1924</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9f66f702fc124040956117f20ef8df4.html#gaa9f66f702fc124040956117f20ef8df4"> 1928</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12bbc822c10582a80f7e20a11038ce96.html#ga12bbc822c10582a80f7e20a11038ce96"> 1929</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d0d7daf3b6db6ff4fa382495f6127c6.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1930</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74bda24f18a95261661a944cecf45a52.html#ga74bda24f18a95261661a944cecf45a52"> 1931</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2697675d008dda4e6a4905fc0f8d22af.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1932</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c46dd0f30ef85094ca0cde2e8c00dac.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1933</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga308ec58a8d20dcb3a348c30c332a0a8e.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1934</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga858717a28d6c26612ad4ced46863ba13.html#ga858717a28d6c26612ad4ced46863ba13"> 1935</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d06168a43b4845409f2fb9193ee474a.html#ga2d06168a43b4845409f2fb9193ee474a"> 1936</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa5eaea65d6719a8199639ec30bb8a07b.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1937</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23e22da18926dd107adc69282a445412.html#ga23e22da18926dd107adc69282a445412"> 1938</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacadd092f31f37bb129065be175673c63.html#gacadd092f31f37bb129065be175673c63"> 1939</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf5d91ecfc3d40cc6b1960544e526eb91.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1940</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gace032949b436d9af8a20ea10a349d55b.html#gace032949b436d9af8a20ea10a349d55b"> 1941</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5cf43f1c5de0e73d6159fabc3681b891.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1942</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3389c07a9de242151ffa434908fee39d.html#ga3389c07a9de242151ffa434908fee39d"> 1943</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13f30540b9f2d33640ea7d9652dc3c71.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1944</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga910e5bda9852d49117b76b0d9f420ef2.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1945</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22e474b65f217ac21137b1d3f3cbb6bb.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 1946</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5a36056dbfce703d22387432ac12262.html#gab5a36056dbfce703d22387432ac12262"> 1947</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09a1de734fe67156af26edf3b8a61044.html#ga09a1de734fe67156af26edf3b8a61044"> 1948</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b1d6ad0a40e7171d40a964b361d1eb9.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 1949</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga24d63e60eabad897aa9b19dbe56da71e.html#ga24d63e60eabad897aa9b19dbe56da71e"> 1950</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7df899f74116e6cb3205af2767840cfb.html#ga7df899f74116e6cb3205af2767840cfb"> 1951</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7bf491b9c1542fb0d0b83fc96166362e.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 1952</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bc91fec2ef468c5d39d19beda9ecd3e.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 1953</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e142789d2bd0584480e923754544ff5.html#ga3e142789d2bd0584480e923754544ff5"> 1954</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad6b844fe698c16437e91c9e05a367a4c.html#gad6b844fe698c16437e91c9e05a367a4c"> 1955</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a8127191e3c48f4e0952bdb5e196225.html#ga1a8127191e3c48f4e0952bdb5e196225"> 1956</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e8a39f645505ef84cb94bbc8d21b8e0.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 1957</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8731660b1710e63d5423cd31c11be184.html#ga8731660b1710e63d5423cd31c11be184"> 1958</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 1959</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5930c4a07d594aa23bc868526b42601.html#gab5930c4a07d594aa23bc868526b42601"> 1960</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga377805a21e7da2a66a3913a77bcc1e66.html#ga377805a21e7da2a66a3913a77bcc1e66"> 1961</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e3b45cac9aeb68d33b31a0914692857.html#ga2e3b45cac9aeb68d33b31a0914692857"> 1962</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52491114e8394648559004f3bae718d9.html#ga52491114e8394648559004f3bae718d9"> 1966</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 1967</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaddb9af3a3b23a103fbc34c4f422fd2af.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 1968</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf591f43a15c0c2c5afae2598b8f2afc.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 1969</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga05cfde0ef0e6a8dd6311f5cd7a806556.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 1970</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9981512f99a6c41ce107a9428d9cfdd0.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 1971</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60637fb25c099f8da72a8a36211f7a8c.html#ga60637fb25c099f8da72a8a36211f7a8c"> 1972</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaede0302eb64f023913c7a9e588d77937.html#gaede0302eb64f023913c7a9e588d77937"> 1973</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga158ab7429a864634a46c81fdb51d7508.html#ga158ab7429a864634a46c81fdb51d7508"> 1974</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae729e21d590271c59c0d653300d5581c.html#gae729e21d590271c59c0d653300d5581c"> 1975</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf65c33275178a8777fa8fed8a01f7389.html#gaf65c33275178a8777fa8fed8a01f7389"> 1976</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 1977</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga601f21b7c1e571fb8c5ff310aca021e1.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 1978</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7fd2c154b5852cb08ce60b4adfa36313.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 1979</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga214580377dd3a424ad819f14f6b025d4.html#ga214580377dd3a424ad819f14f6b025d4"> 1980</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabae2353b109c9cda2a176ea1f44db4fe.html#gabae2353b109c9cda2a176ea1f44db4fe"> 1981</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d2f00d3372bd1d64bf4eb2271277ab0.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 1982</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5279e505b1a59b223f30e5be139d5042.html#ga5279e505b1a59b223f30e5be139d5042"> 1983</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3fc43f70bb3c67c639678b91d852390b.html#ga3fc43f70bb3c67c639678b91d852390b"> 1984</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2a501b20cf758a7353efcb3f95a3a93.html#gab2a501b20cf758a7353efcb3f95a3a93"> 1985</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaffafa27fd561e4c7d419e3f665d80f2c.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 1986</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0251fa70e400ee74f442d8fba2b1afb.html#gad0251fa70e400ee74f442d8fba2b1afb"> 1987</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3dc48c3c6b304517261486d8a63637ae.html#ga3dc48c3c6b304517261486d8a63637ae"> 1988</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe23b9e640df96ca84eab4b6b4f44083.html#gafe23b9e640df96ca84eab4b6b4f44083"> 1989</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae841d68049442e4568b86322ed4be6f.html#gaae841d68049442e4568b86322ed4be6f"> 1990</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1de9fc24755b715c700c6442f4a396b.html#gaa1de9fc24755b715c700c6442f4a396b"> 1991</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f704feb58eecb39bc7f199577064172.html#ga3f704feb58eecb39bc7f199577064172"> 1992</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88a7994f637a75d105cc5975b154c373.html#ga88a7994f637a75d105cc5975b154c373"> 1993</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31c6fce8f01e75c68124124061f67f0e.html#ga31c6fce8f01e75c68124124061f67f0e"> 1994</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b0cad694c068ea8874b6504bd6ae885.html#ga6b0cad694c068ea8874b6504bd6ae885"> 1995</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga723792274b16b342d16d6a02fce74ba6.html#ga723792274b16b342d16d6a02fce74ba6"> 1996</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91b8b5293abd0601c543c13a0b53b335.html#ga91b8b5293abd0601c543c13a0b53b335"> 1997</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab29847362a613b43eeeda6db758d781e.html#gab29847362a613b43eeeda6db758d781e"> 1998</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa92c8ea1bfb42ed80622770ae2dc41ab.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 1999</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed2d7edb11fb84b02c175acff305a922.html#gaed2d7edb11fb84b02c175acff305a922"> 2000</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7fa15dfe51b084b36cb5df2fbf44bb2.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 2004</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3ea38b080462c4571524b5fcbfed292.html#gaf3ea38b080462c4571524b5fcbfed292"> 2005</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabae36d7655fb1dce11e60ffa8e57b509.html#gabae36d7655fb1dce11e60ffa8e57b509"> 2006</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3e7a96d33f640444b40b70e9ee28671.html#gad3e7a96d33f640444b40b70e9ee28671"> 2007</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6066a6aef47f317a5df0c9bbf59121fb.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 2008</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2c4baf98380a477cebb01be3e8f0594.html#gaf2c4baf98380a477cebb01be3e8f0594"> 2009</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e8446a5857e5379cff8cadf822e15d4.html#ga3e8446a5857e5379cff8cadf822e15d4"> 2010</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaabf0889d056b56e4a113142b3694166d.html#gaabf0889d056b56e4a113142b3694166d"> 2011</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga048f97e9e332adb21eca27b647af1378.html#ga048f97e9e332adb21eca27b647af1378"> 2012</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga18bee187ed94e73b16eeea7501394581.html#ga18bee187ed94e73b16eeea7501394581"> 2013</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga78b031d11b56e49b2c28c1a79136b48a.html#ga78b031d11b56e49b2c28c1a79136b48a"> 2014</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga064d6ccde30a22430c658b8efc431e59.html#ga064d6ccde30a22430c658b8efc431e59"> 2015</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae2fbdc1b854a54c4288402c2d3a7fca9.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 2016</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12fbc27c3543f23125f632dfa60fdc98.html#ga12fbc27c3543f23125f632dfa60fdc98"> 2017</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga169ec7d371e3ee897b73c3ad84b6ed32.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 2018</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga693542d5a536304f364476589ba0bec9.html#ga693542d5a536304f364476589ba0bec9"> 2019</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga139ddd01c0faf219dca844477453149e.html#ga139ddd01c0faf219dca844477453149e"> 2020</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac1452b8cf4acc90fb522d90751043aac.html#gac1452b8cf4acc90fb522d90751043aac"> 2021</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39a279051ef198ee34cad73743b996f4.html#ga39a279051ef198ee34cad73743b996f4"> 2022</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13e250d329673c02f7a0d24d25e83649.html#ga13e250d329673c02f7a0d24d25e83649"> 2023</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30dad81d708c35136e2da4e96cfe07b7.html#ga30dad81d708c35136e2da4e96cfe07b7"> 2024</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ceab97acb95b31cb7448c9da38fc11a.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 2025</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52f6571e7efed6a0f72df19c66d3c917.html#ga52f6571e7efed6a0f72df19c66d3c917"> 2026</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaede3a17ef541039943d9dcd85df223ca.html#gaede3a17ef541039943d9dcd85df223ca"> 2027</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa624d1fe34014b88873e2dfa91f79232.html#gaa624d1fe34014b88873e2dfa91f79232"> 2028</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga117a6719241f20dbd765bc34f9ffcd58.html#ga117a6719241f20dbd765bc34f9ffcd58"> 2029</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada596183c4087696c486546e88176038.html#gada596183c4087696c486546e88176038"> 2045</a></span>&#160;<span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e640f7443f14d01a37e29cff004223f.html#ga3e640f7443f14d01a37e29cff004223f"> 2049</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga715bcb019d713187aacd46f4482fa5f9.html#ga715bcb019d713187aacd46f4482fa5f9"> 2050</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a8a134d8b946f3549390294ef94b8d6.html#ga1a8a134d8b946f3549390294ef94b8d6"> 2051</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 2052</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga78ff468cfaa299ef62ab7b8b9910e142.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 2053</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR1                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga321ed2ccdf98d3a3307947056a8c401a.html#ga321ed2ccdf98d3a3307947056a8c401a"> 2054</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD2                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80d8090a99ec65807ed831fea0d5524c.html#ga80d8090a99ec65807ed831fea0d5524c"> 2055</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC2                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga411d79254769bbb4eeb14964abad497a.html#ga411d79254769bbb4eeb14964abad497a"> 2056</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC2                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf24dbb77fadc6f928b8e38199a08abc7.html#gaf24dbb77fadc6f928b8e38199a08abc7"> 2057</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT2                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ca65d6d580299518fb7491e1cebac1d.html#ga0ca65d6d580299518fb7491e1cebac1d"> 2058</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT2                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9e79005049b17d08c28aeca86677655.html#gac9e79005049b17d08c28aeca86677655"> 2059</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR2                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00e2a30df5568b5663e9f016743b3a35.html#ga00e2a30df5568b5663e9f016743b3a35"> 2060</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD3                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8883de33c5a7b30c611db11340fec6d.html#gad8883de33c5a7b30c611db11340fec6d"> 2061</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC3                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4a94c410343ba459146b2bb17833a795.html#ga4a94c410343ba459146b2bb17833a795"> 2062</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC3                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7d3c36f449ef1ee9ee20c5686b4e974.html#gae7d3c36f449ef1ee9ee20c5686b4e974"> 2063</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT3                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga94140d21b4c83d9f401cc459a7ec6060.html#ga94140d21b4c83d9f401cc459a7ec6060"> 2064</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT3                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13ca665cc575b64588475723f5289d4a.html#ga13ca665cc575b64588475723f5289d4a"> 2065</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR3                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf70ab04667c7c7da0f29c0e5a6c48e68.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 2069</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 2070</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06.html#ga8781dec7f076b475b85f8470aee94d06"> 2071</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 2072</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae55be7b911b4c0272543f98a0dba5f20.html#gae55be7b911b4c0272543f98a0dba5f20"> 2073</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 2074</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY                       ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c13aa04949ed520cf92613d3a619198.html#ga9c13aa04949ed520cf92613d3a619198"> 2075</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_0                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b.html#ga22b71e9df8b1fca93802ad602341eb0b"> 2076</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_1                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573.html#ga6d0d5785cb6c75e700517e88af188573"> 2077</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_2                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 2078</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_3                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862.html#gae0216de7d6fcfa507c9aa1400972d862"> 2079</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DDS                         ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e745513bbc2e5e5a76ae999d5d535af.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 2080</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA                         ((uint32_t)0x0000C000)        </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9e346b21afcaeced784e6c80b3aa1fb4.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 2081</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_0                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a42ee6ec5115244aef8f60d35abcc47.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 2082</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_1                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacdc9d29cafdd54e5c0dd752c358e1bc8.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 2083</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000)        </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a2ee019aef4c64fffc72141f7aaab2c.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 2084</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3108cc8fb81f6efd1e93fa5f82ac313.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 2085</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafa090830d2d359db04f365d46c6644d5.html#gafa090830d2d359db04f365d46c6644d5"> 2086</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_VBATE                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga519645e42dcf6b19af9c05dc40300abb.html#ga519645e42dcf6b19af9c05dc40300abb"> 2087</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA1                      ((uint32_t)0x0000FFFF)         </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d7a0a18c77816c45c5682c3884e3d56.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 2091</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA2                      ((uint32_t)0xFFFF0000)         </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0cf12be5661908dbe38aa14cd4c3a356.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 2101</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf9602dfb2f95b481b6e642b95991176.html#gadf9602dfb2f95b481b6e642b95991176"> 2102</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga35e7e66f9cd8cb6efa6a80367d2294a9.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 2103</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga501125ff257a7d02c35a0d6dcbaa2ba8.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 2104</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_NART                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2774f04e286942d36a5b6135c8028049.html#ga2774f04e286942d36a5b6135c8028049"> 2105</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa2745f1a565c3f2ec5b16612d1fd66e0.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 2106</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7aff5c0a3ead7f937849ab66eba7490.html#gad7aff5c0a3ead7f937849ab66eba7490"> 2107</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga32b2eda9cad8a969c5d2349bd1d853bb.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 2108</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RESET                       ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2871cee90ebecb760bab16e9c039b682.html#ga2871cee90ebecb760bab16e9c039b682"> 2112</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1611badb362f0fd9047af965509f074.html#gaf1611badb362f0fd9047af965509f074"> 2113</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c424768e9e963402f37cb95ae87a1ae.html#ga9c424768e9e963402f37cb95ae87a1ae"> 2114</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f4c753b96d21c5001b39ad5b08519fc.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 2115</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47ab62ae123c791de27ad05dde5bee91.html#ga47ab62ae123c791de27ad05dde5bee91"> 2116</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_TXM                         ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga651580d35b658e90ea831cb13b8a8988.html#ga651580d35b658e90ea831cb13b8a8988"> 2117</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RXM                         ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga67f8e1140b0304930d5b4f2a041a7884.html#ga67f8e1140b0304930d5b4f2a041a7884"> 2118</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf68038824bb78c4a5c4dee1730848f69.html#gaf68038824bb78c4a5c4dee1730848f69"> 2119</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RX                          ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4a4809b8908618df57e6393cc7fe0f52.html#ga4a4809b8908618df57e6393cc7fe0f52"> 2123</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaacedb237b31d29aef7f38475e9a6b297.html#gaacedb237b31d29aef7f38475e9a6b297"> 2124</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b94ea5001d70a26ec32d9dc6ff76e47.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 2125</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 2126</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdac6b87a303b0d0ec9b0d94a54ae31f.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 2127</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabd3118dec59c3a45d2f262b090699538.html#gabd3118dec59c3a45d2f262b090699538"> 2128</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea918e510c5471b1ac797350b7950151.html#gaea918e510c5471b1ac797350b7950151"> 2129</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a34d996177f23148c9b4cd6b0a80529.html#ga7a34d996177f23148c9b4cd6b0a80529"> 2130</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b01eca562bdb60e5416840fca47fff6.html#ga9b01eca562bdb60e5416840fca47fff6"> 2131</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 2132</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3cf9e83cec96164f1dadf4e43411ebf0.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 2133</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga782c591bb204d751b470dd53a37d240e.html#ga782c591bb204d751b470dd53a37d240e"> 2134</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75db1172038ebd72db1ed2fedc6108ff.html#ga75db1172038ebd72db1ed2fedc6108ff"> 2135</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26a85626eb26bf99413ba80c676d0af8.html#ga26a85626eb26bf99413ba80c676d0af8"> 2136</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a3b7e4be7cebb35ad66cb85b82901bb.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 2137</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga61ab11e97b42c5210109516e30af9b05.html#ga61ab11e97b42c5210109516e30af9b05"> 2140</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7500e491fe82e67ed5d40759e8a50f0.html#gad7500e491fe82e67ed5d40759e8a50f0"> 2141</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ba2b51def4b1683fd050e43045306ea.html#ga5ba2b51def4b1683fd050e43045306ea"> 2142</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga96c6453caa447cc4a9961d6ee5dea74e.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 2145</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79ff582efea1d7be2d1de7a1fd1a2b65.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 2146</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac1e550c2e6a5f8425322f9943fd7c7ed.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 2147</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint8_t)0x03)               </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9e23f3d7947e58531524d77b5c4741cc.html#ga9e23f3d7947e58531524d77b5c4741cc"> 2151</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae934674f6e22a758e430f32cfc386d70.html#gae934674f6e22a758e430f32cfc386d70"> 2152</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a3d15b3abab8199c16e26a3dffdc8b8.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 2153</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint8_t)0x03)               </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f9254d05043df6f21bf96234a03f72f.html#ga8f9254d05043df6f21bf96234a03f72f"> 2157</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabdaa12fe4d14254cc4a6a4de749a7d0a.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 2158</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5eeaabd4db3825bc53d860aca8d7590.html#gab5eeaabd4db3825bc53d860aca8d7590"> 2159</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe027af7acd051f5a52db78608a36e26.html#gafe027af7acd051f5a52db78608a36e26"> 2163</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59eecd1bb7d1d0e17422a26ae89cf39d.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 2164</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf926ae29d98a8b72ef48f001fda07fc3.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 2165</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0c423699fdcd2ddddb3046a368505679.html#ga0c423699fdcd2ddddb3046a368505679"> 2166</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b8492d1b8ce13fead7869a0e4ef39ed.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 2167</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 2168</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 2169</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa80103eca53d74a2b047f761336918e3.html#gaa80103eca53d74a2b047f761336918e3"> 2170</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9e3307992cabee858287305a64e5031b.html#ga9e3307992cabee858287305a64e5031b"> 2171</a></span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d953fd5b625af04f95f5414259769ef.html#ga7d953fd5b625af04f95f5414259769ef"> 2172</a></span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81514ecf1b6596e9930906779c4bdf39.html#ga81514ecf1b6596e9930906779c4bdf39"> 2173</a></span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga962968c3ee1f70c714a5b12442369d9a.html#ga962968c3ee1f70c714a5b12442369d9a"> 2174</a></span>&#160;<span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37f3438e80288c1791de27042df9838e.html#ga37f3438e80288c1791de27042df9838e"> 2175</a></span>&#160;<span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c0c02829fb41ac2a1b1852c19931de8.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2179</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga633c961d528cbf8093b0e05e92225ff0.html#ga633c961d528cbf8093b0e05e92225ff0"> 2180</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9f86741dd89034900e300499ae2272e.html#gab9f86741dd89034900e300499ae2272e"> 2183</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga054ebb41578d890d4d9dffb4828f02e7.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2184</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae570e9ba39dbe11808db929392250cf4.html#gae570e9ba39dbe11808db929392250cf4"> 2185</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae3de2080f48cc851c20d920acfd1737d.html#gae3de2080f48cc851c20d920acfd1737d"> 2188</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga96a5522b4c06551856f7185bdd448b02.html#ga96a5522b4c06551856f7185bdd448b02"> 2192</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2193</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac006aa2ab26c50227ccaa18e0a79bff3.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2194</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga04c8b91ddacdcbb779bae42398c94cf2.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2195</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac6c0a81d8dcde61a1f2772232f5343b8.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2196</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa36bc23e833190cbee9b8cf5cf49159d.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 2199</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2201</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5556f2ceb5b71b8afa76a18a31cbb6a.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2202</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga06f761a877f8ad39f878284f69119c0b.html#ga06f761a877f8ad39f878284f69119c0b"> 2203</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga894df6ad0d2976fe643dcb77052672f5.html#ga894df6ad0d2976fe643dcb77052672f5"> 2204</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacf812eaee11f12863773b3f8e95ae6e2.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2208</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2d329960b527a62fab099a084bfa906.html#gad2d329960b527a62fab099a084bfa906"> 2209</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadec3350607b41410ddb6e00a71a4384e.html#gadec3350607b41410ddb6e00a71a4384e"> 2213</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1cd20d218027e7432178c67414475830.html#ga1cd20d218027e7432178c67414475830"> 2214</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa04384f0a7c5026c91a33a005c755d68.html#gaa04384f0a7c5026c91a33a005c755d68"> 2215</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0114ae75b33f978ca7825f7bcd836982.html#ga0114ae75b33f978ca7825f7bcd836982"> 2219</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2220</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8ea7090da55c7cc9993235efa1c4a02.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2221</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0adf4a08415673753fafedf463f93bee.html#ga0adf4a08415673753fafedf463f93bee"> 2225</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga476cde56b1a2a13cde8477d5178ba34b.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2226</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f338f3e295b7b512ed865b3f9a8d6de.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2227</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c660943fa3c70c4974c2dacd3e4ca2e.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2228</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68ef8b6cb43a80d29c5fc318a67acd3b.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2232</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga35757787e6481553885fdf4fd2738c4b.html#ga35757787e6481553885fdf4fd2738c4b"> 2233</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga21abc05257bcdfa47fc824b4d806a105.html#ga21abc05257bcdfa47fc824b4d806a105"> 2237</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bf459dee1be706b38141722be67e4ab.html#ga0bf459dee1be706b38141722be67e4ab"> 2238</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb92a65c225432fab0daa30808d5065c.html#gaeb92a65c225432fab0daa30808d5065c"> 2239</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga41c3f19eea0d63211f643833da984c90.html#ga41c3f19eea0d63211f643833da984c90"> 2243</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga35cbe73d2ce87b6aaf19510818610d16.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2244</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1b731ca095cbad8e56ba4147c14d7128.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2245</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab4edd8438a684e353c497f80cb37365f.html#gab4edd8438a684e353c497f80cb37365f"> 2249</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga980cfab3daebb05da35b6166a051385d.html#ga980cfab3daebb05da35b6166a051385d"> 2250</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac1d888a2225c77452f73bf66fb0e1b78.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2251</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae62678bd1dc39aae5a153e9c9b3c3f3b.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2252</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52898eb9fa3bcf0b8086220971af49f5.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2256</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c51b43d309b56e8a64724ef1517033e.html#ga4c51b43d309b56e8a64724ef1517033e"> 2257</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a9852d0f6058c19f0e678228ea14a21.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2261</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5be1bcda68f562be669184b30727be1.html#gad5be1bcda68f562be669184b30727be1"> 2262</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2263</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23a93a13da2f302ecd2f0c462065428d.html#ga23a93a13da2f302ecd2f0c462065428d"> 2267</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9f372328c8d1e4fe2503d45aed50fb6.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 2268</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae96248bcf102a3c6f39f72cdcf8e4fe5.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 2269</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga41f4780b822a42834bf1927eb92b4fba.html#ga41f4780b822a42834bf1927eb92b4fba"> 2273</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga688074182caafff289c921548bc9afca.html#ga688074182caafff289c921548bc9afca"> 2274</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d81487e8b340810e3193cd8f1386240.html#ga4d81487e8b340810e3193cd8f1386240"> 2275</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17ca0af4afd89e6a1c43ffd1430359b7.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 2279</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5081739b6e21e033b95e68af9331a6d1.html#ga5081739b6e21e033b95e68af9331a6d1"> 2280</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga44313106efc3a5a65633168a2ad1928d.html#ga44313106efc3a5a65633168a2ad1928d"> 2284</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga73d4025ce501af78db93761e8b8c3b9e.html#ga73d4025ce501af78db93761e8b8c3b9e"> 2285</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52b3c31ad72881e11a4d3cae073a0df8.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 2286</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4dc7309c31cda93d05bb1fe1c923646c.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 2290</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga577eba5ab3a66283f5c0837e91f1776a.html#ga577eba5ab3a66283f5c0837e91f1776a"> 2291</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27a0bd49dc24e59b776ad5a00aabb97b.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 2292</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 2296</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dcedeb4250767a66a4d60c67e367cf8.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 2297</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ca45b282f2582c91450d4e1204121cf.html#ga2ca45b282f2582c91450d4e1204121cf"> 2298</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga964b0fa7c70a24a74165c57b3486aae8.html#ga964b0fa7c70a24a74165c57b3486aae8"> 2302</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7f72aec91130a20e3a855e78eabb48b.html#gaf7f72aec91130a20e3a855e78eabb48b"> 2303</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e399fed282a5aac0b25b059fcf04020.html#ga1e399fed282a5aac0b25b059fcf04020"> 2307</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27ec34e08f87e8836f32bbfed52e860a.html#ga27ec34e08f87e8836f32bbfed52e860a"> 2308</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea34eded40932d364743969643a598c4.html#gaea34eded40932d364743969643a598c4"> 2309</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc2a55c1b5195cf043ef33e79d736255.html#gafc2a55c1b5195cf043ef33e79d736255"> 2313</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 2314</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39212ea40388510bde1931f7b3a064ae.html#ga39212ea40388510bde1931f7b3a064ae"> 2315</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 2318</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga481099e17a895e92cfbcfca617d52860.html#ga481099e17a895e92cfbcfca617d52860"> 2323</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 2324</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac2839d73344a7601aa22b5ed3fc0e5d1.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 2325</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ba7963ac4eb5b936c444258c13f8940.html#ga7ba7963ac4eb5b936c444258c13f8940"> 2326</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d129b27c2af41ae39e606e802a53386.html#ga2d129b27c2af41ae39e606e802a53386"> 2327</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf0c94e5f4dcceea510fc72b86128aff3.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 2328</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d7fb7c366544a1ef7a85481d3e6325d.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 2329</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ff70e74447679a0d1cde1aa69ea2db1.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 2330</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga657fc12fd334bc626b2eb53fb03457b0.html#ga657fc12fd334bc626b2eb53fb03457b0"> 2331</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab6bc390ed9a658014fd09fd1073e3037.html#gab6bc390ed9a658014fd09fd1073e3037"> 2332</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga375758246b99234dda725b7c64daff32.html#ga375758246b99234dda725b7c64daff32"> 2333</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0a98c6bde07c570463b6c0e32c0f6805.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 2334</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab88796333c19954176ef77208cae4964.html#gab88796333c19954176ef77208cae4964"> 2335</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga858eaac0a8e23c03e13e5c1736bf9842.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 2336</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab41471f35878bcdff72d9cd05acf4714.html#gab41471f35878bcdff72d9cd05acf4714"> 2340</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaab5ea9e0ed17df35894fff7828c89cad.html#gaab5ea9e0ed17df35894fff7828c89cad"> 2341</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 2342</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ba1fa61fcf851188a6f16323dda1358.html#ga0ba1fa61fcf851188a6f16323dda1358"> 2343</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2175f52f4308c088458f9e54a1f1354.html#gaf2175f52f4308c088458f9e54a1f1354"> 2344</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga791ac090d6a8f2c79cd72f9072aef30f.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 2345</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb4ef2030ec70a4635ca4ac38cca76cb.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 2346</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf015be41f803007b9d0b2f3371e3621b.html#gaf015be41f803007b9d0b2f3371e3621b"> 2347</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga206d175417e2c787b44b0734708a5c9a.html#ga206d175417e2c787b44b0734708a5c9a"> 2348</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7209f008874dadf147cb5357ee46c226.html#ga7209f008874dadf147cb5357ee46c226"> 2349</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 2350</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93162a66091ffd4829ed8265f53fe977.html#ga93162a66091ffd4829ed8265f53fe977"> 2351</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2e0bf399ea9175123c95c7010ef527d.html#gaf2e0bf399ea9175123c95c7010ef527d"> 2352</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89ea9e9c914052e2aecab16d57f2569d.html#ga89ea9e9c914052e2aecab16d57f2569d"> 2353</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16fa4bf13579d29b57f7602489d043fe.html#ga16fa4bf13579d29b57f7602489d043fe"> 2357</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b1a0f95bac4fed1a801da0cdbf2a833.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 2358</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaba35e135e17431de861e57b550421386.html#gaba35e135e17431de861e57b550421386"> 2359</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b64393197f5cd0bd6e4853828a98065.html#ga5b64393197f5cd0bd6e4853828a98065"> 2360</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga111ce1e4500e2c0f543128dddbe941e9.html#ga111ce1e4500e2c0f543128dddbe941e9"> 2361</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a824c777e7fea25f580bc313ed2ece6.html#ga8a824c777e7fea25f580bc313ed2ece6"> 2362</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabd571c9c746225e9b856ce3a46c3bb2f.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 2363</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2afec157fe9684f1fa4b4401500f035.html#gab2afec157fe9684f1fa4b4401500f035"> 2364</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d70e150cfd4866ea6b0a264ad45f51b.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 2365</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafa802583aa70aadeb46366ff98eccaf1.html#gafa802583aa70aadeb46366ff98eccaf1"> 2366</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ee7da4c7e42fa7576d965c4bf94c089.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 2367</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8ac0384eab9b0cfdb491a960279fc438.html#ga8ac0384eab9b0cfdb491a960279fc438"> 2368</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaacd7e79ab503ec5143b5848edac71817.html#gaacd7e79ab503ec5143b5848edac71817"> 2369</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7873f1526050f5e666c22fb6a7e68b65.html#ga7873f1526050f5e666c22fb6a7e68b65"> 2370</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa571445875b08a9514e1d1b410a93ebd.html#gaa571445875b08a9514e1d1b410a93ebd"> 2374</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 2375</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2457026460aecb52dba7ea17237b4dbe.html#ga2457026460aecb52dba7ea17237b4dbe"> 2376</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66354c26d0252cc86729365b315a69ee.html#ga66354c26d0252cc86729365b315a69ee"> 2377</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 2378</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c46367b7e5ea831e34ba4cf824a63da.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 2379</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga548238c7babf34116fdb44b4575e2664.html#ga548238c7babf34116fdb44b4575e2664"> 2380</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae403370a70f9ea2b6f9b449cafa6a91c.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 2381</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga33e9f4334cf3bf9e7e30d5edf278a02b.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 2382</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ccbdd2932828bfa1d68777cb595f12e.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 2383</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf8e4011791e551feeae33c47ef2b6a6a.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 2384</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19696d8b702b33eafe7f18aa0c6c1955.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 2385</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89e5e3ccd4250ad2360b91ef51248a66.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 2386</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae78ec392640f05b20a7c6877983588ae.html#gae78ec392640f05b20a7c6877983588ae"> 2387</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga38014ea45b62975627f8e222390f6819.html#ga38014ea45b62975627f8e222390f6819"> 2391</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9e01c05df79304035c7aab1c7295bf3f.html#ga9e01c05df79304035c7aab1c7295bf3f"> 2392</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga083282146d4db7f757fef86cf302eded.html#ga083282146d4db7f757fef86cf302eded"> 2393</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae4a1adc2e4e550a38649a2bfd3662680.html#gae4a1adc2e4e550a38649a2bfd3662680"> 2394</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0bfa15bf30fefb21f351228cde87981.html#gaa0bfa15bf30fefb21f351228cde87981"> 2395</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5381c154ba89611bf4381657305ecb85.html#ga5381c154ba89611bf4381657305ecb85"> 2396</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae224160853946732608f00ad008a6b1a.html#gae224160853946732608f00ad008a6b1a"> 2397</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0c44034b5f42fa8250dbb8e46bc83eb.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 2398</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga465e092af3e73882f9eaffad13f36dea.html#ga465e092af3e73882f9eaffad13f36dea"> 2399</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad1cb7ff6d513fec365eb5a830c3746f0.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 2400</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b8a688856ca6b53417948f79932534d.html#ga6b8a688856ca6b53417948f79932534d"> 2401</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga72b81011a2d626ac398a387c89055935.html#ga72b81011a2d626ac398a387c89055935"> 2402</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac178a6710aeb6c58f725dd7f00af5d5a.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 2403</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8aee1182bef65da056242c4ed49dd0ef.html#ga8aee1182bef65da056242c4ed49dd0ef"> 2404</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe16c95f454da44949977e4225590658.html#gafe16c95f454da44949977e4225590658"> 2405</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb07dca9fddf64a3476f25f227e33e1f.html#gabb07dca9fddf64a3476f25f227e33e1f"> 2406</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf019423a4b07e564dfe917b859e68e80.html#gaf019423a4b07e564dfe917b859e68e80"> 2407</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ee508d40637a9d558d2ab85753395bd.html#ga6ee508d40637a9d558d2ab85753395bd"> 2408</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga827a459cd51a193d571a16e1d38fac22.html#ga827a459cd51a193d571a16e1d38fac22"> 2409</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ecfbfd6f5e129d690f1cb62ee344d78.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 2410</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a0568e276f245e1f167e673a1f5b92e.html#ga3a0568e276f245e1f167e673a1f5b92e"> 2411</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb71599bae1e35e750524708ac5824f1.html#gabb71599bae1e35e750524708ac5824f1"> 2412</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7589f9a62f9f5406934266820a265f3a.html#ga7589f9a62f9f5406934266820a265f3a"> 2413</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a0db2ff3fcf3ecd929d61e548905685.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 2414</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2161321c3b0857a9ca07bc45ac9cd1be.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 2415</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa85c1d5ccfd6241059822a3aadc1053d.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 2416</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d82ba565f065b4dec733d002c02498b.html#ga2d82ba565f065b4dec733d002c02498b"> 2417</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga199d63d7155cb5212982d4902e31e70c.html#ga199d63d7155cb5212982d4902e31e70c"> 2418</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac82d92ad6fb51b340e8a52da903e1009.html#gac82d92ad6fb51b340e8a52da903e1009"> 2419</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa0a651933135336bc14baa3e0a56ab1.html#gaaa0a651933135336bc14baa3e0a56ab1"> 2420</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 2421</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf74bbd84aff2eb3891f6f6d0c418793c.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 2425</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa2cb33663f4220e5a0d416cbddcec193.html#gaa2cb33663f4220e5a0d416cbddcec193"> 2426</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga86d75200e9ead1afbe88add086ac4bb4.html#ga86d75200e9ead1afbe88add086ac4bb4"> 2427</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa4dbe3b567fca94f5d5e4c877e0383d4.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 2428</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab74c1e5fba0af06b783289d56a8d743a.html#gab74c1e5fba0af06b783289d56a8d743a"> 2429</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga163dda15630c6f057bac420a8cb393d8.html#ga163dda15630c6f057bac420a8cb393d8"> 2430</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadd27041e24d500c940abed9aaa53910d.html#gadd27041e24d500c940abed9aaa53910d"> 2431</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaadfffc15f309b85cc3abd7439ea4b8c6.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 2432</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf2588b13464de27f12768d33a75d2ba.html#gadf2588b13464de27f12768d33a75d2ba"> 2433</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga979839e5c63f94eb294a09b74f5c09bf.html#ga979839e5c63f94eb294a09b74f5c09bf"> 2434</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f049fa606d557a8a468747c6d285357.html#ga7f049fa606d557a8a468747c6d285357"> 2435</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga43409866ee9e6ea1712f50679a4bb212.html#ga43409866ee9e6ea1712f50679a4bb212"> 2436</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f86fb2f2080f513d8392d389cdaa1fd.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 2437</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c1b7aeeb196a6564b2b3f049590520e.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 2438</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45bad406315318f9cecb0c783ac7218d.html#ga45bad406315318f9cecb0c783ac7218d"> 2439</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b105deaf668c0e04950be0de975bcde.html#ga9b105deaf668c0e04950be0de975bcde"> 2440</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga84fabcf9736d7ef78587ff63cb6b1373.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 2441</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga966d41aca2269fd8cb6830dbbd176140.html#ga966d41aca2269fd8cb6830dbbd176140"> 2442</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 2443</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3fb64b2b59f73045b3ead12ab1211b4b.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 2444</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad558faeeeaf748bdface31d4bd3ed5b6.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 2445</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab16bc53f206b1f318e5fe8c248294fec.html#gab16bc53f206b1f318e5fe8c248294fec"> 2446</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga42841c82744146dc70e8e679b5904e02.html#ga42841c82744146dc70e8e679b5904e02"> 2447</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad1f961b642e42faaaf495c9ec099c128.html#gad1f961b642e42faaaf495c9ec099c128"> 2448</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga96670686c71a15631ec2f772973dd7d5.html#ga96670686c71a15631ec2f772973dd7d5"> 2449</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 2450</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf027c958889ab93acfb1b86988269874.html#gaf027c958889ab93acfb1b86988269874"> 2451</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga32400e283bc0037da21f0c913bb860b6.html#ga32400e283bc0037da21f0c913bb860b6"> 2452</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb0467d664f27b3ca8ef4ad220593c46.html#gadb0467d664f27b3ca8ef4ad220593c46"> 2453</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c3e3090ab67a54830be208a628efd8f.html#ga1c3e3090ab67a54830be208a628efd8f"> 2454</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga85034e026be1af5e45e5d15537449e6d.html#ga85034e026be1af5e45e5d15537449e6d"> 2455</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf17f4c3e553020ee893415796bd29d84.html#gaf17f4c3e553020ee893415796bd29d84"> 2459</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae97de172023462e5f40d4b420209809b.html#gae97de172023462e5f40d4b420209809b"> 2460</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23008ac61893eb6a65ab9041c53a84ee.html#ga23008ac61893eb6a65ab9041c53a84ee"> 2461</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad559580b386d0c621a6bf7292c706e36.html#gad559580b386d0c621a6bf7292c706e36"> 2462</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e52ca421788d68f3edb9a52434374dd.html#ga0e52ca421788d68f3edb9a52434374dd"> 2463</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga96a97a9711a0a53a7ee18907e95d8887.html#ga96a97a9711a0a53a7ee18907e95d8887"> 2464</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 2465</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga72bf4a6050af614eb1ac85c76feb95cc.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 2466</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad484c083bc2023deda5840facc549908.html#gad484c083bc2023deda5840facc549908"> 2467</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 2468</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga022da7a86e8174aff1054eb1aef2c73c.html#ga022da7a86e8174aff1054eb1aef2c73c"> 2469</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaedf715fa1ef43c8461408944e4aecec7.html#gaedf715fa1ef43c8461408944e4aecec7"> 2470</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47960a79c582cbc9bfef85c411a2be94.html#ga47960a79c582cbc9bfef85c411a2be94"> 2471</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 2472</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga421a366074fb422686461a92abd1259e.html#ga421a366074fb422686461a92abd1259e"> 2473</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga178a0308db954b97818401be1f28a990.html#ga178a0308db954b97818401be1f28a990"> 2474</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab60aef7e45f8d12777032321a33cdb38.html#gab60aef7e45f8d12777032321a33cdb38"> 2475</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0483dac5b6986246a3ba106fbeb8e3bd.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 2476</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga259b472c9c9f158e1701c8b8d5a940b9.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 2477</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23db612c79422bee815e437d6aaf5a6c.html#ga23db612c79422bee815e437d6aaf5a6c"> 2478</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaef9a469e877bfa29f4edb66730c43d43.html#gaef9a469e877bfa29f4edb66730c43d43"> 2479</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4edc4a54cc13f63afe8dbe3aa37776a5.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 2480</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga169f5fb3dd35ae2b048c8c05c3e202d7.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 2481</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0073b206235b3c33a9b831e5027e3bf0.html#ga0073b206235b3c33a9b831e5027e3bf0"> 2482</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga459caea38417d17c042e52ba38eb3c1b.html#ga459caea38417d17c042e52ba38eb3c1b"> 2483</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae0da8cd8657f6e67f1d86fc9f695bb4e.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 2484</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80c9ae7f2eca3db813737c49d49f2b08.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 2485</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1d6b6c109e359e3d2a07e6626c2b4aff.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 2486</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3c4d05997d8930291c8ab2bb19545714.html#ga3c4d05997d8930291c8ab2bb19545714"> 2487</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5431f98aafd2a7f8158a335d65ebea1.html#gad5431f98aafd2a7f8158a335d65ebea1"> 2488</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad79345a758898023543bd5384be09758.html#gad79345a758898023543bd5384be09758"> 2489</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6bc065319a9862c1f5ca7326b790ef53.html#ga6bc065319a9862c1f5ca7326b790ef53"> 2493</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga42e636521c72a20aa8380fe4fe150b91.html#ga42e636521c72a20aa8380fe4fe150b91"> 2494</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga217f5b77e4fefb2d1135187ee2b5bbf2.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 2495</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7693dcf6c0011bbeb19e0413a5ce1f56.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 2496</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bffde5d3e1e2e75f4facc98903620f7.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 2497</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30ccdfd3676f314e749cc205ffcfe1cf.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 2498</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b2aa80397b4961a33b41303aa348ea1.html#ga2b2aa80397b4961a33b41303aa348ea1"> 2499</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b7072c9b829c7df660eb2dea05ee8d8.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 2500</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad016208d1aa9008aaba9a887a1e8b6fa.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 2501</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad4f4f0d2b56860e36f7777ab397e8609.html#gad4f4f0d2b56860e36f7777ab397e8609"> 2502</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadcfc2559b456c3af3804a22e0fb5c50d.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 2503</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7df8031e3a2f661b45fdbde58a26c6b6.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 2504</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 2505</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95fc8c778ffa6deac5a202985fdd98ae.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 2506</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0c4a4998f2ddc12771da116b1c20d765.html#ga0c4a4998f2ddc12771da116b1c20d765"> 2507</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5fb6157fc48147e6c74ed348d156bfa1.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 2508</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaadcf2a14e752519bf8a90129fb9d42b1.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 2509</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47c5296c991b481548302478df85e477.html#ga47c5296c991b481548302478df85e477"> 2510</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga657b8cda94fd736a4831ab4086ae746f.html#ga657b8cda94fd736a4831ab4086ae746f"> 2511</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga435edc4b2055ac2d1c3ce616a9c1b236.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 2512</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa508de7087eb832ecaf353a4b6821ef.html#gaaa508de7087eb832ecaf353a4b6821ef"> 2513</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga643ceb9293665b8307e63ae0e1700d91.html#ga643ceb9293665b8307e63ae0e1700d91"> 2514</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91f5887e884fcf423d680798f4e372bb.html#ga91f5887e884fcf423d680798f4e372bb"> 2515</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6adc9c7706f39f7c33760fe6b8c5d17e.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 2516</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7581186f0241f6db9f63a0a0db22919.html#gad7581186f0241f6db9f63a0a0db22919"> 2517</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga43b4c084e802398ad265ceb69cfd7519.html#ga43b4c084e802398ad265ceb69cfd7519"> 2518</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade732503a8d41e3f1bb338a2a8103bd2.html#gade732503a8d41e3f1bb338a2a8103bd2"> 2519</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7539a7f651425a757a549205544e508c.html#ga7539a7f651425a757a549205544e508c"> 2520</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 2521</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8268be8b5477f813c165e851acd41a2.html#gae8268be8b5477f813c165e851acd41a2"> 2522</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga494ad7f35d8552b8494379916a987074.html#ga494ad7f35d8552b8494379916a987074"> 2523</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0eb0d4d21c082c8381271ab146431993.html#ga0eb0d4d21c082c8381271ab146431993"> 2527</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91922c78bf92f051b8e8abbf9cc1f6e9.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 2528</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae56f77f869114e69525353f96004f955.html#gae56f77f869114e69525353f96004f955"> 2529</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga951a8213e55b01ecedcef870c85841e7.html#ga951a8213e55b01ecedcef870c85841e7"> 2530</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga453f90cdd0b520b7d65e19af3868d4ec.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 2531</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gace348ba56c1f9676e5b605a6fe0cd52e.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 2532</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae99d36b50a16c38b2006fdba4683ddd9.html#gae99d36b50a16c38b2006fdba4683ddd9"> 2533</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d61ae4af9acc61476493b640cfb4745.html#ga5d61ae4af9acc61476493b640cfb4745"> 2534</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89ded00ec0b6c0918b019457d6cf43f5.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 2535</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac658a1ced873fd9dff54833d8c413536.html#gac658a1ced873fd9dff54833d8c413536"> 2536</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad06bc748776a78f008895be9e0cc7a1d.html#gad06bc748776a78f008895be9e0cc7a1d"> 2537</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf612f239dcf45bd933136a5c8c5909f9.html#gaf612f239dcf45bd933136a5c8c5909f9"> 2538</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 2539</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1736bc2808a37aa82358fe1c36c963a6.html#ga1736bc2808a37aa82358fe1c36c963a6"> 2540</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d7ec466bbf196a41f6da2a7b506675d.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 2541</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 2542</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga199bd29b6f3ff56150a9dcd71c8ea13f.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 2543</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga893837534cbc7a043fa995de4619e2da.html#ga893837534cbc7a043fa995de4619e2da"> 2544</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga551e80c41958417cbcf1d0c53e4947a3.html#ga551e80c41958417cbcf1d0c53e4947a3"> 2545</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80d9a946bd39dae4b0a862cf21f262ed.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 2546</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5646609987ce174cf3b94bb4538172f4.html#ga5646609987ce174cf3b94bb4538172f4"> 2547</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga356faa77de97c61e9b5f6b763173a987.html#ga356faa77de97c61e9b5f6b763173a987"> 2548</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac6b246b3df35cc1db06e8c809137562f.html#gac6b246b3df35cc1db06e8c809137562f"> 2549</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4882da3ee5be3aed3d5eb46923859674.html#ga4882da3ee5be3aed3d5eb46923859674"> 2550</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e178aa8c6f98a866aaae511b9da86c8.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 2551</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a5ca327060530761d71362d39b2d364.html#ga9a5ca327060530761d71362d39b2d364"> 2552</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeabe4836aed74af4adba72b2c7684a6e.html#gaeabe4836aed74af4adba72b2c7684a6e"> 2553</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa8e7d74919e74723f7df71357cc994a.html#gaaa8e7d74919e74723f7df71357cc994a"> 2554</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6e2b2b9bd5b397e58d57fb379546110b.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 2555</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb165ede225dc35a825647e5efcab437.html#gaeb165ede225dc35a825647e5efcab437"> 2556</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7898b1f422424fd7fc0896b908748e7c.html#ga7898b1f422424fd7fc0896b908748e7c"> 2557</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5cdf98e317662e286ad2a3344ee516df.html#ga5cdf98e317662e286ad2a3344ee516df"> 2561</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaac814c424ed2ccc11645da6e62f3fb81.html#gaac814c424ed2ccc11645da6e62f3fb81"> 2562</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b0af1936dd43bd319614e3298fd28d1.html#ga4b0af1936dd43bd319614e3298fd28d1"> 2563</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga013f84e3f3f0e148d3a9a071ccbf6738.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 2564</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7cfc330921811d76ed6476d6935e84e7.html#ga7cfc330921811d76ed6476d6935e84e7"> 2565</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9aebaa8e61198240c1564ce73acb1d2.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 2566</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadea331fb6273fda80a8f5a3dc8eaf6f4.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 2567</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc7dfaacfba6a42a17b16281f690f952.html#gafc7dfaacfba6a42a17b16281f690f952"> 2568</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaba0938e0f55773406fd59c2a0bd7c46e.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 2569</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9715c4445159d0068172309092e574e3.html#ga9715c4445159d0068172309092e574e3"> 2570</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7de15e73395473569a447023dae53c4.html#gae7de15e73395473569a447023dae53c4"> 2571</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39b60e0befdf681694bc4123b4b7f7bd.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 2572</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bc4598d0d603c802b7140f967d84e5c.html#ga0bc4598d0d603c802b7140f967d84e5c"> 2573</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8b4439ac4bc79ff74d21060ff533b12.html#gac8b4439ac4bc79ff74d21060ff533b12"> 2574</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d117ee64d9c1673f22f12f24bd481a4.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 2575</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf761c448bf29c4d93f4c2a75981fa049.html#gaf761c448bf29c4d93f4c2a75981fa049"> 2576</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga87543e5b7c48580ca9925402ab6ca5a7.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 2577</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b9c39ec4649cd68a540c88c3c64d506.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 2578</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4992301536d388de215273769708b843.html#ga4992301536d388de215273769708b843"> 2579</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab21c0b793d7aff03497a95d5c6528ab2.html#gab21c0b793d7aff03497a95d5c6528ab2"> 2580</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1c4c5d06a9da5f853aaede3470b07f4.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 2581</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91214f1f7dbb4b75b0c425624640fd76.html#ga91214f1f7dbb4b75b0c425624640fd76"> 2582</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1b24151a68c59fe0f3aa15e498fdc739.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 2583</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadea89ef2e5c3dafae174b671c8e083d2.html#gadea89ef2e5c3dafae174b671c8e083d2"> 2584</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2acccf9ab5708116cd888f2d65da54cc.html#ga2acccf9ab5708116cd888f2d65da54cc"> 2585</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3c0b9425117a2409b61032a9c746c2b5.html#ga3c0b9425117a2409b61032a9c746c2b5"> 2586</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0a0d31d96e75ea32299e78845f584632.html#ga0a0d31d96e75ea32299e78845f584632"> 2587</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade5db4ad8b19580b895356fff66bb6be.html#gade5db4ad8b19580b895356fff66bb6be"> 2588</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4acec834c3eaf55af5e745d6988ddc1e.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 2589</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga923a0086ada8e09a9202338b588f27d1.html#ga923a0086ada8e09a9202338b588f27d1"> 2590</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga840d2b3f751753e9d21b2e23506e6995.html#ga840d2b3f751753e9d21b2e23506e6995"> 2591</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb57fe42259bd37deffe11eded640c76.html#gacb57fe42259bd37deffe11eded640c76"> 2595</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1de288e28d5547106645ecc5b0c47f2a.html#ga1de288e28d5547106645ecc5b0c47f2a"> 2596</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa8662caaa28aee37b2689f55400b75c.html#gaaa8662caaa28aee37b2689f55400b75c"> 2597</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae4ccedde67989fcbaa84cae9cae4b1eb.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 2598</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45b063b3c14fd27bd63c03f878ac6cfc.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 2599</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga32f8566fab72dec6d52ad7262e67cbcc.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 2600</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8636ecdacc3ca05d69e66737b7f2e7cf.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 2601</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb555ddab4853625c9b48b24e88d0dd8.html#gadb555ddab4853625c9b48b24e88d0dd8"> 2602</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 2603</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 2604</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa63ca9ec114f553d68e0b0d38ae57ff0.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 2605</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf3394a2675a7cb30556a40cc5b77c08.html#gadf3394a2675a7cb30556a40cc5b77c08"> 2606</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9c9c04edb492e48619de926196ab695.html#gae9c9c04edb492e48619de926196ab695"> 2607</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga070e91897e07ae11a9d2f60ff31e196a.html#ga070e91897e07ae11a9d2f60ff31e196a"> 2608</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3479321a85f1f55e24a1b56d13226a22.html#ga3479321a85f1f55e24a1b56d13226a22"> 2609</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a998a2b37fde5207b286a58c115a9e8.html#ga9a998a2b37fde5207b286a58c115a9e8"> 2610</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga891ad3d341cee397d49fc982c509f7d5.html#ga891ad3d341cee397d49fc982c509f7d5"> 2611</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 2612</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1542ea54030e3052c8991b249cd0e504.html#ga1542ea54030e3052c8991b249cd0e504"> 2613</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 2614</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fba31d938ab3492c8855c26bebfbef2.html#ga6fba31d938ab3492c8855c26bebfbef2"> 2615</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga556f3b08cee839e038109e604e5bba4c.html#ga556f3b08cee839e038109e604e5bba4c"> 2616</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdc41162219ed6f5be1b5ae7ba328754.html#gafdc41162219ed6f5be1b5ae7ba328754"> 2617</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89f4fd5c28d2fd7475081b39b2b358c6.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 2618</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 2619</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 2620</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9168b4d12ddb654b397ce3ffb66af4c.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 2621</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga610fdf301fb1cff5af38f83b4e0c81b1.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 2622</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a3e033aae51ff31b75fb801599232f5.html#ga8a3e033aae51ff31b75fb801599232f5"> 2623</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga868ae6fc3bbe273b44d250791a80df58.html#ga868ae6fc3bbe273b44d250791a80df58"> 2624</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe08696e215f9e8f1605e60e4817dd8b.html#gafe08696e215f9e8f1605e60e4817dd8b"> 2625</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2217bcc5b82de25751d3984884b0e0c1.html#ga2217bcc5b82de25751d3984884b0e0c1"> 2629</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf71cbdd5cbe109fde119adb86d64f0a7.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 2630</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0a7a004058a6b10b5cb3374eb82dd1d.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 2631</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2224329373b490c8dd4f0c148ef58997.html#ga2224329373b490c8dd4f0c148ef58997"> 2632</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3574ea4882319ac08e0df065bdd3566.html#gad3574ea4882319ac08e0df065bdd3566"> 2633</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76f63e712a9a57dacab2874dd695254d.html#ga76f63e712a9a57dacab2874dd695254d"> 2634</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22d969f17f8a25a63cb056ee2cb622d3.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 2635</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae89ec51b51c83c108880e361caf17ac.html#gaae89ec51b51c83c108880e361caf17ac"> 2636</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga67fca99c67cab6713605e14d96a9df62.html#ga67fca99c67cab6713605e14d96a9df62"> 2637</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaacd1ef8f0870bc5a5422a6bedbb61d40.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 2638</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf56408d9914f566396d64609830e2d4f.html#gaf56408d9914f566396d64609830e2d4f"> 2639</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65947100832111c7fb427d1982f801eb.html#ga65947100832111c7fb427d1982f801eb"> 2640</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga175ed9cdbbf756ec76b9c6fb1f69adff.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 2641</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91af48b8cd11f119d257311dcf2cc291.html#ga91af48b8cd11f119d257311dcf2cc291"> 2642</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7108bc449a6e328748dd8d2209b83753.html#ga7108bc449a6e328748dd8d2209b83753"> 2643</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc47acac1bb59603f58d9aef661d9334.html#gacc47acac1bb59603f58d9aef661d9334"> 2644</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b07b4ebfaac9e60d6042b1bff98ec33.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 2645</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3328e95d8ae911adc0e5dd4128f8161.html#gad3328e95d8ae911adc0e5dd4128f8161"> 2646</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga473e4917f35772cd08b06e166d6e475e.html#ga473e4917f35772cd08b06e166d6e475e"> 2647</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 2648</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5854aa102655334a6242e43c0b25aede.html#ga5854aa102655334a6242e43c0b25aede"> 2649</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga505dbdeaf89d103795046fb689b81664.html#ga505dbdeaf89d103795046fb689b81664"> 2650</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga692f7a0bbc73be14e9d554394dceb176.html#ga692f7a0bbc73be14e9d554394dceb176"> 2651</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 2652</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68815c969c231268a63c8809a55bc866.html#ga68815c969c231268a63c8809a55bc866"> 2653</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7055881b4a6d9fe51e8dcfb99a546139.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 2654</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19ab918d9499635e8199a143833c6fdb.html#ga19ab918d9499635e8199a143833c6fdb"> 2655</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8360f2a2ba21a1b2f361d4330026edfd.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 2656</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga681e922052442801310265bab7356fc4.html#ga681e922052442801310265bab7356fc4"> 2657</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab12aa3a716a85bf96a1496ecaeae0cec.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 2658</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6774583920f7cd42976daa4cf389eff3.html#ga6774583920f7cd42976daa4cf389eff3"> 2659</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13cd870005a4712c3a8b9675a962c642.html#ga13cd870005a4712c3a8b9675a962c642"> 2663</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49082d55960382ded8b2f7235dd3b33d.html#ga49082d55960382ded8b2f7235dd3b33d"> 2664</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdb99f376b40d3933ce6a28ad31f496a.html#gafdb99f376b40d3933ce6a28ad31f496a"> 2665</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 2666</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5842614b55172086992fc085955168d7.html#ga5842614b55172086992fc085955168d7"> 2667</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga373c77cab88912e816a6e12195bd3205.html#ga373c77cab88912e816a6e12195bd3205"> 2668</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5937607627dd44c4fb79f9063534e2b1.html#ga5937607627dd44c4fb79f9063534e2b1"> 2669</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b6765194a47f1a6d7dfbf78e0b4139c.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 2670</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa79159b413994d12b593cc4f1b23d1fa.html#gaa79159b413994d12b593cc4f1b23d1fa"> 2671</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b959e903cdac33f5da71aa5c7477a0d.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 2672</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5de7f304ca7bfcb9e78c9c2d346d300.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 2673</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d5a19fa7032ef2b68e2feebd0db15e6.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 2674</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga943a685663474ed7aa509eaccbda2ffb.html#ga943a685663474ed7aa509eaccbda2ffb"> 2675</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga668cb8a75c4166b5287a09ba98c8ec70.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 2676</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga84727d6a0fdcb2870529d7a371a0b660.html#ga84727d6a0fdcb2870529d7a371a0b660"> 2677</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9eb9c851eb03c49bc02f686aee490a28.html#ga9eb9c851eb03c49bc02f686aee490a28"> 2678</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4ccc46770c70da8546bbbcf492bcdd95.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 2679</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf24b0628e89b2c27cb9e13b0492876eb.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 2680</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga36b946c123c3c3f1cdbd1272db24c58b.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 2681</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab91129b8b7746111a31a968c1f1a8b19.html#gab91129b8b7746111a31a968c1f1a8b19"> 2682</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19663b29868ae926896961451768d748.html#ga19663b29868ae926896961451768d748"> 2683</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19d8c89621a78de5177481d217bb5033.html#ga19d8c89621a78de5177481d217bb5033"> 2684</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab265fadfeb8674b869264ad25bedcac4.html#gab265fadfeb8674b869264ad25bedcac4"> 2685</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 2686</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b73f4ab4941e6d920e75f7197ed025b.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 2687</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d72a1b4728fa13d4a2a3f7478f8398b.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 2688</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5826d272442cf9b69336172a039bc439.html#ga5826d272442cf9b69336172a039bc439"> 2689</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacdb656881f89c0da122383403a816ce1.html#gacdb656881f89c0da122383403a816ce1"> 2690</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d8c536aab73553ff1913ba806be351c.html#ga2d8c536aab73553ff1913ba806be351c"> 2691</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fb8328cdbf23c9982b769bd39a24113.html#ga8fb8328cdbf23c9982b769bd39a24113"> 2692</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga78861665c78657330f9fcfc17283529f.html#ga78861665c78657330f9fcfc17283529f"> 2693</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga930a17d830cb9a95a79531dac2220785.html#ga930a17d830cb9a95a79531dac2220785"> 2697</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8671eac978ebea75e6345adbcdf78026.html#ga8671eac978ebea75e6345adbcdf78026"> 2698</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaee3585fb5ee4081dffeb2a2dda1ce72f.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 2699</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga807e831fafa69e9df65618de855ea186.html#ga807e831fafa69e9df65618de855ea186"> 2700</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaddce646e28626a508b2f98c4f35148b3.html#gaddce646e28626a508b2f98c4f35148b3"> 2701</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ea72662e0243714ace5c0b48e7912f6.html#ga9ea72662e0243714ace5c0b48e7912f6"> 2702</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b08ddbc0bed91c6a1933e6485ded5e2.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 2703</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae21fd9c8c790d4bc229c7ccb6d99dd36.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 2704</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf1a8f02576caccfddc12f2ead734762.html#gadf1a8f02576caccfddc12f2ead734762"> 2705</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80a2594aaa275fd88225927e7115085b.html#ga80a2594aaa275fd88225927e7115085b"> 2706</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3db445a3214057317d84269116c9a3de.html#ga3db445a3214057317d84269116c9a3de"> 2707</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf09c1d038af593122315a878c15f608.html#gadf09c1d038af593122315a878c15f608"> 2708</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12b2a29143ddf47eb1eddf76f9289cb9.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 2709</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga691bc907b71c30dffdf246c95240ac9b.html#ga691bc907b71c30dffdf246c95240ac9b"> 2710</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf8669ceaa46f5aecada88accedfb4dbb.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 2711</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga35e8769a1e21c4cf3714667e07201804.html#ga35e8769a1e21c4cf3714667e07201804"> 2712</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7060a1863aa5b08ce8469001d46c630.html#gad7060a1863aa5b08ce8469001d46c630"> 2713</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacf015fb7231bd315f82948019dcfc725.html#gacf015fb7231bd315f82948019dcfc725"> 2714</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga02c06b01abb3414394747a7cf8eac888.html#ga02c06b01abb3414394747a7cf8eac888"> 2715</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99a1a20417252e33a4817c0530745239.html#ga99a1a20417252e33a4817c0530745239"> 2716</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09c0f503e2ef85b3b6332ccbca7b0251.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 2717</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacab12d06dee3d6dad5fd7c56c23c70d1.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 2718</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c72a8d17db1de69086f19579b169c04.html#ga5c72a8d17db1de69086f19579b169c04"> 2719</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 2720</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaba13bd7fa1e4c2eaef3de31d933cbc10.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 2721</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa72247fe16d8f777c26726063fa43536.html#gaa72247fe16d8f777c26726063fa43536"> 2722</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga32d7c1678449ff8f4e4b6f548ba85be4.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 2723</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga678d4a0a39b379db5c2e0285782c686f.html#ga678d4a0a39b379db5c2e0285782c686f"> 2724</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6033aa5f4d140dc48ddb4a777583163c.html#ga6033aa5f4d140dc48ddb4a777583163c"> 2725</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fda159c684d7361094da1883473b544.html#ga9fda159c684d7361094da1883473b544"> 2726</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83cf4080564c51a0123b97840576c0ab.html#ga83cf4080564c51a0123b97840576c0ab"> 2727</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1d5b5b7bc147da430d9c8fbe03679ca3.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 2731</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ed7be0180fd7096f10cfde27261ecc9.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 2732</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad099442eb6b71912a81d1f6fccbaec0a.html#gad099442eb6b71912a81d1f6fccbaec0a"> 2733</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4024c53b7b0cec550baed99ae92e3465.html#ga4024c53b7b0cec550baed99ae92e3465"> 2734</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1859eaac9ae1220c752218e5ad526179.html#ga1859eaac9ae1220c752218e5ad526179"> 2735</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5683dc25f0aae9a802a5f57c88bec856.html#ga5683dc25f0aae9a802a5f57c88bec856"> 2736</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae83dd9ce8a2c7917e278ce4755f8f43e.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 2737</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93ad070c9f5abca3c9b9095e3a13db9c.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 2738</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadd32db3ffec3536cd842e17c34c210d9.html#gadd32db3ffec3536cd842e17c34c210d9"> 2739</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga85673ce7a92ae8ca9a13ed2fb5574a76.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 2740</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 2741</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga33336e283eeee9b77f1f289d77f2304e.html#ga33336e283eeee9b77f1f289d77f2304e"> 2742</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf74ee01e72b3de69d6e8fcc092f7461.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 2743</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8ee416ff22b47bb289bab34afbc74f19.html#ga8ee416ff22b47bb289bab34afbc74f19"> 2744</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97a8d8586c64910b0f6c09fef44c4ea7.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 2745</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9e8e43adc56ba1e593b97e062c79075.html#gab9e8e43adc56ba1e593b97e062c79075"> 2746</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa64a0b16c073b51cb5e90b94c638fd95.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 2747</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65f5cc396cfcf3bad71a71326e64f7d9.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 2748</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga424940f535aa9a1520e25df53673d01f.html#ga424940f535aa9a1520e25df53673d01f"> 2749</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga166a4035770c58147d583c3dc571d10a.html#ga166a4035770c58147d583c3dc571d10a"> 2750</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga302214ece439e8913b47949bd07d118a.html#ga302214ece439e8913b47949bd07d118a"> 2751</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 2752</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99063956b41c4dcf6c78cc29305b1cd1.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 2753</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81ae64786c3a83bdd21cf72c560c7c1e.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 2754</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f9083faf8395701c892814694b45d2c.html#ga0f9083faf8395701c892814694b45d2c"> 2755</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaeb6942affe306b407940fdf01534e4a.html#gaaeb6942affe306b407940fdf01534e4a"> 2756</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e4ee946a9614316f666852bc266c1f7.html#ga1e4ee946a9614316f666852bc266c1f7"> 2757</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99153cddc8fc7e846fcc44383936541f.html#ga99153cddc8fc7e846fcc44383936541f"> 2758</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e2ba1740577246368e60d94fd3d7c69.html#ga0e2ba1740577246368e60d94fd3d7c69"> 2759</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca062686821fba26a0e5e5b0a6c5b855.html#gaca062686821fba26a0e5e5b0a6c5b855"> 2760</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8981f420ef4c8fe1976a09f27a9c13f1.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 2761</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad059cc9b2fe5634b9330b44c37dadf06.html#gad059cc9b2fe5634b9330b44c37dadf06"> 2765</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad74b116cda63fcd1a662c4de835616e7.html#gad74b116cda63fcd1a662c4de835616e7"> 2766</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e05bb0c2a5bdcebb974f7dd409724bc.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 2767</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa17242aed4365034dc660ef9e8b9f1bf.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 2768</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga450dbed19882423d70ed7606aada2453.html#ga450dbed19882423d70ed7606aada2453"> 2769</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7ace73f2d3db1e2a1e55257d210fa04.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 2770</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1459d395a3b08a948c3f5002e0914516.html#ga1459d395a3b08a948c3f5002e0914516"> 2771</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30fc2236c2a18b7cb6e493fad36d8efe.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 2772</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74ab4a6f6b5a751acda410e0c39b87af.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 2773</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e69f7001534264fd027371fa188ac52.html#ga4e69f7001534264fd027371fa188ac52"> 2774</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e858dd29f741910c8ed8c512cae81b1.html#ga1e858dd29f741910c8ed8c512cae81b1"> 2775</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6ba167c6cd5bc080065430e24c3a866.html#gaf6ba167c6cd5bc080065430e24c3a866"> 2776</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4629ab1e8632c82f3fb2648a574963b1.html#ga4629ab1e8632c82f3fb2648a574963b1"> 2777</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga833c408a165cc4ac87a242c08d4ba9b9.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 2778</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabfecd6bbe1a15cd341942d1840b476cc.html#gabfecd6bbe1a15cd341942d1840b476cc"> 2779</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf50e1747d1d9369b7b22c5d591ae82b9.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 2780</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga603d63333a621594a15696cb03f59eeb.html#ga603d63333a621594a15696cb03f59eeb"> 2781</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb361a00177e6aa2ee19aa5a2d1781aa.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 2782</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf111110e0f5dbda31962f7732e3480c7.html#gaf111110e0f5dbda31962f7732e3480c7"> 2783</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabf2c4828b07b2b315d27b382818de285.html#gabf2c4828b07b2b315d27b382818de285"> 2784</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5afa52941bb68a03ec9804b817d5a90e.html#ga5afa52941bb68a03ec9804b817d5a90e"> 2785</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac042471dbcb1a32ce161f38a144ac5aa.html#gac042471dbcb1a32ce161f38a144ac5aa"> 2786</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaac46f233c9692cb2a2e246daf6547a38.html#gaac46f233c9692cb2a2e246daf6547a38"> 2787</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab8b379e3832482f2b18f01713d3338d5.html#gab8b379e3832482f2b18f01713d3338d5"> 2788</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60eabd8db9ec6b439d60dbc2374ce84d.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 2789</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga351a183cfab10d3daab415c85cc16203.html#ga351a183cfab10d3daab415c85cc16203"> 2790</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb854a85c7a575a45cdade37efb4edee.html#gabb854a85c7a575a45cdade37efb4edee"> 2791</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga131776c359f81500d3d2a97535d7e718.html#ga131776c359f81500d3d2a97535d7e718"> 2792</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga680d7e4c7ebc431a8c72c00e9f110563.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 2793</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c1fa00ee18804c169541d18995dc3c1.html#ga9c1fa00ee18804c169541d18995dc3c1"> 2794</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec35d8d1097816c5ef8e28ff61469669.html#gaec35d8d1097816c5ef8e28ff61469669"> 2795</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccbe3637fb55f28496ca7f692a69f6ca.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 2799</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae625d21947ae82cc3509b06363ad0635.html#gae625d21947ae82cc3509b06363ad0635"> 2800</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9de7cc313f2b6b16a564b13b1bc30157.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 2801</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac039cc1ce2281cf10be62cbc44748f5f.html#gac039cc1ce2281cf10be62cbc44748f5f"> 2802</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc3a35b6f6b3a46c176398ec322fd6fb.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 2803</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d005c10fe75169336104c3155294000.html#ga4d005c10fe75169336104c3155294000"> 2804</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51256bfed734a95da3e7880e279432bf.html#ga51256bfed734a95da3e7880e279432bf"> 2805</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c967f124b03968372d801e1393fa209.html#ga2c967f124b03968372d801e1393fa209"> 2806</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga592f9953deeb56888144c72060d04e24.html#ga592f9953deeb56888144c72060d04e24"> 2807</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d1613eac2aaeafda711cf3308ccd44c.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 2808</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 2809</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4025ed76892f23e5a63d0d8ac6a2be5f.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 2810</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6e2e318cc14828c118bd40d982922e14.html#ga6e2e318cc14828c118bd40d982922e14"> 2811</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e0ff698b5e9f3f99a421166611b041d.html#ga4e0ff698b5e9f3f99a421166611b041d"> 2812</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b0666538a7646ddc0fcd882a261f5d9.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 2813</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga846d84b3d53e305b093198379f442528.html#ga846d84b3d53e305b093198379f442528"> 2814</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 2815</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 2816</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c870a6fbae41b4f1c6d66ab690789d6.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 2817</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09e179b38460e47b81616c46a5f356f8.html#ga09e179b38460e47b81616c46a5f356f8"> 2818</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad42e298d4d97c98cc5149bc552a598fa.html#gad42e298d4d97c98cc5149bc552a598fa"> 2819</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga318e2a6ae62d5172dcdb45e011d5e0c4.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 2820</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90e95cb0020289335acd5d7f4b62a880.html#ga90e95cb0020289335acd5d7f4b62a880"> 2821</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e2720e18fdff00c9fb75d5136e485dc.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 2822</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae4a87123ae5ff76992162152fbb4c92a.html#gae4a87123ae5ff76992162152fbb4c92a"> 2823</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9582717e16455f97c7dff65f7beadd6e.html#ga9582717e16455f97c7dff65f7beadd6e"> 2824</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf15e362beb5a3b733c08c8c2ab81efcb.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 2825</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d600a7a39c7069c216db511d3a5d866.html#ga3d600a7a39c7069c216db511d3a5d866"> 2826</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9a6addc248c6db2118d1ce6e049d331.html#gab9a6addc248c6db2118d1ce6e049d331"> 2827</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31d3a46845cd9ca6670472aae2aa2ebe.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 2828</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa06596dcbb545fbeea2ec20f629d9555.html#gaa06596dcbb545fbeea2ec20f629d9555"> 2829</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa20d063950ad122a1965527a17d93c37.html#gaa20d063950ad122a1965527a17d93c37"> 2833</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf60decd61c8a8dc9e4342de8ad67ea76.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 2834</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7863b3af06385d0e9037c57a5d2091e2.html#ga7863b3af06385d0e9037c57a5d2091e2"> 2835</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga043282b30813ce88dbdb320936ff6aca.html#ga043282b30813ce88dbdb320936ff6aca"> 2836</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3bbc9e9866f20d9d2f3cea1c6777c673.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 2837</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga885b36e017b013ab6deedd91d9ac2c66.html#ga885b36e017b013ab6deedd91d9ac2c66"> 2838</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa389b53582e5cacf326fff4512626d68.html#gaa389b53582e5cacf326fff4512626d68"> 2839</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad09b75feeda08b16962db7da6a32dc9b.html#gad09b75feeda08b16962db7da6a32dc9b"> 2840</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaba75675c019979882ecd8c6ef82d7a4.html#gaaba75675c019979882ecd8c6ef82d7a4"> 2841</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac579473f666edec0e0fcce278b642a9d.html#gac579473f666edec0e0fcce278b642a9d"> 2842</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga14640c225c434428ef1870f462eb9bbd.html#ga14640c225c434428ef1870f462eb9bbd"> 2843</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d8c9f5879cc4e31fe2e63f82febbc69.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 2844</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8e0e3cfe033bb34f62312cfe47d1b84a.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 2845</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93d91a28c1ffca3f72f10e0b44040791.html#ga93d91a28c1ffca3f72f10e0b44040791"> 2846</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga355b438a5abccec89e13bdd00206b36f.html#ga355b438a5abccec89e13bdd00206b36f"> 2847</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89b23d147d2c040eb2317633b3ef46da.html#ga89b23d147d2c040eb2317633b3ef46da"> 2848</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81d184cd46306fe24b46087a90e8f8f2.html#ga81d184cd46306fe24b46087a90e8f8f2"> 2849</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga151a0e903046edc92bddcd0ef4a23449.html#ga151a0e903046edc92bddcd0ef4a23449"> 2850</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 2851</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e0fb1cf032c57f954dd2679a05f8115.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 2852</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb775bb1ded6a8f55f2a0849bec2eeac.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 2853</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8743dfb60255d98911ea66605efd3b2f.html#ga8743dfb60255d98911ea66605efd3b2f"> 2854</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga54b067c38f3be3ad6041ea12fec15700.html#ga54b067c38f3be3ad6041ea12fec15700"> 2855</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00fe1942d9a8767a76f139bd74eafea0.html#ga00fe1942d9a8767a76f139bd74eafea0"> 2856</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga05db1c0a2e6e051d616b59f386dc7b1e.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 2857</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66dd0da9fd8ef27b30f1ad56a9982caf.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 2858</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3b8381bc6ce5ab107cc1a92e565387a.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 2859</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91c99de5ae099ecdee50ebd62e552df5.html#ga91c99de5ae099ecdee50ebd62e552df5"> 2860</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83713f9e2c3c90f001ab378d9ca1f488.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 2861</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga050fb1e9555d0d24f81682e194677684.html#ga050fb1e9555d0d24f81682e194677684"> 2862</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga761164856a25bc246396c7c82fdeb447.html#ga761164856a25bc246396c7c82fdeb447"> 2863</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34282ddec559ecea4b613f2430334237.html#ga34282ddec559ecea4b613f2430334237"> 2867</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 2868</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga82ee32b6ec44d763b4364fa032d3439c.html#ga82ee32b6ec44d763b4364fa032d3439c"> 2869</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7867b1d377088c63cdcc615932101997.html#ga7867b1d377088c63cdcc615932101997"> 2870</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37fc5c9115eb669f1ac493b1c7296250.html#ga37fc5c9115eb669f1ac493b1c7296250"> 2871</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae04b27aad09a3027f20a4eb48884c463.html#gae04b27aad09a3027f20a4eb48884c463"> 2872</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae58d87c9513c11593041c3d43b955e8b.html#gae58d87c9513c11593041c3d43b955e8b"> 2873</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga03a6328d408b8015bb472c76f96a4dd8.html#ga03a6328d408b8015bb472c76f96a4dd8"> 2874</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga92fd1acf48665f966b670a0457456deb.html#ga92fd1acf48665f966b670a0457456deb"> 2875</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa853cff5493c4e857b7bb1ad28678ed4.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 2876</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa43bba65dd777c71e07130fde3fa6216.html#gaa43bba65dd777c71e07130fde3fa6216"> 2877</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9077b9c35c6721d2a0e090a42af0eaaf.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 2878</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23af8df7d4e843a6e196b1542421ef45.html#ga23af8df7d4e843a6e196b1542421ef45"> 2879</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0fe7776af3adce7d203aeb16d55d86d4.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 2880</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81168efb90a776e44a96d1fe5e3b88c3.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 2881</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9708e7cde70a19e8e8fa33291e1b9d5.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 2882</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2f2154c3030cebcfc3f1e4aed74fbf1.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 2883</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae87c14b75911aa0a9d0349d02d342711.html#gae87c14b75911aa0a9d0349d02d342711"> 2884</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fd7859cfc05300f68b175f520ddc31e.html#ga6fd7859cfc05300f68b175f520ddc31e"> 2885</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaea36db8fcada46357137efeea256457.html#gaaea36db8fcada46357137efeea256457"> 2886</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga57872dcfea1f8a56170640842edf9c1a.html#ga57872dcfea1f8a56170640842edf9c1a"> 2887</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc01e7f26d0e85da93ca78d0d71a4fed.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 2888</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07d8c3c8c3eb3c97b5979388c548e2fc.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 2889</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade31bd75624afeaef9b5ab45a5057db9.html#gade31bd75624afeaef9b5ab45a5057db9"> 2890</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa78ff8fcfe0f14655aaf94ecc92d7532.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 2891</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 2892</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab814105bcd2a2c636c26197b21ead2b0.html#gab814105bcd2a2c636c26197b21ead2b0"> 2893</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea82daeaa71ecddb187613df9517e51c.html#gaea82daeaa71ecddb187613df9517e51c"> 2894</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaef5036edf5bd310e5e06f3ea5cb818a2.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 2895</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0c2db96ddbcfa1b838c283e20ca554b.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 2896</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 2897</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 2901</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacfa5449488e7330d8f11f75fcf3e75cd.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 2902</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe49a3e224459f1bd9b3279ebfa8803b.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 2903</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga77cf2217ec29e2043bada827249dedd5.html#ga77cf2217ec29e2043bada827249dedd5"> 2904</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf35643f0148ed0f93e3ba52e95a4cf6b.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 2905</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae08798adabd9cc0fb2b07eaff6444878.html#gae08798adabd9cc0fb2b07eaff6444878"> 2906</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga06659c9a418d7f4a8729d87bc397be23.html#ga06659c9a418d7f4a8729d87bc397be23"> 2907</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga36bb9ca8dadd6714052f8d31cb01cb7b.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 2908</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d400044261146be3deb722d9cf3d5c1.html#ga2d400044261146be3deb722d9cf3d5c1"> 2909</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab3e5769ea8faaed16c6cb2ce979d28a9.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 2910</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga915236a6b5081c2c30bd4d49144bc463.html#ga915236a6b5081c2c30bd4d49144bc463"> 2911</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabf1aa2e62d4eede199196f81795d309c.html#gabf1aa2e62d4eede199196f81795d309c"> 2912</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7db0ae3dcaab35e4c496c8a800b5c994.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 2913</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga02cdb71c56a5d9994ecd2dee668c7184.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 2914</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac66691ca840db6c861460d311a942a87.html#gac66691ca840db6c861460d311a942a87"> 2915</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabcdd57022e26859db1f81f2df08c8725.html#gabcdd57022e26859db1f81f2df08c8725"> 2916</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga211795b36769a0b87044f0d82a7a72b1.html#ga211795b36769a0b87044f0d82a7a72b1"> 2917</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc8c427731f33c76fad0873bb29a4b4c.html#gabc8c427731f33c76fad0873bb29a4b4c"> 2918</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga10a3e6be9968b8007562e7afe6b3b342.html#ga10a3e6be9968b8007562e7afe6b3b342"> 2919</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 2920</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30140ced3da0d0a526c4f4f5881987c1.html#ga30140ced3da0d0a526c4f4f5881987c1"> 2921</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49f36aec2e851ed18c5a382a0708bbcb.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 2922</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99ccab06a8a97616a2fc3e026f36351d.html#ga99ccab06a8a97616a2fc3e026f36351d"> 2923</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa408889ff6478d6558d4c53c9114bde.html#gaaa408889ff6478d6558d4c53c9114bde"> 2924</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga032dd8dc11aa9013cc0e824e31932951.html#ga032dd8dc11aa9013cc0e824e31932951"> 2925</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76f29020524ec6403a40de4e260a2ea8.html#ga76f29020524ec6403a40de4e260a2ea8"> 2926</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bb51cd27fea671be51a59ce7a83008e.html#ga0bb51cd27fea671be51a59ce7a83008e"> 2927</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga085c38b511aa4895b6c939a06070c916.html#ga085c38b511aa4895b6c939a06070c916"> 2928</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabe299378c771da8d7d8e72a6f6e41f7f.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 2929</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaabc8bef79b09bcfcb0df6ba467ed906b.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 2930</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc4aba2c95f27229987d9eb4cda9890c.html#gabc4aba2c95f27229987d9eb4cda9890c"> 2931</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga36964e4bf6aa10467b3d95781da56814.html#ga36964e4bf6aa10467b3d95781da56814"> 2935</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d0541eb1a4f8ae0afe429ac0757de6a.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 2936</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga14fd5aff8767df509b396190ddf7fa28.html#ga14fd5aff8767df509b396190ddf7fa28"> 2937</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7283e2a71983078144fa9a8e5ae563a9.html#ga7283e2a71983078144fa9a8e5ae563a9"> 2938</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeba1324d32b084c477a0ece7b904a4cd.html#gaeba1324d32b084c477a0ece7b904a4cd"> 2939</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a367cf9f2f7e604e9f5e30b5ed30779.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 2940</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b92ac9785e2f7c890130e9b7d792c79.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 2941</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac969a33d20353d5cd7fb317f5fa71138.html#gac969a33d20353d5cd7fb317f5fa71138"> 2942</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafeaac84fa5eec0173c531e9940327f86.html#gafeaac84fa5eec0173c531e9940327f86"> 2943</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga532413ea309fa031e65397a5b31ac92c.html#ga532413ea309fa031e65397a5b31ac92c"> 2944</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga360e02860472400a9000ef2fc8ba7bb1.html#ga360e02860472400a9000ef2fc8ba7bb1"> 2945</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c917a5b5e1a010229caaa5b3a41d7a6.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 2946</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0956873246e63b41c0a640bc8d117319.html#ga0956873246e63b41c0a640bc8d117319"> 2947</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53202218de27d073d577c27427fe0cbe.html#ga53202218de27d073d577c27427fe0cbe"> 2948</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga960a1ffd4b153168494d91df69e30742.html#ga960a1ffd4b153168494d91df69e30742"> 2949</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc81e9ab9ab926d1ca30c5b6060a126b.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 2950</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa5f9a5279398454a3a2493b3e1783f52.html#gaa5f9a5279398454a3a2493b3e1783f52"> 2951</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0275ec7527a223a33289118f9e0a2edd.html#ga0275ec7527a223a33289118f9e0a2edd"> 2952</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34028a240868ca7dd365ce98e31e84ca.html#ga34028a240868ca7dd365ce98e31e84ca"> 2953</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga807cfa122b6c74d85fdab233dd9ed502.html#ga807cfa122b6c74d85fdab233dd9ed502"> 2954</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1187f1ab7514c90af34b44eff80858fa.html#ga1187f1ab7514c90af34b44eff80858fa"> 2955</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacecb18e779a44989b724901f6c2af84f.html#gacecb18e779a44989b724901f6c2af84f"> 2956</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f2a6017895d8d139dcbc3d0e6e69e69.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 2957</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaceff2f283cbd4935ec5d45ceaa18efe0.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 2958</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3086667a209f91ed6d6b496b83111044.html#ga3086667a209f91ed6d6b496b83111044"> 2959</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 2960</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51498379a1e3b81a83bf8d164c4f7e5e.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 2961</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1f78e7c530a3ef26d44b9353fa9ee36.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 2962</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e30d0e50fca346ca8cb427a6c85f9dc.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 2963</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga77586d252cad5a0a866b1d9deb6835ba.html#ga77586d252cad5a0a866b1d9deb6835ba"> 2964</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a10903e507b35b7425b3ae98a8c6800.html#ga6a10903e507b35b7425b3ae98a8c6800"> 2965</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga46730b7e64aa771087b6c9d5deb273e1.html#ga46730b7e64aa771087b6c9d5deb273e1"> 2969</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb12b61624912b90382a4ad95281e7f4.html#gaeb12b61624912b90382a4ad95281e7f4"> 2970</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6621759dddc575c01f5bbaab43d1f04e.html#ga6621759dddc575c01f5bbaab43d1f04e"> 2971</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga29d052fc2597171767d8cf5d72388ad5.html#ga29d052fc2597171767d8cf5d72388ad5"> 2972</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga731e9949d77054ba176340652083ad46.html#ga731e9949d77054ba176340652083ad46"> 2973</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93c52f51fe9eefe7f0cf094522a592b6.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 2974</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 2975</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1734cf6a5a72d403cd043eb704246c85.html#ga1734cf6a5a72d403cd043eb704246c85"> 2976</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97d82554ce38567e44cd87ed99175928.html#ga97d82554ce38567e44cd87ed99175928"> 2977</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga505f85fadba4397e6d9a241bbc9229bc.html#ga505f85fadba4397e6d9a241bbc9229bc"> 2978</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb635843951fb42ffeb776d8564d7e14.html#gabb635843951fb42ffeb776d8564d7e14"> 2979</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5db557239646008004286de15847ced4.html#ga5db557239646008004286de15847ced4"> 2980</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga118b2044dae4c93c66aaa4f28c5b695c.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 2981</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8c041a2b8162a8055a1894d0a0b3d682.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 2982</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb6e0947fcb7594d12dcbca38d60c9f8.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 2983</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1dae8addc6fa59e824e1a67fc8c91ddd.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 2984</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 2985</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1637eff70416eb85d5d2a54e1f5d412e.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 2986</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 2987</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga827747e8cc66e4dcd22498c59e45c776.html#ga827747e8cc66e4dcd22498c59e45c776"> 2988</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabe0bb6919615ec6311e8c39f62bca618.html#gabe0bb6919615ec6311e8c39f62bca618"> 2989</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3c3e4716d3e52ec99451a942dceb59de.html#ga3c3e4716d3e52ec99451a942dceb59de"> 2990</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaffefb44a948d36dcd94248f63aa68d2b.html#gaffefb44a948d36dcd94248f63aa68d2b"> 2991</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79ce25d44a38f520b4a93384d6f5ac40.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 2992</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3fe1ced752dc811f9418181275c8c3fe.html#ga3fe1ced752dc811f9418181275c8c3fe"> 2993</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fb2f469246193f6fc9e4ade42192d28.html#ga9fb2f469246193f6fc9e4ade42192d28"> 2994</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae85be7f7d7a9ddb8a60edb30d2a5727.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 2995</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga850c21b26100c68b9cb57608c0249543.html#ga850c21b26100c68b9cb57608c0249543"> 2996</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga82ec6ad2ad1b6115496adcb3e66fae25.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 2997</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4fa34cc998edfdd1b3db93395ee6500.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 2998</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f4fea5ecec28e7f47647067b75cb24e.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 2999</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97250d3eed2504846f39c50dce71c9d0.html#ga97250d3eed2504846f39c50dce71c9d0"> 3003</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga145e11678ee6062df5164894ad8f80b1.html#ga145e11678ee6062df5164894ad8f80b1"> 3004</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d19193baf5412ec2e38822d062196b8.html#ga9d19193baf5412ec2e38822d062196b8"> 3005</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga94b8b1428b640932aced6446f8b41f83.html#ga94b8b1428b640932aced6446f8b41f83"> 3006</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93164ec00412eb5eed168e8a30557f25.html#ga93164ec00412eb5eed168e8a30557f25"> 3007</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga04e44c5a14e44c20f3b81044a915db13.html#ga04e44c5a14e44c20f3b81044a915db13"> 3008</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37e57dec99c33f462a2dbb6273df2f57.html#ga37e57dec99c33f462a2dbb6273df2f57"> 3009</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6c7d3ec0375e356192583142f7fccca.html#gaf6c7d3ec0375e356192583142f7fccca"> 3010</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad33f7d788aea161826a86bc2c5567450.html#gad33f7d788aea161826a86bc2c5567450"> 3011</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaab998448b0bd20ff6384c26ad9e6baaf.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 3012</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8794112fcbb0dca0c7d0316ac8725e8.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 3013</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d22e782a9ca087f99ab9f53b2626aed.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 3014</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 3015</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad491689799985f0c8f17b270cd8873c4.html#gad491689799985f0c8f17b270cd8873c4"> 3016</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab1b80d40d87204de4687735de852f47f.html#gab1b80d40d87204de4687735de852f47f"> 3017</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0994b341ba8a73b950f01d83d012780d.html#ga0994b341ba8a73b950f01d83d012780d"> 3018</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ae8b77d791ba7403618989a77e62922.html#ga6ae8b77d791ba7403618989a77e62922"> 3019</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc116988117a7e7fabc722855351d257.html#gabc116988117a7e7fabc722855351d257"> 3020</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07b1fc6ee0dc4cc892d69ed496b59007.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 3021</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa58785812f0d3e73a657426b81f0b78b.html#gaa58785812f0d3e73a657426b81f0b78b"> 3022</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga363da353073d7ee6421cf171688ef52b.html#ga363da353073d7ee6421cf171688ef52b"> 3023</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4f22695359aa9a1b07763aef44a9a1c4.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 3024</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac0f8c1ef382225198407474f2b7fa073.html#gac0f8c1ef382225198407474f2b7fa073"> 3025</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9476c54044db3182ee789e9df1d1aa19.html#ga9476c54044db3182ee789e9df1d1aa19"> 3026</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga73158a3669d2ef96db84e4f196d040bf.html#ga73158a3669d2ef96db84e4f196d040bf"> 3027</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17d36fcf8e08c76597a7b2c05e831f98.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 3028</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa683635426f418ead45032c25e0179ee.html#gaa683635426f418ead45032c25e0179ee"> 3029</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23c77145ea84805a785b49c0a7f31774.html#ga23c77145ea84805a785b49c0a7f31774"> 3030</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga18492e954ec07174a1b140104062f941.html#ga18492e954ec07174a1b140104062f941"> 3031</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaf94626a8450c20e241ad6298660ec23.html#gaaf94626a8450c20e241ad6298660ec23"> 3032</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d7da9aa234705aff3ddc9845b1589d4.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 3033</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17b264aaa84a3c6ab5a35014eb5dfb09.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 3037</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa871f5bc692996efc8c1bad1d08b43c5.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 3038</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf44a72156023a5889a1c22d77e188e2e.html#gaf44a72156023a5889a1c22d77e188e2e"> 3039</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d8828885a79299bc65c2011f71240e2.html#ga3d8828885a79299bc65c2011f71240e2"> 3040</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadfa978108927c827e3021499a20d0372.html#gadfa978108927c827e3021499a20d0372"> 3041</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3b3c48011935170a9bd120b724030fe.html#gaf3b3c48011935170a9bd120b724030fe"> 3042</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga56cf7f6d0bf48847f3d8f72777774e58.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 3043</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 3044</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga423b7b77bfd5dd6791f1b1dd16e9807a.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 3045</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c50420a128a70341e63ad23b0bedba5.html#ga9c50420a128a70341e63ad23b0bedba5"> 3046</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga392844657c800d2e16e7916ed5fb9891.html#ga392844657c800d2e16e7916ed5fb9891"> 3047</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb35a3bbc447c46929643115490e250d.html#gabb35a3bbc447c46929643115490e250d"> 3048</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga974bae58f9819eee0377d709c985bcbe.html#ga974bae58f9819eee0377d709c985bcbe"> 3049</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2823bb25e138cc52d11b154456947ab7.html#ga2823bb25e138cc52d11b154456947ab7"> 3050</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga98cf223bdcc1a106f7573b57f836f9ed.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 3051</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26bfd14720495dd180f1524f2fdb3743.html#ga26bfd14720495dd180f1524f2fdb3743"> 3052</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga41b457c721dc855d05b2f353c22a83a7.html#ga41b457c721dc855d05b2f353c22a83a7"> 3053</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bc89534aaf3f810a2151b04b0086717.html#ga1bc89534aaf3f810a2151b04b0086717"> 3054</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga070940536728fad3c0e5336926131b4b.html#ga070940536728fad3c0e5336926131b4b"> 3055</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaddf2e4aa8107150a86d37ce03a0e1c0e.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 3056</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1788704faad47f1d45017df41a35f053.html#ga1788704faad47f1d45017df41a35f053"> 3057</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga11c4aeffb6646643c412e19e6f5cc015.html#ga11c4aeffb6646643c412e19e6f5cc015"> 3058</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaef348c2d37f96f5e5324368f90c80d42.html#gaef348c2d37f96f5e5324368f90c80d42"> 3059</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga398d842cfcb2d441d999e1407fc54f83.html#ga398d842cfcb2d441d999e1407fc54f83"> 3060</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6575f8d4d154e2e8342b3f88352a9d52.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 3061</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9e6ad77b1d8ac7303e920658aceb354.html#gae9e6ad77b1d8ac7303e920658aceb354"> 3062</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga911ade78e30d1a037d35dda5eb7cbd4b.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 3063</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49542b9334bc4917e25d6808c78787d1.html#ga49542b9334bc4917e25d6808c78787d1"> 3064</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga255da64f4a66ff888f6633d6e51658c6.html#ga255da64f4a66ff888f6633d6e51658c6"> 3065</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8335d23f9fd156f40dc7fd63ba6783cb.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 3066</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf81786b7519b39f705729de2c55e4faa.html#gaf81786b7519b39f705729de2c55e4faa"> 3067</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga71ad6452660daed3d6c436533a25efc2.html#ga71ad6452660daed3d6c436533a25efc2"> 3071</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9e24abd8d2f0775661415b6565f4f6d.html#gac9e24abd8d2f0775661415b6565f4f6d"> 3072</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6dc3f6ce4dde435743aadbe17cc78b9.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 3073</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1f5163490dffe1f4d7c635458359c2f.html#gae1f5163490dffe1f4d7c635458359c2f"> 3074</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89e9191d214d05f4d90fbcd38daa73e1.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 3075</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97d29588281c546d98e09760cc5ef593.html#ga97d29588281c546d98e09760cc5ef593"> 3076</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53f5717aca9932255049b133661765bf.html#ga53f5717aca9932255049b133661765bf"> 3077</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ec93958e936379d891bc3450dba3d1d.html#ga7ec93958e936379d891bc3450dba3d1d"> 3078</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f97c7eb9d6e69d589db38d745ae321c.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 3079</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga372ebb5d42d147d41688f7c0fcf467d2.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 3080</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47baa2c9c05c7c422a49994b8f80016f.html#ga47baa2c9c05c7c422a49994b8f80016f"> 3081</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga55d7665b118e98586c2a9b1900ce7292.html#ga55d7665b118e98586c2a9b1900ce7292"> 3082</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5095a203d07244e75dd6deca125b4468.html#ga5095a203d07244e75dd6deca125b4468"> 3083</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga533dbb10e8fce9aa6ec23573fb49c339.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 3084</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b95be922291e534609302c0c833f1f7.html#ga8b95be922291e534609302c0c833f1f7"> 3085</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17301d50c7b6ad30ffc05ee2c63f6171.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 3086</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf23dfb03247544122ed01472b8a31b4d.html#gaf23dfb03247544122ed01472b8a31b4d"> 3087</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf8d35fbfa677fc446da68f4043b633e.html#gadf8d35fbfa677fc446da68f4043b633e"> 3088</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c81a1972ec8d87421c6113bb9747c3e.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 3089</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga11ea1bd4bae8b27a5fd73d210eb83d39.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 3090</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c48dcd1ac5e23827813ed695bdff0d1.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 3091</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacd115d29d9f0a8fddc13a32c013af26b.html#gacd115d29d9f0a8fddc13a32c013af26b"> 3092</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa3f116b2e31dd40bcdd6617fee83907e.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 3093</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga090da76d2d9379dbfc54f7c3fcf69fe4.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 3094</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9c8a59a8065400f4a75be49a78e2a9e.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 3095</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3854a1a11c72e64d3c4722494f463421.html#ga3854a1a11c72e64d3c4722494f463421"> 3096</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 3097</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac01a4accedd624ceccf8f8976a043177.html#gac01a4accedd624ceccf8f8976a043177"> 3098</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc2d754207055a5a87696eb1bb7d8cae.html#gacc2d754207055a5a87696eb1bb7d8cae"> 3099</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga471631ee112af3bde77d848c22d743ef.html#ga471631ee112af3bde77d848c22d743ef"> 3100</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9574ec7dddcea6b80368778c01f62598.html#ga9574ec7dddcea6b80368778c01f62598"> 3101</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec0803330590bf9aba9d09342034b2c1.html#gaec0803330590bf9aba9d09342034b2c1"> 3105</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8c633d4cbfdf79f09ae1df5e75c98439.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 3106</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31a0c4ece8b73760ad295344b8558ddb.html#ga31a0c4ece8b73760ad295344b8558ddb"> 3107</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe2fc15309540b87538ea3e8460d8d11.html#gafe2fc15309540b87538ea3e8460d8d11"> 3108</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac81d4c021f4579021ddf9485472a84f5.html#gac81d4c021f4579021ddf9485472a84f5"> 3109</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5dd6a00bb403a3e19e66c68f5ee308e2.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 3110</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b5eaf37458d0426fd7f847775fd41e9.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 3111</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga780440ce173cde12fd117b519419424c.html#ga780440ce173cde12fd117b519419424c"> 3112</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99ae0e27d14b42fef4551d83ee88b4ac.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 3113</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gace90c0624446480421fac233739413dc.html#gace90c0624446480421fac233739413dc"> 3114</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae60d566699df87580584ed496681562.html#gaae60d566699df87580584ed496681562"> 3115</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6325b37cc369b92b2334e482dbe3bf06.html#ga6325b37cc369b92b2334e482dbe3bf06"> 3116</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gace846d293ac11d535ee2aad17cf099bc.html#gace846d293ac11d535ee2aad17cf099bc"> 3117</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91b26397a75fc4c0124e84903d31221e.html#ga91b26397a75fc4c0124e84903d31221e"> 3118</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada2e01c05c216ba6ff4756d043297c0e.html#gada2e01c05c216ba6ff4756d043297c0e"> 3119</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 3120</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16c3ccb033b9541b57c338b9737f18dd.html#ga16c3ccb033b9541b57c338b9737f18dd"> 3121</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad898ca382f57efb1842884d46217245c.html#gad898ca382f57efb1842884d46217245c"> 3122</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf419938e132cc1a0bf59a6c058e2c7c5.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 3123</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae991abb6f2e64443be7e39633f192aba.html#gae991abb6f2e64443be7e39633f192aba"> 3124</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3738a42e2767c928de21a2f784ce6bce.html#ga3738a42e2767c928de21a2f784ce6bce"> 3125</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5cb252582e6b7bd706b37447f71d6cd.html#gae5cb252582e6b7bd706b37447f71d6cd"> 3126</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae616e53b9d961571eea4ff2df31f8399.html#gae616e53b9d961571eea4ff2df31f8399"> 3127</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2049c9bb27af3cde01334b1901aa417.html#gab2049c9bb27af3cde01334b1901aa417"> 3128</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8e69c2fd32e2c523c9e939df825fc605.html#ga8e69c2fd32e2c523c9e939df825fc605"> 3129</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga659cc84b9186e279c37e88b94e1c9829.html#ga659cc84b9186e279c37e88b94e1c9829"> 3130</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga43c9da5ad4c2d261858f73b779cc3dae.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 3131</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0a1ea8d66ada6cea7268fba151c00d91.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 3132</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabbd6032652515423412ad73b8a004bbb.html#gabbd6032652515423412ad73b8a004bbb"> 3133</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a991a0bb5a81748b091d6b96c59fc37.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 3134</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaedae5e816af0dd734311bf44be7571f2.html#gaedae5e816af0dd734311bf44be7571f2"> 3135</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3cfe399fb494ff6ab1d5b91258c42764.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 3139</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ca04b514b4d6a3b19619932513b8953.html#ga9ca04b514b4d6a3b19619932513b8953"> 3140</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac4c3c099bf7db702b7bf5f71cddaaec2.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 3141</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1e53037e7f7171d8a7358590f0e7420.html#gae1e53037e7f7171d8a7358590f0e7420"> 3142</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51e2af45725e06538c4d09ad07296316.html#ga51e2af45725e06538c4d09ad07296316"> 3143</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ee5e9d68190f0d41a5b8603d1933922.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 3144</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66c636150cfad43a32652dba3ded8383.html#ga66c636150cfad43a32652dba3ded8383"> 3145</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 3146</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68a36336242e8259c779f1c8f4544737.html#ga68a36336242e8259c779f1c8f4544737"> 3147</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0014717b3c4c65afb7542308980803d.html#gad0014717b3c4c65afb7542308980803d"> 3148</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga315a7e30b95c05db01b7f56f4d825e62.html#ga315a7e30b95c05db01b7f56f4d825e62"> 3149</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga353aad2279bf6b72bd861f6c79253635.html#ga353aad2279bf6b72bd861f6c79253635"> 3150</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25193c4b44d05db08ba40f0e0f2c45e1.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 3151</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4469bfc90525f84d9d04d3a4996997e6.html#ga4469bfc90525f84d9d04d3a4996997e6"> 3152</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b17ebf3dd1e53d8417f955ebcf743b3.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 3153</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6db6c2262434fc76213a441d8ce2edf1.html#ga6db6c2262434fc76213a441d8ce2edf1"> 3154</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a1e1e9aa84af36845402d19236c1214.html#ga8a1e1e9aa84af36845402d19236c1214"> 3155</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae0a9ee665444a6b42e98e0f988d1ba7a.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 3156</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16cde37565a3d3ec3a8c41013df6f6f1.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 3157</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga57ca000fea3be225ddf5f295437b6e36.html#ga57ca000fea3be225ddf5f295437b6e36"> 3158</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad60ee9ebdce23be6d2adca113ca918e8.html#gad60ee9ebdce23be6d2adca113ca918e8"> 3159</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae186c9794783eb47b460532801afe43a.html#gae186c9794783eb47b460532801afe43a"> 3160</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga106a5e5b8ae8d683fcec85b076688f34.html#ga106a5e5b8ae8d683fcec85b076688f34"> 3161</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1643a77c219a9b2706f438c5123bccc8.html#ga1643a77c219a9b2706f438c5123bccc8"> 3162</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab21aa6ed09bed09347e07dbcbd0e9e93.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 3163</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab8267e4cdc484abd75634469f9b255c5.html#gab8267e4cdc484abd75634469f9b255c5"> 3164</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga697d286473e81666c91f28e853aab4ad.html#ga697d286473e81666c91f28e853aab4ad"> 3165</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga295c26638700a849ee3c6504caf6ceab.html#ga295c26638700a849ee3c6504caf6ceab"> 3166</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f8469008983b405bfc5855258f4f6e6.html#ga0f8469008983b405bfc5855258f4f6e6"> 3167</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad18d894a75ebe73c0185d905cfb81dbf.html#gad18d894a75ebe73c0185d905cfb81dbf"> 3168</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccdf92a69572b56641ddd2967c034a7a.html#gaccdf92a69572b56641ddd2967c034a7a"> 3169</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1209cec0d1199b7f74bb2e2b1cca424.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 3173</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fd983be0f74b7f183261f21cd2f6910.html#ga9fd983be0f74b7f183261f21cd2f6910"> 3174</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e363da951c1191e733a8bc603cda3f5.html#ga2e363da951c1191e733a8bc603cda3f5"> 3175</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabab5a59d405ae1684853988e95ab9844.html#gabab5a59d405ae1684853988e95ab9844"> 3176</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b5b46878001f43618c726b3429e4b50.html#ga4b5b46878001f43618c726b3429e4b50"> 3177</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga582895a48cfeb8d7ecf6c9757ba0aa39.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 3178</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe18a44ac1a9c4cf2a6e94bb946af17f.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 3179</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae497ffa0ef246a52e57a394fa57e616d.html#gae497ffa0ef246a52e57a394fa57e616d"> 3180</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4eedc431183ceae7240d11afc05bacfa.html#ga4eedc431183ceae7240d11afc05bacfa"> 3181</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga71d1294050a77f52ecd4b00568cd7477.html#ga71d1294050a77f52ecd4b00568cd7477"> 3182</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5adc0ffeba391461d887f5d176a9b5bd.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 3183</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga989f1dea5a35e78b08649ac699955563.html#ga989f1dea5a35e78b08649ac699955563"> 3184</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b71e1b7db02ef8c5853534921b33aee.html#ga0b71e1b7db02ef8c5853534921b33aee"> 3185</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga48cff2713910823bbf9c8aeb399d6695.html#ga48cff2713910823bbf9c8aeb399d6695"> 3186</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9e0057c4eb0f7238d2ec98ae0702ff3.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 3187</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc16f71c9ee3bc56be17f7488c1df807.html#gacc16f71c9ee3bc56be17f7488c1df807"> 3188</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3909a33262113171b7d4dc11fcf8c3b1.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 3189</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8cead3f8d10075aa34c9446859356e2d.html#ga8cead3f8d10075aa34c9446859356e2d"> 3190</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7730d43a2cf07a1568ed738a4f69692.html#gaf7730d43a2cf07a1568ed738a4f69692"> 3191</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b2f5ba8403cbd679694cf9665e2690f.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 3192</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca5a17ed59696ed0572b80767c4bef81.html#gaca5a17ed59696ed0572b80767c4bef81"> 3193</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac318672024cefb98843d473cbb2d46b2.html#gac318672024cefb98843d473cbb2d46b2"> 3194</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3523d55c8cf0a308fea4837b00f89abb.html#ga3523d55c8cf0a308fea4837b00f89abb"> 3195</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga21d8d812323030dd39f417318c36b8dc.html#ga21d8d812323030dd39f417318c36b8dc"> 3196</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga065bba6dde8a5b81b42c2618204bf0be.html#ga065bba6dde8a5b81b42c2618204bf0be"> 3197</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade5290535026c192f7e94a4cb98e48b4.html#gade5290535026c192f7e94a4cb98e48b4"> 3198</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaac7e7544d60c3084da344ee20ab6a760.html#gaac7e7544d60c3084da344ee20ab6a760"> 3199</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae965845f1e45d1f45831be60829e63bc.html#gae965845f1e45d1f45831be60829e63bc"> 3200</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga63bbecf009bf6bd61dc9e8fe0603da73.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 3201</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga834cf606ef4b69b0c459b8cb9e836a9b.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 3202</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c833e07b7a842ba7425291f628c9a11.html#ga9c833e07b7a842ba7425291f628c9a11"> 3203</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga616898121d5befed0eb5ab61492872f2.html#ga616898121d5befed0eb5ab61492872f2"> 3207</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa24b6ba1e723098e55e4affc793558c5.html#gaa24b6ba1e723098e55e4affc793558c5"> 3208</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1b7fc9db4e77e216f37bf088d7b7703c.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 3209</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2348cdfff622628147e2c1df0a35363c.html#ga2348cdfff622628147e2c1df0a35363c"> 3210</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 3211</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b5b32b71c86c6dc7040b3044be61af7.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 3212</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9df7daa799c7c73d9a56de5f92285aca.html#ga9df7daa799c7c73d9a56de5f92285aca"> 3213</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed755173b9d4375b40d73cab90396adc.html#gaed755173b9d4375b40d73cab90396adc"> 3214</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a8d08fea6e7307f6d1d602e113a6d27.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 3215</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6aecdda55a484aa0e96c89f5d0f42aba.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 3216</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4da658bf0a044b327c5efcc592e0ebe1.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 3217</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae6ec91db97da763ae1da98ef3a3f7fea.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 3218</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga62bba82d177602a29448acf481a7f691.html#ga62bba82d177602a29448acf481a7f691"> 3219</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ce79aa37f7a175695fb910f986b7d81.html#ga6ce79aa37f7a175695fb910f986b7d81"> 3220</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf31488587e33ea32b60a5c21f3e3aff.html#gadf31488587e33ea32b60a5c21f3e3aff"> 3221</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8c7c289c07afb023bb3eedfe4d5a9b1.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 3222</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74258ab493246fefc21ddc475dcfda4a.html#ga74258ab493246fefc21ddc475dcfda4a"> 3223</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabcf9f2daaa27f340a8cd4e64533f5caf.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 3224</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b8ad53931f4cb3bebb3f557d8686066.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 3225</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9f0b00c508bddf59fd290091e738a340.html#ga9f0b00c508bddf59fd290091e738a340"> 3226</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb9db852d4bf1332f748a0cfc0063364.html#gadb9db852d4bf1332f748a0cfc0063364"> 3227</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga616164fcd20341e4eed5b10a8fd2837c.html#ga616164fcd20341e4eed5b10a8fd2837c"> 3228</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae70893925ea53547e9ce780c0480587b.html#gae70893925ea53547e9ce780c0480587b"> 3229</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed74e80c74c6c5e12d26abbc0d923787.html#gaed74e80c74c6c5e12d26abbc0d923787"> 3230</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaecb5b90d073107f3c5612379aaffa7ce.html#gaecb5b90d073107f3c5612379aaffa7ce"> 3231</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga678702522f87f63edfcad21194be3c53.html#ga678702522f87f63edfcad21194be3c53"> 3232</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4523c34e7f333636fade643b895b8f5.html#gaf4523c34e7f333636fade643b895b8f5"> 3233</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacf0e55fcb496970abe8fea481561f886.html#gacf0e55fcb496970abe8fea481561f886"> 3234</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e4683223d46d60897b2c46b02addec5.html#ga4e4683223d46d60897b2c46b02addec5"> 3235</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6df50371abf968f0638faf7e0bf76cc8.html#ga6df50371abf968f0638faf7e0bf76cc8"> 3236</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab294aa73a3fdfc60672b206bd57a1e08.html#gab294aa73a3fdfc60672b206bd57a1e08"> 3237</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacad6560088b586891d446952bbd8fbbe.html#gacad6560088b586891d446952bbd8fbbe"> 3241</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac81bc667cb0c63aa0448f6e0eb1d105d.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 3242</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dab8868637d6d6fb707b6a37a5989b5.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 3243</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga559246cfa4658a5adaa282e4a3b35dd5.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 3244</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga499aebdfc0c14b9c399698e28fde3e50.html#ga499aebdfc0c14b9c399698e28fde3e50"> 3245</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1613d097fe5b7107ff36f97a9263bd38.html#ga1613d097fe5b7107ff36f97a9263bd38"> 3246</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9db1830185822d66619059a644d86ffe.html#ga9db1830185822d66619059a644d86ffe"> 3247</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab35bedade0c9f71455abfbbac2edee14.html#gab35bedade0c9f71455abfbbac2edee14"> 3248</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac79ac007ffed536eedddffdd2615c5f7.html#gac79ac007ffed536eedddffdd2615c5f7"> 3249</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5900c2273c405ce35b9bd52b189c102.html#gad5900c2273c405ce35b9bd52b189c102"> 3250</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9dad5ea347a6a928997a0a1c149369ce.html#ga9dad5ea347a6a928997a0a1c149369ce"> 3251</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9285109080a523012f27b3bdbabc6949.html#ga9285109080a523012f27b3bdbabc6949"> 3252</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65cdf759738f8b0cb8c4c3231453aad8.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 3253</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 3254</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa923634a3432436c4c84e65be1fd39d6.html#gaa923634a3432436c4c84e65be1fd39d6"> 3255</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65bae4ee01f83fe051acee8ee4c8a10e.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 3256</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b6762f3642ce7a06fff58270ac9f53f.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 3257</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga69c7d6a41708543278980035b64bd31b.html#ga69c7d6a41708543278980035b64bd31b"> 3258</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 3259</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07f4a8d606f2063be35b52e1fc5e4b58.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 3260</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga58c6e5b0076c31b7bee1c9aea94e11fb.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 3261</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93bf815d462dc3a40725f73e107e11f5.html#ga93bf815d462dc3a40725f73e107e11f5"> 3262</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeebe934727476f5fde11c888c424c417.html#gaeebe934727476f5fde11c888c424c417"> 3263</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8324877e56a61c15119f2ebf929894cc.html#ga8324877e56a61c15119f2ebf929894cc"> 3264</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadfd994c36da11529ac494df973b5759c.html#gadfd994c36da11529ac494df973b5759c"> 3265</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f3e9d272b625f7d6269057aee5d7761.html#ga8f3e9d272b625f7d6269057aee5d7761"> 3266</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5da4d794a9797d14536197679b7b2b14.html#ga5da4d794a9797d14536197679b7b2b14"> 3267</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad9b9a815f36e7c2929f4313ca424c83a.html#gad9b9a815f36e7c2929f4313ca424c83a"> 3268</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf162471f4c070d13fa409d44467373fc.html#gaf162471f4c070d13fa409d44467373fc"> 3269</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c301fd37e3fa27d3bd28a1f3f553e77.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 3270</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 3271</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac5fd095552b3108c685514e78e43e52d.html#gac5fd095552b3108c685514e78e43e52d"> 3275</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga450e88e19b2e478e73cbc5eef74a72d2.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 3276</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17875db304b98c38e627f7d7db339136.html#ga17875db304b98c38e627f7d7db339136"> 3277</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2960fee8bc56574e1b51975da7d2f041.html#ga2960fee8bc56574e1b51975da7d2f041"> 3278</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b3b6f518fae0cb1123aa187138d90b6.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 3279</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39cedc414fa80ef987825daf32e11ac4.html#ga39cedc414fa80ef987825daf32e11ac4"> 3280</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga10aa07474c2e7cf7f2845d0d2b2bd383.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 3281</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga227ef5f36f6e03969cd952d62a3bc0a9.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 3282</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a946c991cee617b322ff9a372af3512.html#ga7a946c991cee617b322ff9a372af3512"> 3283</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0ab582743e96fcd36662a9434b875bd.html#gad0ab582743e96fcd36662a9434b875bd"> 3284</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga854c2b7108e33d263cc8269648f8bbbe.html#ga854c2b7108e33d263cc8269648f8bbbe"> 3285</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ed3de0039e458bac5530d08c2e9af51.html#ga2ed3de0039e458bac5530d08c2e9af51"> 3286</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadad0db6fe916794156f773e98b524b07.html#gadad0db6fe916794156f773e98b524b07"> 3287</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 3288</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c5558cc37c62c5570a5e2716e30ed99.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 3289</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fa511d56f90a2ee10e44e56e378f7ed.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 3290</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga77ae08ea078773a1aecbf74e89dc2a5d.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 3291</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 3292</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 3293</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga758cacc8b96577bb3663da1fae36040b.html#ga758cacc8b96577bb3663da1fae36040b"> 3294</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80db4704807d6df4aaee2eebfcf5210a.html#ga80db4704807d6df4aaee2eebfcf5210a"> 3295</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac3d3fb3a9b4b6b90139024bef933bc3d.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 3296</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga24e87973f51235e81195d84f78489cb0.html#ga24e87973f51235e81195d84f78489cb0"> 3297</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e917f2a362569d86a75a34eddce636c.html#ga4e917f2a362569d86a75a34eddce636c"> 3298</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad6e5f2c5de8981fbfc152926fc8fb057.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 3299</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaad1149501e8f926a247aa532405c0b9.html#gaaad1149501e8f926a247aa532405c0b9"> 3300</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53538969afd7e43cc7fed4c400ab6f5a.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 3301</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74e04fa5d17a7cc7687c0ca40dd571ce.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 3302</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadc1d97354c1649fa5ddc46f4271297d9.html#gadc1d97354c1649fa5ddc46f4271297d9"> 3303</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga71b870003e469dcb24979e835a2f81a4.html#ga71b870003e469dcb24979e835a2f81a4"> 3304</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2894b732a9683d32620fb90b06ba9f62.html#ga2894b732a9683d32620fb90b06ba9f62"> 3305</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b6865be0c757b49a250a537d73ae85e.html#ga0b6865be0c757b49a250a537d73ae85e"> 3309</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 3310</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga034e8f5b7675ce34eb2792531c7e174d.html#ga034e8f5b7675ce34eb2792531c7e174d"> 3311</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf19767c0892dffb6eff8c5a3b0e254f5.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 3312</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad03b0ab4d686a1ad858f1ba4b679fff9.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 3313</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8e37522978ae2e88c27f5604c5517d42.html#ga8e37522978ae2e88c27f5604c5517d42"> 3314</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2bf6fff2ca4adf6e093a13b2db77adbb.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 3315</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabca970c306c9c9b576ef3424f686f324.html#gabca970c306c9c9b576ef3424f686f324"> 3316</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae44e1d120c773c9dc26f418acf3cb6de.html#gae44e1d120c773c9dc26f418acf3cb6de"> 3317</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga891d1d97e1a57c4cfa1a714b61b083eb.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 3318</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb4be9c1da46b251c43c0aafe7b04497.html#gafb4be9c1da46b251c43c0aafe7b04497"> 3319</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47f5215de00574378a489f90eb11eff4.html#ga47f5215de00574378a489f90eb11eff4"> 3320</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac3bbd5350aeb18966e2a40e2dc4223e3.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 3321</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2d97199e363dd56cd9a455aec75ef1c.html#gab2d97199e363dd56cd9a455aec75ef1c"> 3322</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0731f4e60125130bebf88d33fd4ae3ca.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 3323</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1683c0cc3b3143a919f4dd59243eba9f.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 3324</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2ed74a0929c6d397c14f49f114f13bf.html#gad2ed74a0929c6d397c14f49f114f13bf"> 3325</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafde6cdff22bf29d31b5be1b309fe4dde.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 3326</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 3327</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf82a4dfd4d3c7a13232479be997ed1f9.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 3328</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7bf4384e44f002392339a71bc9c912c.html#gaa7bf4384e44f002392339a71bc9c912c"> 3329</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7023986be02dd8f736e04e658844061.html#gaa7023986be02dd8f736e04e658844061"> 3330</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafd059121f2a882342a409ebef8a96999.html#gafd059121f2a882342a409ebef8a96999"> 3331</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ef57f88bf1e6e34b0096013278926c0.html#ga5ef57f88bf1e6e34b0096013278926c0"> 3332</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4847de9f5b54fc5ce00e0fba69564d2d.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 3333</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c415fa87c556bd8a4fc0f680d25f160.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 3334</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga20487222c41a08fe68b9ce58dfd52fff.html#ga20487222c41a08fe68b9ce58dfd52fff"> 3335</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0d5ca021778a6e84fd3c0ad8981255d.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 3336</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2f0c8c09be20a14f29ab46d53dd712ba.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 3337</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26161b84a5fc507f959b620c8e380703.html#ga26161b84a5fc507f959b620c8e380703"> 3338</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e753550a0a8547c7f64346e22925012.html#ga1e753550a0a8547c7f64346e22925012"> 3339</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)        </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint8_t)0x01)        </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/*                            Crypto Processor                                */</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/******************* Bits definition for CRYP_CR register  ********************/</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGODIR                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160; </div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE                     ((uint32_t)0x00080038)</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_0                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_1                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_2                   ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_TDES_ECB            ((uint32_t)0x00000000)</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_TDES_CBC            ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_DES_ECB             ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_DES_CBC             ((uint32_t)0x00000018)</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_ECB             ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_CBC             ((uint32_t)0x00000028)</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_CTR             ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_KEY             ((uint32_t)0x00000038)</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160; </div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define CRYP_CR_DATATYPE                     ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define CRYP_CR_DATATYPE_0                   ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define CRYP_CR_DATATYPE_1                   ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define CRYP_CR_KEYSIZE                      ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define CRYP_CR_KEYSIZE_0                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define CRYP_CR_KEYSIZE_1                    ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define CRYP_CR_FFLUSH                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define CRYP_CR_CRYPEN                       ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160; </div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define CRYP_CR_GCM_CCMPH                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define CRYP_CR_GCM_CCMPH_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define CRYP_CR_GCM_CCMPH_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_3                   ((uint32_t)0x00080000) </span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160; </div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/****************** Bits definition for CRYP_SR register  *********************/</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define CRYP_SR_IFEM                         ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define CRYP_SR_IFNF                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define CRYP_SR_OFNE                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define CRYP_SR_OFFU                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define CRYP_SR_BUSY                         ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">/****************** Bits definition for CRYP_DMACR register  ******************/</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define CRYP_DMACR_DIEN                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define CRYP_DMACR_DOEN                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/*****************  Bits definition for CRYP_IMSCR register  ******************/</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define CRYP_IMSCR_INIM                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define CRYP_IMSCR_OUTIM                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">/****************** Bits definition for CRYP_RISR register  *******************/</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define CRYP_RISR_OUTRIS                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define CRYP_RISR_INRIS                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">/****************** Bits definition for CRYP_MISR register  *******************/</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define CRYP_MISR_INMIS                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define CRYP_MISR_OUTMIS                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160; </div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 3418</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 3419</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf951c1a57a1a19e356df57d908f09c6c.html#gaf951c1a57a1a19e356df57d908f09c6c"> 3422</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dfa13ec123c583136e24b7890add45b.html#ga8dfa13ec123c583136e24b7890add45b"> 3423</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga265e32c4fc43310acdf3ebea01376766.html#ga265e32c4fc43310acdf3ebea01376766"> 3424</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90491f31219d07175629eecdcdc9271e.html#ga90491f31219d07175629eecdcdc9271e"> 3427</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0871e6466e3a7378103c431832ae525a.html#ga0871e6466e3a7378103c431832ae525a"> 3428</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3bcf611b2f0b975513325895bf16e085.html#ga3bcf611b2f0b975513325895bf16e085"> 3431</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4225dcce22b440fcd3a8ad96c5f2baec.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 3432</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6cc15817842cb7992d449c448684f68d.html#ga6cc15817842cb7992d449c448684f68d"> 3433</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0fefef1d798a2685b03e44bd9fdac06b.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 3434</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga995c19d8c8de9ee09057ec6151154e17.html#ga995c19d8c8de9ee09057ec6151154e17"> 3437</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa65db2420e02fc6813842f57134d898f.html#gaa65db2420e02fc6813842f57134d898f"> 3438</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadd6f660a5f15262beca06b9098a559e9.html#gadd6f660a5f15262beca06b9098a559e9"> 3439</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga73b4d0ccff78f7c3862903e7b0e66302.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 3442</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9753b87f31e7106ecf77b2f01a99b237.html#ga9753b87f31e7106ecf77b2f01a99b237"> 3443</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac79323a6c81bfa5c8239b23cd3db737a.html#gac79323a6c81bfa5c8239b23cd3db737a"> 3444</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacf24e48cf288db4a4643057dd09e3a7b.html#gacf24e48cf288db4a4643057dd09e3a7b"> 3447</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 3448</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7cf03fe2359cb0f11c33f793c2e92bdd.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 3451</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8d952192721dbdcea8d707d43096454.html#gae8d952192721dbdcea8d707d43096454"> 3452</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga860032e8196838cd36a655c1749139d6.html#ga860032e8196838cd36a655c1749139d6"> 3453</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2147ffa3282e9ff22475e5d6040f269e.html#ga2147ffa3282e9ff22475e5d6040f269e"> 3454</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga970ef02dffaceb35ff1dd7aceb67acdd.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 3460</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca45719f3d365c9495bdcf6364ae59f8.html#gaca45719f3d365c9495bdcf6364ae59f8"> 3482</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga203db656bfef6fedee17b99fb77b1bdd.html#ga203db656bfef6fedee17b99fb77b1bdd"> 3486</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9aee01ad181fa5b541864ed62907d70d.html#ga9aee01ad181fa5b541864ed62907d70d"> 3490</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d2048d6b521fb0946dc8c4e577a49c0.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 3500</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160; </div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">/*                                    DCMI                                    */</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CR register  ******************/</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define DCMI_CR_CM                           ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define DCMI_CR_CROP                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define DCMI_CR_ESS                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL                        ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_0                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_0                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_1                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define DCMI_CR_CRE                          ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160; </div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">/********************  Bits definition for DCMI_SR register  ******************/</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define DCMI_SR_FNE                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160; </div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">/********************  Bits definition for DCMI_RISR register  ****************/</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define DCMI_RISR_FRAME_RIS                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define DCMI_RISR_OVF_RIS                    ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define DCMI_RISR_ERR_RIS                    ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define DCMI_RISR_VSYNC_RIS                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define DCMI_RISR_LINE_RIS                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160; </div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">/********************  Bits definition for DCMI_IER register  *****************/</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE                    ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define DCMI_IER_OVF_IE                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE                    ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160; </div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">/********************  Bits definition for DCMI_MISR register  ****************/</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define DCMI_MISR_FRAME_MIS                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define DCMI_MISR_OVF_MIS                    ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define DCMI_MISR_ERR_MIS                    ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define DCMI_MISR_VSYNC_MIS                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define DCMI_MISR_LINE_MIS                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160; </div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ICR register  *****************/</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC                   ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define DCMI_ICR_OVF_ISC                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160; </div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span> </div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL                       ((uint32_t)0x0E000000)</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2                     ((uint32_t)0x08000000) </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST                      ((uint32_t)0x01800000)</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_0                    ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_1                    ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST                      ((uint32_t)0x00600000)</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_0                    ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_1                    ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK                         ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define DMA_SxCR_CT                          ((uint32_t)0x00080000)  </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM                         ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL                          ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_0                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_1                        ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE                       ((uint32_t)0x00006000)</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_0                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_1                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE                       ((uint32_t)0x00001800)</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_0                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_1                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR                         ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_0                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_1                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define DMA_SxCR_EN                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160; </div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define DMA_SxNDT                            ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define DMA_SxNDT_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define DMA_SxNDT_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define DMA_SxNDT_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define DMA_SxNDT_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define DMA_SxNDT_4                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define DMA_SxNDT_5                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define DMA_SxNDT_6                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define DMA_SxNDT_7                          ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define DMA_SxNDT_8                          ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define DMA_SxNDT_9                          ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define DMA_SxNDT_10                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define DMA_SxNDT_11                         ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define DMA_SxNDT_12                         ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define DMA_SxNDT_13                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define DMA_SxNDT_14                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define DMA_SxNDT_15                         ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160; </div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span> </div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS                         ((uint32_t)0x00000038)</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_0                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_1                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_2                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH                        ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160; </div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span> </div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3                       ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3                       ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3                       ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2                       ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2                       ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2                       ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2                       ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1                      ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160; </div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7                       ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7                       ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7                       ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6                       ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6                       ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6                       ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6                       ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5                      ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160; </div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3                     ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3                    ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3                     ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2                     ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2                     ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2                     ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2                    ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2                     ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1                     ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0                     ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0                    ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160; </div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7                     ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7                    ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7                     ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6                     ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6                     ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6                     ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6                    ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6                     ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5                     ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4                     ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4                    ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160; </div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">/*                         AHB Master DMA2D Controller (DMA2D)                */</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160; </div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/********************  Bit definition for DMA2D_CR register  ******************/</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160; </div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define DMA2D_CR_START                     ((uint32_t)0x00000001)               </span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga21ef0ff3efbf1ac68d1221fef8f05371.html#ga21ef0ff3efbf1ac68d1221fef8f05371"> 3731</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_SUSP                      ((uint32_t)0x00000002)               </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga64fa2b2fd936575f41106f14e3e0292a.html#ga64fa2b2fd936575f41106f14e3e0292a"> 3732</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_ABORT                     ((uint32_t)0x00000004)               </span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad12973bf311ed4aa10e3f97766d589ca.html#gad12973bf311ed4aa10e3f97766d589ca"> 3733</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TEIE                      ((uint32_t)0x00000100)               </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga615079079a7f8c65843b98ea13c89890.html#ga615079079a7f8c65843b98ea13c89890"> 3734</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TCIE                      ((uint32_t)0x00000200)               </span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf750d5a2ed4ca7f746777dbf6927149e.html#gaf750d5a2ed4ca7f746777dbf6927149e"> 3735</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TWIE                      ((uint32_t)0x00000400)               </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa6c26d2a790fef15f60efa32c442918f.html#gaa6c26d2a790fef15f60efa32c442918f"> 3736</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CAEIE                     ((uint32_t)0x00000800)               </span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacd16a66047d3972bc09c799fa5d83294.html#gacd16a66047d3972bc09c799fa5d83294"> 3737</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CTCIE                     ((uint32_t)0x00001000)               </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1799fced31c6fca2cde47755211f05dd.html#ga1799fced31c6fca2cde47755211f05dd"> 3738</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CEIE                      ((uint32_t)0x00002000)               </span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6f88086bf1cf446a499f39615eb595ce.html#ga6f88086bf1cf446a499f39615eb595ce"> 3739</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE                      ((uint32_t)0x00030000)               </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_ISR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160; </div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define DMA2D_ISR_TEIF                     ((uint32_t)0x00000001)               </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga797e73d0317c5351ebfa81fcec9ee74a.html#ga797e73d0317c5351ebfa81fcec9ee74a"> 3744</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TCIF                     ((uint32_t)0x00000002)               </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaebfdf3351d8b08d4e6cb20e53027f286.html#gaebfdf3351d8b08d4e6cb20e53027f286"> 3745</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TWIF                     ((uint32_t)0x00000004)               </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2602aa4cf6d5ddc62a69221e81650f6d.html#ga2602aa4cf6d5ddc62a69221e81650f6d"> 3746</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CAEIF                    ((uint32_t)0x00000008)               </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae12132e7245c4850274fcdd20bd1b1fd.html#gae12132e7245c4850274fcdd20bd1b1fd"> 3747</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CTCIF                    ((uint32_t)0x00000010)               </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7bb26c8920a05593c5a4adf37859c8cc.html#ga7bb26c8920a05593c5a4adf37859c8cc"> 3748</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CEIF                     ((uint32_t)0x00000020)               </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_IFSR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160; </div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTEIF                   ((uint32_t)0x00000001)               </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga700ffb7c66ff9b6e587f54b4d6f9d409.html#ga700ffb7c66ff9b6e587f54b4d6f9d409"> 3753</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTCIF                   ((uint32_t)0x00000002)               </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5ff825263374c6a82a940cef3f22def.html#gae5ff825263374c6a82a940cef3f22def"> 3754</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTWIF                   ((uint32_t)0x00000004)               </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga08d11dcc310801f1a21fa1621a911a69.html#ga08d11dcc310801f1a21fa1621a911a69"> 3755</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCAEIF                  ((uint32_t)0x00000008)               </span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad9331ca07d508ec2330248ead234e759.html#gad9331ca07d508ec2330248ead234e759"> 3756</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCTCIF                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga603151f7582af8487dbca059b8c2797c.html#ga603151f7582af8487dbca059b8c2797c"> 3757</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCEIF                   ((uint32_t)0x00000020)               </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGMAR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160; </div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define DMA2D_FGMAR_MA                     ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGOR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160; </div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define DMA2D_FGOR_LO                      ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGMAR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160; </div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define DMA2D_BGMAR_MA                     ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGOR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160; </div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define DMA2D_BGOR_LO                      ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGPFCCR register  *************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160; </div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM                   ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab96e4329f0cce1ff4939b86794ace4a5.html#gab96e4329f0cce1ff4939b86794ace4a5"> 3778</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CCM                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91559d3b49cc6eabc6e5c56fed4d90df.html#ga91559d3b49cc6eabc6e5c56fed4d90df"> 3779</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_START                ((uint32_t)0x00000020)               </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5"> 3780</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CS                   ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga499d209664516db6d8e51c156d297a64.html#ga499d209664516db6d8e51c156d297a64"> 3781</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_AM                   ((uint32_t)0x00030000)               </span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga662bae660d091cd661ae03b7b83b9fff.html#ga662bae660d091cd661ae03b7b83b9fff"> 3782</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_ALPHA                ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCOLR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160; </div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_BLUE                  ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5a5f83d5dbcacb5368cbd7b961eb681a.html#ga5a5f83d5dbcacb5368cbd7b961eb681a"> 3787</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_GREEN                 ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga883726ad2d4c810d52f1488fb88fbee8.html#ga883726ad2d4c810d52f1488fb88fbee8"> 3788</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_RED                   ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGPFCCR register  *************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160; </div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CM                   ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68eb0acaf75ebd3ad3c91c09d1120f4e.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e"> 3793</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CCM                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7af16ab77cfa65b68d87955f8174c374.html#ga7af16ab77cfa65b68d87955f8174c374"> 3794</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_START                ((uint32_t)0x00000020)               </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3"> 3795</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CS                   ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6815a2ca2215068895c9a472d7ddda39.html#ga6815a2ca2215068895c9a472d7ddda39"> 3796</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_AM                   ((uint32_t)0x00030000)               </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaabed12e8c87f469181c517b5bf45dddf.html#gaabed12e8c87f469181c517b5bf45dddf"> 3797</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_ALPHA                ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGCOLR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160; </div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_BLUE                  ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7eed8c8ec566069a0d09afb988562b85.html#ga7eed8c8ec566069a0d09afb988562b85"> 3802</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_GREEN                 ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00f2e6030b2805bc1317cf9a176128dd.html#ga00f2e6030b2805bc1317cf9a176128dd"> 3803</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_RED                   ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCMAR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160; </div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define DMA2D_FGCMAR_MA                    ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGCMAR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160; </div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define DMA2D_BGCMAR_MA                    ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OPFCCR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160; </div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM                    ((uint32_t)0x00000007)               </span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OCOLR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160; </div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_1                 ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga164c96762ec6cbaac2bff45dd84b97cf.html#ga164c96762ec6cbaac2bff45dd84b97cf"> 3822</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_1                ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8545d0dcde8b511d0ec64eb0c338fe2c.html#ga8545d0dcde8b511d0ec64eb0c338fe2c"> 3823</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_1                  ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3928724c5937ffda60f29f272dda4fc.html#gad3928724c5937ffda60f29f272dda4fc"> 3824</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_1                ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaada795f8e861c5a220054e78c31c512.html#gaaada795f8e861c5a220054e78c31c512"> 3827</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_2                 ((uint32_t)0x0000001F)               </span></div>
<div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga302e4754b96470c3c0e1c42f7a513001.html#ga302e4754b96470c3c0e1c42f7a513001"> 3828</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_2                ((uint32_t)0x000007E0)               </span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga885ce0eaadc6ca878568ff43ee710958.html#ga885ce0eaadc6ca878568ff43ee710958"> 3829</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_2                  ((uint32_t)0x0000F800)               </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0af9cee2f3d6ab752e910249adb89816.html#ga0af9cee2f3d6ab752e910249adb89816"> 3832</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_3                 ((uint32_t)0x0000001F)               </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0aa0634e409fb6d9fc68ecf9533c8d9c.html#ga0aa0634e409fb6d9fc68ecf9533c8d9c"> 3833</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_3                ((uint32_t)0x000003E0)               </span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacf4c97dc43e39e09956c2f4d8e092d17.html#gacf4c97dc43e39e09956c2f4d8e092d17"> 3834</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_3                  ((uint32_t)0x00007C00)               </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea63157a41a08d213f6cb8395373b385.html#gaea63157a41a08d213f6cb8395373b385"> 3835</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_3                ((uint32_t)0x00008000)               </span></div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc0bf21946366343cedce1a2e9b07259.html#gabc0bf21946366343cedce1a2e9b07259"> 3838</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_4                 ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadd2439915c875a33bf9119382276cb89.html#gadd2439915c875a33bf9119382276cb89"> 3839</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_4                ((uint32_t)0x000000F0)               </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga801078def8b64717b6fa0688483e3b78.html#ga801078def8b64717b6fa0688483e3b78"> 3840</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_4                  ((uint32_t)0x00000F00)               </span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3dd8ba291eeaec6bdf282570dc94699f.html#ga3dd8ba291eeaec6bdf282570dc94699f"> 3841</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_4                ((uint32_t)0x0000F000)               </span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OMAR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160; </div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define DMA2D_OMAR_MA                      ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OOR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160; </div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define DMA2D_OOR_LO                       ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_NLR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160; </div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define DMA2D_NLR_NL                       ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7be9ed42e3543c13c9976a738470d2e.html#gaf7be9ed42e3543c13c9976a738470d2e"> 3854</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_PL                       ((uint32_t)0x3FFF0000)               </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_LWR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160; </div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define DMA2D_LWR_LW                       ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_AMTCR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160; </div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_EN                     ((uint32_t)0x00000001)               </span></div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabe04b2be922ba53ca5c46a4ab9f38d15.html#gabe04b2be922ba53ca5c46a4ab9f38d15"> 3863</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_DT                     ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCLUT register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;                                                                     </div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">/********************  Bit definition for DMA2D_BGCLUT register  **************/</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160; </div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160; </div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad03b2ba6cde99065627fccabd54ac097.html#gad03b2ba6cde99065627fccabd54ac097"> 3879</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaaf3f9a86c620149893db38c83f8ba58.html#gaaaf3f9a86c620149893db38c83f8ba58"> 3880</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga71604d1c29973c5e2bf69c8e94e89f67.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 3881</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5edd42f9b2129c18cfa3c3598dcd1134.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 3882</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23e920ad334439cd2ad4d683054914e3.html#ga23e920ad334439cd2ad4d683054914e3"> 3883</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 3884</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5533c8ec796e3bbc9dc4474376056e06.html#ga5533c8ec796e3bbc9dc4474376056e06"> 3885</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab620165d3fea1c564fcf1016805a1a8e.html#gab620165d3fea1c564fcf1016805a1a8e"> 3886</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88e8b274e4398fdcb1c68da2b6320d5b.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 3887</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4d177dcf33bb9a34f8590ec509746e8.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 3888</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5fd7db9a1ce82c152ca7bc6fddf31366.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 3889</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 3890</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad21caf923d2083fb106852493667c16e.html#gad21caf923d2083fb106852493667c16e"> 3891</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e1938a063c48d7d6504cb32f7965c0e.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 3892</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab8827cee06670f256bc8f6301bea9cab.html#gab8827cee06670f256bc8f6301bea9cab"> 3893</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88d9990be7f8f9e530a9f930a365fa44.html#ga88d9990be7f8f9e530a9f930a365fa44"> 3894</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7419f78ed9044bdd237b452ef49e1b7f.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 3895</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4489fa85d1552b8f40faed93483a5d35.html#ga4489fa85d1552b8f40faed93483a5d35"> 3896</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga05e16f2cda40cca58a45458cc44d510f.html#ga05e16f2cda40cca58a45458cc44d510f"> 3897</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga515c0dc6d2472e06a89e4bb19725e8f3.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 3901</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 3902</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga460d5d4c0b53bcc04d5804e1204ded21.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 3903</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga73944983ce5a6bde9dc172b4f483898c.html#ga73944983ce5a6bde9dc172b4f483898c"> 3904</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab80f809ead83e747677a31c80c6aae03.html#gab80f809ead83e747677a31c80c6aae03"> 3905</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65976f75b703f740dea3562ba3b8db59.html#ga65976f75b703f740dea3562ba3b8db59"> 3906</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea480bd932cd1fa0904f5eb1caee9a12.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 3907</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbb27ff8664928994ef96f87052d14be.html#gadbb27ff8664928994ef96f87052d14be"> 3908</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4ed4b371da871ffd0cc12ee00147282f.html#ga4ed4b371da871ffd0cc12ee00147282f"> 3909</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga109af342179fff1fccfdde582834867a.html#ga109af342179fff1fccfdde582834867a"> 3910</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf342d34ed1b8e4aa916bf49e30c2a234.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 3911</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ec516af1de770c82c3c9c458cbc0172.html#ga9ec516af1de770c82c3c9c458cbc0172"> 3912</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15732553e5b0de9f58180a0b024d4cad.html#ga15732553e5b0de9f58180a0b024d4cad"> 3913</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fd2ec6472e46869956acb28f5e1b55f.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 3914</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaecf5890ea71eea034ec1cd9e96284f89.html#gaecf5890ea71eea034ec1cd9e96284f89"> 3915</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a7bacc32351a36aefcd5614abc76ae3.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 3916</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34b1a6934265da759bc061f73d5d1374.html#ga34b1a6934265da759bc061f73d5d1374"> 3917</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a30aa20cf475eecf7e15171e83035e4.html#ga6a30aa20cf475eecf7e15171e83035e4"> 3918</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25eee729b57b4c78a0613c184fc539e5.html#ga25eee729b57b4c78a0613c184fc539e5"> 3919</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb1823a87cd797a6066681a3256cecc6.html#gadb1823a87cd797a6066681a3256cecc6"> 3923</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c42cc3763c52d1061b32219fc441566.html#ga1c42cc3763c52d1061b32219fc441566"> 3924</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c073b519f09b130e4ab4039823e290c.html#ga1c073b519f09b130e4ab4039823e290c"> 3925</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga090f295579a774c215585a55e5066b11.html#ga090f295579a774c215585a55e5066b11"> 3926</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabce4722e99e3f44d40bfb6afb63444cc.html#gabce4722e99e3f44d40bfb6afb63444cc"> 3927</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac57b970ebc88f7bb015119ece9dd32de.html#gac57b970ebc88f7bb015119ece9dd32de"> 3928</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccc2212ce653d34cf48446ae0a68bed6.html#gaccc2212ce653d34cf48446ae0a68bed6"> 3929</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad380a0bc59524f4a0846a0b91d3c65c1.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 3930</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26cd6a5115b0bbe113f39545bff1ee39.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 3931</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3127246b2db3571b00c6af2453941d17.html#ga3127246b2db3571b00c6af2453941d17"> 3932</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa29df7ddbd067889992eb60ecddce0e4.html#gaa29df7ddbd067889992eb60ecddce0e4"> 3933</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 3934</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0423be12bfb13f34eec9656d6d274e04.html#ga0423be12bfb13f34eec9656d6d274e04"> 3935</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 3936</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95b0d883fa0fbc49105bda5596463cda.html#ga95b0d883fa0fbc49105bda5596463cda"> 3937</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4fe54b09102a18676829c0bafb0aead2.html#ga4fe54b09102a18676829c0bafb0aead2"> 3938</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8e4fb52990f0fa3fb9bed5b74f1a589.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 3939</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0a8fcb63516a4ed0d91b556f696f806.html#gad0a8fcb63516a4ed0d91b556f696f806"> 3940</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca4223b8c4bc8726ac96ec64837f7b62.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 3941</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 3945</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac287be3bd3bad84aed48603dbe8bd4ed.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 3946</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c4503803cbe1933cd35519cfc809041.html#ga9c4503803cbe1933cd35519cfc809041"> 3947</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23593d2b8a9ec0147bab28765af30e1f.html#ga23593d2b8a9ec0147bab28765af30e1f"> 3948</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa77211bfa8f4d77cf373296954dad6b2.html#gaa77211bfa8f4d77cf373296954dad6b2"> 3949</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga903f9b080c5971dd5d7935e5b87886e2.html#ga903f9b080c5971dd5d7935e5b87886e2"> 3950</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8527cce22f69e02a08ed67a67f8e5ca.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 3951</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf408315e497b902922a9bf40a4c6f567.html#gaf408315e497b902922a9bf40a4c6f567"> 3952</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00f1bded4d121e21116627b8e80784fc.html#ga00f1bded4d121e21116627b8e80784fc"> 3953</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89f0c4de2b6acb75302d206b697f83ef.html#ga89f0c4de2b6acb75302d206b697f83ef"> 3954</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9a2b80699a213f0d2b03658f21ad643.html#gac9a2b80699a213f0d2b03658f21ad643"> 3955</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c74d4d520406a14c517784cdd5fc6ef.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 3956</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3992511ec1785bdf107873b139d74245.html#ga3992511ec1785bdf107873b139d74245"> 3957</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0714519a1edcba4695f92f1bba70e825.html#ga0714519a1edcba4695f92f1bba70e825"> 3958</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b92577e64a95ef2069f1a56176d35ff.html#ga5b92577e64a95ef2069f1a56176d35ff"> 3959</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a6cc515f13ffe1a3620d06fa08addc7.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 3960</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1b4b850094ccc48790a1e4616ceebd2.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 3961</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga009e618c9563b3a8dcaec493006115c7.html#ga009e618c9563b3a8dcaec493006115c7"> 3962</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga405285cdc474ee20085b17ef1f61517e.html#ga405285cdc474ee20085b17ef1f61517e"> 3963</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa6df16d2e8010a2897888a4acf19cee3.html#gaa6df16d2e8010a2897888a4acf19cee3"> 3967</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb0c3fa5a03204d743ae92ff925421ae.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 3968</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6bea1dbaf71e830dd357135524166f4c.html#ga6bea1dbaf71e830dd357135524166f4c"> 3969</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37395ac6729647ab5ee1fa4ca086c08a.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 3970</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab051808f7a1ed9aaf43a3df90fc6a575.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 3971</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa5b4ace22acacac13ce106b2063a3977.html#gaa5b4ace22acacac13ce106b2063a3977"> 3972</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8ad0142288597993852e4cf350f61ed.html#gad8ad0142288597993852e4cf350f61ed"> 3973</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabdf8eab3e32cc03ca71f519a9111e28f.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 3974</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e83a373926804449d500b115e9090ce.html#ga5e83a373926804449d500b115e9090ce"> 3975</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab102aa929ffe463ffe9f2db651704a61.html#gab102aa929ffe463ffe9f2db651704a61"> 3976</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9d8691936b6cd80ff8e18c0bfe271d7.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 3977</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 3978</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d67869db50c848f57633ebf00566539.html#ga5d67869db50c848f57633ebf00566539"> 3979</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga930a1d03fe3c32bd65a336ccee418826.html#ga930a1d03fe3c32bd65a336ccee418826"> 3980</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5d645db667cd63d1a9b91963c543a4b.html#gad5d645db667cd63d1a9b91963c543a4b"> 3981</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b9e64d5a1779371fa4678713ab18e08.html#ga0b9e64d5a1779371fa4678713ab18e08"> 3982</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga55b528743b11f4ab93ae97ee2e639b5b.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 3983</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0da944251419887af3a87c86080fb455.html#ga0da944251419887af3a87c86080fb455"> 3984</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab07aefbb7a8a18c9338b49d3b10ff068.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 3985</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6da1c8a465606de1f90a74d369fbf25a.html#ga6da1c8a465606de1f90a74d369fbf25a"> 3989</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b9b5f97edeccf442998a65b19e77f25.html#ga4b9b5f97edeccf442998a65b19e77f25"> 3990</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga085d2105381752a0aadc9be5a93ea665.html#ga085d2105381752a0aadc9be5a93ea665"> 3991</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga064dab3e0d5689b92125713100555ce0.html#ga064dab3e0d5689b92125713100555ce0"> 3992</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga14f73b3693b3353a006d360cb8fd2ddc.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 3993</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga319e167fa6e112061997d9a8d79f02f8.html#ga319e167fa6e112061997d9a8d79f02f8"> 3994</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6f47cd1f602692258985784ed5e8e76.html#gaf6f47cd1f602692258985784ed5e8e76"> 3995</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa17ea7e3fb89e98fd6a232f453fcff9e.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 3996</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa82e0dcb4961a32a9b7ebdf30493156d.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 3997</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2fcc64f03d79af531febc077f45c48eb.html#ga2fcc64f03d79af531febc077f45c48eb"> 3998</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ef8e9c691b95763007ed228e98fa108.html#ga1ef8e9c691b95763007ed228e98fa108"> 3999</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga144f1a41abb7b87a1619c15ba5fb548b.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 4000</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1a68025056b8c84bb13635af5e2a07c.html#gae1a68025056b8c84bb13635af5e2a07c"> 4001</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3471c79d5b19813785387504a1a5f0c4.html#ga3471c79d5b19813785387504a1a5f0c4"> 4002</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5396ec2dbbee9d7585224fa12273598.html#gae5396ec2dbbee9d7585224fa12273598"> 4003</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga149f9d9d6c1aab867734b59db1117c41.html#ga149f9d9d6c1aab867734b59db1117c41"> 4004</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa47e5b07d5a407198e09f05262f18bba.html#gaa47e5b07d5a407198e09f05262f18bba"> 4005</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbc7d82eb61e2adf0a955ef0cc97690f.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 4006</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga541810a93fbf4cdd9b39f2717f37240d.html#ga541810a93fbf4cdd9b39f2717f37240d"> 4007</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                    ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0WS                ((uint32_t)0x00000000)</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1WS                ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2WS                ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_3WS                ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_4WS                ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_5WS                ((uint32_t)0x00000005)</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_6WS                ((uint32_t)0x00000006)</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_7WS                ((uint32_t)0x00000007)</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_8WS                ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_9WS                ((uint32_t)0x00000009)</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_10WS               ((uint32_t)0x0000000A)</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_11WS               ((uint32_t)0x0000000B)</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_12WS               ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_13WS               ((uint32_t)0x0000000D)</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_14WS               ((uint32_t)0x0000000E)</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_15WS               ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160; </div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS              ((uint32_t)0x40023C00)</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS              ((uint32_t)0x40023C03)</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160; </div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                         ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define FLASH_SR_SOP                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160; </div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define FLASH_CR_PG                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define FLASH_CR_SER                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define FLASH_CR_MER                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define FLASH_CR_MER1                        FLASH_CR_MER</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB                         ((uint32_t)0x000000F8)</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_0                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_1                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_2                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_3                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_4                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE                       ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define FLASH_CR_MER2                        ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                       ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                        ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160; </div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0               ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1               ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV                 ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BFB2                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160; </div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP               ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY              ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP                     ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_0                   ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_1                   ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_2                   ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_3                   ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_4                   ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_5                   ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_6                   ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_7                   ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP                    ((uint32_t)0x0FFF0000)</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_2                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_3                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_4                  ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_5                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_6                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_7                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_8                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_9                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_10                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_11                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160; </div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_DB1M                    ((uint32_t)0x40000000) </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_SPRMOD                  ((uint32_t)0x80000000) </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;                                             </div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP                    ((uint32_t)0x0FFF0000)</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_2                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_3                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_4                  ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_5                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_6                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_7                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_8                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_9                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_10                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_11                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160; </div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define  FSMC_SR2_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define  FSMC_SR2_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define  FSMC_SR2_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define  FSMC_SR2_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define  FSMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define  FSMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define  FSMC_SR3_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define  FSMC_SR3_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define  FSMC_SR3_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define  FSMC_SR3_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define  FSMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define  FSMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define  FSMC_SR4_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define  FSMC_SR4_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define  FSMC_SR4_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define  FSMC_SR4_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define  FSMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define  FSMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160; </div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="comment">/*                          Flexible Memory Controller                        */</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment">/******************  Bit definition for FMC_BCR1 register  *******************/</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define  FMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define  FMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define  FMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define  FMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define  FMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define  FMC_BCR1_CCLKEN                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define  FMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define  FMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define  FMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define  FMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define  FMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define  FMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define  FMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define  FMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define  FMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define  FMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define  FMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define  FMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define  FMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define  FMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">#define  FMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_CLKDIV                   ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATLAT                   ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATLAT_0                 ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATLAT_1                 ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATLAT_2                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATLAT_3                 ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define  FMC_SR2_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define  FMC_SR2_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define  FMC_SR2_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define  FMC_SR2_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define  FMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define  FMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define  FMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define  FMC_SR3_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define  FMC_SR3_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define  FMC_SR3_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define  FMC_SR3_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define  FMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define  FMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define  FMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define  FMC_SR4_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define  FMC_SR4_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define  FMC_SR4_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define  FMC_SR4_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define  FMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define  FMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define  FMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PIO4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_ECCR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define  FMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_ECCR3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define  FMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC                       ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR                       ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR_0                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR_1                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID                     ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NB                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS                      ((uint32_t)0x00000180)        </span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS_0                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS_1                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_WP                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK                    ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK_0                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK_1                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RBURST                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE                    ((uint32_t)0x00006000)        </span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE_0                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE_1                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC                       ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR                       ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR_0                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR_1                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID                     ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NB                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS                      ((uint32_t)0x00000180)        </span></div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS_0                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS_1                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_WP                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK                    ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK_0                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK_1                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RBURST                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE                    ((uint32_t)0x00006000)        </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE_0                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE_1                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD                     ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR                     ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_2                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_3                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS                     ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_0                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_1                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_2                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_3                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC                      ((uint32_t)0x0000F000)        </span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_0                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_2                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR                      ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_0                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_1                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_2                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP                      ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_0                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_1                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_2                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD                     ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_0                   ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_1                   ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_2                   ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD                     ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR                     ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_2                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_3                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS                     ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_0                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_1                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_2                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_3                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC                      ((uint32_t)0x0000F000)        </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_0                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_2                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR                      ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_0                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_1                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_2                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP                      ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_0                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_1                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_2                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD                     ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_0                   ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_1                   ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_2                   ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCMR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE                     ((uint32_t)0x00000007)        </span></div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_2                   ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_CTB2                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_CTB1                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS                     ((uint32_t)0x000001E0)        </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_0                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_1                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_2                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_3                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MRD                      ((uint32_t)0x003FFE00)        </span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDRTR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#define  FMC_SDRTR_CRE                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define  FMC_SDRTR_COUNT                    ((uint32_t)0x00003FFE)        </span></div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define  FMC_SDRTR_REIE                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDSR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define  FMC_SDSR_RE                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1                    ((uint32_t)0x00000006)        </span></div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1_0                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1_1                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2                    ((uint32_t)0x00000018)        </span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2_0                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2_1                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define  FMC_SDSR_BUSY                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160; </div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                    ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160; </div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                    ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160; </div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                    ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160; </div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                    ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1                  ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160; </div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                    ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160; </div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                    ((uint32_t)0x00000C00)</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0                  ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160; </div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                    ((uint32_t)0x00003000)</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1                  ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160; </div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                    ((uint32_t)0x0000C000)</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0                  ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160; </div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160; </div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                    ((uint32_t)0x000C0000)</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160; </div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10                   ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0                 ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1                 ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160; </div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11                   ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0                 ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1                 ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160; </div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12                   ((uint32_t)0x03000000)</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0                 ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1                 ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160; </div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13                   ((uint32_t)0x0C000000)</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160; </div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14                   ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160; </div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15                   ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160; </div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                     ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                     ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                     ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                    ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                    ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                    ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                    ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                    ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                    ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160; </div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0               ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160; </div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1               ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0             ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1             ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160; </div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2               ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0             ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1             ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160; </div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3               ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0             ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1             ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160; </div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4               ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0             ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1             ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160; </div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5               ((uint32_t)0x00000C00)</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0             ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1             ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160; </div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6               ((uint32_t)0x00003000)</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0             ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1             ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160; </div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7               ((uint32_t)0x0000C000)</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0             ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1             ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160; </div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8               ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0             ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1             ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160; </div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9               ((uint32_t)0x000C0000)</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0             ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1             ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160; </div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10              ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0            ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1            ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160; </div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11              ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0            ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1            ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160; </div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12              ((uint32_t)0x03000000)</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0            ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1            ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160; </div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13              ((uint32_t)0x0C000000)</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0            ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1            ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160; </div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14              ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0            ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1            ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160; </div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15              ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0            ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1            ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160; </div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                    ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160; </div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                    ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160; </div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                    ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160; </div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                    ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                  ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160; </div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                    ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160; </div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                    ((uint32_t)0x00000C00)</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                  ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160; </div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                    ((uint32_t)0x00003000)</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                  ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160; </div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                    ((uint32_t)0x0000C000)</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                  ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160; </div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160; </div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                    ((uint32_t)0x000C0000)</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160; </div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10                   ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                 ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                 ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160; </div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11                   ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                 ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                 ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160; </div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12                   ((uint32_t)0x03000000)</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                 ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                 ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160; </div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13                   ((uint32_t)0x0C000000)</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160; </div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14                   ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160; </div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15                   ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160; </div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160; </div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10</span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160; </div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                      ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                      ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                       ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                       ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                       ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                       ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                       ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                       ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                       ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                       ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                       ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                      ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160; </div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment">/*                                    HASH                                    */</span></div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/******************  Bits definition for HASH_CR register  ********************/</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define HASH_CR_INIT                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define HASH_CR_DMAE                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define HASH_CR_DATATYPE                     ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define HASH_CR_DATATYPE_0                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define HASH_CR_DATATYPE_1                   ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define HASH_CR_MODE                         ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define HASH_CR_ALGO                         ((uint32_t)0x00040080)</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define HASH_CR_ALGO_0                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define HASH_CR_ALGO_1                       ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define HASH_CR_NBW                          ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define HASH_CR_NBW_0                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define HASH_CR_NBW_1                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define HASH_CR_NBW_2                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define HASH_CR_NBW_3                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define HASH_CR_DINNE                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define HASH_CR_MDMAT                        ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define HASH_CR_LKEY                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160; </div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="comment">/******************  Bits definition for HASH_STR register  *******************/</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define HASH_STR_NBW                         ((uint32_t)0x0000001F)</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define HASH_STR_NBW_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define HASH_STR_NBW_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define HASH_STR_NBW_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define HASH_STR_NBW_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define HASH_STR_NBW_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define HASH_STR_DCAL                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160; </div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">/******************  Bits definition for HASH_IMR register  *******************/</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define HASH_IMR_DINIM                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">#define HASH_IMR_DCIM                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160; </div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment">/******************  Bits definition for HASH_SR register  ********************/</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define HASH_SR_DINIS                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define HASH_SR_DCIS                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define HASH_SR_DMAS                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define HASH_SR_BUSY                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160; </div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga953b0d38414808db79da116842ed3262.html#ga953b0d38414808db79da116842ed3262"> 6319</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4cfee7b020a49bd037fa7cf27c796abc.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 6320</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga001198ff898802888edf58f56d5371c9.html#ga001198ff898802888edf58f56d5371c9"> 6321</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4598185d9092edfbf943464bcbb342ac.html#ga4598185d9092edfbf943464bcbb342ac"> 6322</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40d2eb849f9d55e6298035b61e84ca42.html#ga40d2eb849f9d55e6298035b61e84ca42"> 6323</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1d8c219193b11f8507d7b85831d14912.html#ga1d8c219193b11f8507d7b85831d14912"> 6324</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga197aaca79f64e832af3a0a0864c2a08c.html#ga197aaca79f64e832af3a0a0864c2a08c"> 6325</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ca7f18dd5bc1130dbefae4ff8736143.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 6326</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gace70293f3dfa24d448b600fc58e45223.html#gace70293f3dfa24d448b600fc58e45223"> 6327</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf933b105259a4bc46a957576adb8d96d.html#gaf933b105259a4bc46a957576adb8d96d"> 6328</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34721958229a5983f2e95dfeaa8e55c3.html#ga34721958229a5983f2e95dfeaa8e55c3"> 6329</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab4d0119253d93a106b5ca704e5020c12.html#gab4d0119253d93a106b5ca704e5020c12"> 6330</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga56729ccf93c5d9f5b5b05002e3a2323c.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 6331</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga293fbe15ed5fd1fc95915bd6437859e7.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 6335</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09d944f5260f40a0eb714d41859e0d23.html#ga09d944f5260f40a0eb714d41859e0d23"> 6336</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25ab0ef2a7795e3326900b277479d89c.html#ga25ab0ef2a7795e3326900b277479d89c"> 6337</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga657af5a02534cc900cbddc260319d845.html#ga657af5a02534cc900cbddc260319d845"> 6338</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga655214f8327fd1322998c9d8bffe308d.html#ga655214f8327fd1322998c9d8bffe308d"> 6339</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3382a7262743bc824985af7339449386.html#ga3382a7262743bc824985af7339449386"> 6340</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6f14ae48e4609c2b3645211234cba974.html#ga6f14ae48e4609c2b3645211234cba974"> 6343</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b1ebaf8173090ec469b055b98e585d2.html#ga3b1ebaf8173090ec469b055b98e585d2"> 6344</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2efbe5d96ed0ce447a45a62e8317a68a.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 6345</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb81d5c91486b873bd0bf279a4ffcf69.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 6346</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8250616a993a5f2bb04cd0f116005864.html#ga8250616a993a5f2bb04cd0f116005864"> 6350</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b7c20c81f79d17921718412b8fca6d7.html#ga8b7c20c81f79d17921718412b8fca6d7"> 6353</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga499a61f0013c5c6fe38b848901f58769.html#ga499a61f0013c5c6fe38b848901f58769"> 6354</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab44a263e36a7f34d922ff124aebd99c3.html#gab44a263e36a7f34d922ff124aebd99c3"> 6355</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9584dca3b1b414a63cf7ba75e557155b.html#ga9584dca3b1b414a63cf7ba75e557155b"> 6356</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga110b915b907f4bf29ff03da1f077bd97.html#ga110b915b907f4bf29ff03da1f077bd97"> 6357</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0856dee2657cf0a04d79084da86988ca.html#ga0856dee2657cf0a04d79084da86988ca"> 6358</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5507af6154f60125dadc4654f57776ca.html#ga5507af6154f60125dadc4654f57776ca"> 6359</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca710515f0aac5abdac02a630e09097c.html#gaca710515f0aac5abdac02a630e09097c"> 6360</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab945eba8b842a253cc64cce722537264.html#gab945eba8b842a253cc64cce722537264"> 6361</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab83ed1ee64439cb2734a708445f37e94.html#gab83ed1ee64439cb2734a708445f37e94"> 6367</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span></div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6935c920da59d755d0cf834548a70ec4.html#ga6935c920da59d755d0cf834548a70ec4"> 6374</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3db361a4d9dd84b187085a11d933b45d.html#ga3db361a4d9dd84b187085a11d933b45d"> 6375</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb279f85d78cfe5abd3eeb0b40a65ab1.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 6376</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6faaa55a1e48aa7c1f2b69669901445d.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 6377</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaafcea4cdbe2f6da31566c897fa893a7c.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 6378</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6ebe33c992611bc2e25bbb01c1441a5.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 6379</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdc4da49c163910203255e384591b6f7.html#gafdc4da49c163910203255e384591b6f7"> 6380</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1d12990c90ab0757dcfea150ea50b227.html#ga1d12990c90ab0757dcfea150ea50b227"> 6381</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbc52f6ec6172c71d8b026a22c2f69d2.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 6382</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga62aa2496d4b3955214a16a7bd998fd88.html#ga62aa2496d4b3955214a16a7bd998fd88"> 6383</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad42d2435d2e64bf710c701c9b17adfb4.html#gad42d2435d2e64bf710c701c9b17adfb4"> 6384</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b2976279024e832e53ad12796a7bb71.html#ga4b2976279024e832e53ad12796a7bb71"> 6385</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaef3a1e4921d7c509d1b639c67882c4c9.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 6386</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75cc361adf0e72e33d6771ebfa17b52d.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 6390</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b1e75a82da73ae2873cff1cd27c3179.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 6391</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga288b20416b42a79e591aa80d9a690fca.html#ga288b20416b42a79e591aa80d9a690fca"> 6392</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 6393</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafcf50334903013177a8c6f4e36b8d6fe.html#gafcf50334903013177a8c6f4e36b8d6fe"> 6394</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa07cf3e404f9f57e98d1ba3793079c80.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 6395</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79a6a21835e06d9bc48009f4269b7798.html#ga79a6a21835e06d9bc48009f4269b7798"> 6396</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 6400</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga851c8a6b598d54c1a805b1632a4078e5.html#ga851c8a6b598d54c1a805b1632a4078e5"> 6401</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define  I2C_FLTR_DNF                     ((uint8_t)0x0F)                  </span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaffe4c34d459e53d73c92e0a6fd383795.html#gaffe4c34d459e53d73c92e0a6fd383795"> 6408</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_ANOFF                   ((uint8_t)0x10)                  </span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4de39c5672f17d326fceb5adc9adc090.html#ga4de39c5672f17d326fceb5adc9adc090"> 6420</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b727e7882603df1684cbf230520ca76.html#ga9b727e7882603df1684cbf230520ca76"> 6421</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafba2551b90c68d95c736a116224b473e.html#gafba2551b90c68d95c736a116224b473e"> 6422</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga269bd5618ba773d32275b93be004c554.html#ga269bd5618ba773d32275b93be004c554"> 6429</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="comment">/*                      LCD-TFT Display Controller (LTDC)                     */</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160; </div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="comment">/********************  Bit definition for LTDC_SSCR register  *****************/</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160; </div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define LTDC_SSCR_VSH                       ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab89c121ca98d7b5ccc3f0f7febf4eece.html#gab89c121ca98d7b5ccc3f0f7febf4eece"> 6440</a></span>&#160;<span class="preprocessor">#define LTDC_SSCR_HSW                       ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_BPCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160; </div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define LTDC_BPCR_AVBP                      ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga535b0212401c5e7d4ed501432785cdc6.html#ga535b0212401c5e7d4ed501432785cdc6"> 6445</a></span>&#160;<span class="preprocessor">#define LTDC_BPCR_AHBP                      ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_AWCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160; </div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define LTDC_AWCR_AAH                       ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fcf5508c9feeec2a3e17380a3a2f55e.html#ga9fcf5508c9feeec2a3e17380a3a2f55e"> 6450</a></span>&#160;<span class="preprocessor">#define LTDC_AWCR_AAW                       ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_TWCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160; </div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define LTDC_TWCR_TOTALH                    ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab222ec4adc24cb96ba19ac718657980d.html#gab222ec4adc24cb96ba19ac718657980d"> 6455</a></span>&#160;<span class="preprocessor">#define LTDC_TWCR_TOTALW                    ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_GCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160; </div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define LTDC_GCR_LTDCEN                     ((uint32_t)0x00000001)              </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf55426883a15eeb7222f2afdb474078c.html#gaf55426883a15eeb7222f2afdb474078c"> 6460</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DBW                        ((uint32_t)0x00000070)              </span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1686ca70b7713b92388428cec667f3e1.html#ga1686ca70b7713b92388428cec667f3e1"> 6461</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DGW                        ((uint32_t)0x00000700)              </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaeda36ed8fd82123f98869492dfa44ac.html#gaaeda36ed8fd82123f98869492dfa44ac"> 6462</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DRW                        ((uint32_t)0x00007000)              </span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0240de6352abcfc4efb15b7ebf576822.html#ga0240de6352abcfc4efb15b7ebf576822"> 6463</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DTEN                       ((uint32_t)0x00010000)              </span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae926ae4dfa16282de074099da8b22647.html#gae926ae4dfa16282de074099da8b22647"> 6464</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_PCPOL                      ((uint32_t)0x10000000)              </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3718fea213202d0fd836bfa24b744a10.html#ga3718fea213202d0fd836bfa24b744a10"> 6465</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DEPOL                      ((uint32_t)0x20000000)              </span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b52f55ad6c0d4755ea7555661362bd0.html#ga5b52f55ad6c0d4755ea7555661362bd0"> 6466</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_VSPOL                      ((uint32_t)0x40000000)              </span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga997a434c558ff322253a50f971176433.html#ga997a434c558ff322253a50f971176433"> 6467</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_HSPOL                      ((uint32_t)0x80000000)              </span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_SRCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160; </div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define LTDC_SRCR_IMR                      ((uint32_t)0x00000001)               </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2bee9f0d3252c465422ad42a3e748c33.html#ga2bee9f0d3252c465422ad42a3e748c33"> 6472</a></span>&#160;<span class="preprocessor">#define LTDC_SRCR_VBR                      ((uint32_t)0x00000002)               </span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_BCCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160; </div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCBLUE                    ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17515cc05bb25a491a9f27d6740c0169.html#ga17515cc05bb25a491a9f27d6740c0169"> 6477</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCGREEN                   ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc8b89287c8bd118c951bf9466741561.html#gabc8b89287c8bd118c951bf9466741561"> 6478</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCRED                     ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_IER register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160; </div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define LTDC_IER_LIE                        ((uint32_t)0x00000001)              </span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga986f9c276c5c09d609099fb9df0466f0.html#ga986f9c276c5c09d609099fb9df0466f0"> 6483</a></span>&#160;<span class="preprocessor">#define LTDC_IER_FUIE                       ((uint32_t)0x00000002)              </span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59e996a111de2bfbc7353ad721d23b62.html#ga59e996a111de2bfbc7353ad721d23b62"> 6484</a></span>&#160;<span class="preprocessor">#define LTDC_IER_TERRIE                     ((uint32_t)0x00000004)              </span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae31521896ca3734d4ea2d8b0a8c53e6c.html#gae31521896ca3734d4ea2d8b0a8c53e6c"> 6485</a></span>&#160;<span class="preprocessor">#define LTDC_IER_RRIE                       ((uint32_t)0x00000008)              </span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_ISR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160; </div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define LTDC_ISR_LIF                        ((uint32_t)0x00000001)              </span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1430a5052fa2be26d885e6019326f374.html#ga1430a5052fa2be26d885e6019326f374"> 6490</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_FUIF                       ((uint32_t)0x00000002)              </span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad25511dce2346382813fbb8f38ed0afe.html#gad25511dce2346382813fbb8f38ed0afe"> 6491</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_TERRIF                     ((uint32_t)0x00000004)              </span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga78d78d256e92cc8fd7c9180c16fe845b.html#ga78d78d256e92cc8fd7c9180c16fe845b"> 6492</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_RRIF                       ((uint32_t)0x00000008)              </span></div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_ICR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160; </div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define LTDC_ICR_CLIF                       ((uint32_t)0x00000001)              </span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15295bfc88388bbb0472e718dbb2e5e9.html#ga15295bfc88388bbb0472e718dbb2e5e9"> 6497</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CFUIF                      ((uint32_t)0x00000002)              </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga36d2e96e5ac6c5a269131c6eadf5f552.html#ga36d2e96e5ac6c5a269131c6eadf5f552"> 6498</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CTERRIF                    ((uint32_t)0x00000004)              </span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45dfff9d309c4a9b094930d8a2ae259a.html#ga45dfff9d309c4a9b094930d8a2ae259a"> 6499</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CRRIF                      ((uint32_t)0x00000008)              </span></div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LIPCR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160; </div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define LTDC_LIPCR_LIPOS                    ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_CPSR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160; </div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define LTDC_CPSR_CYPOS                     ((uint32_t)0x0000FFFF)              </span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5688f0180e7bacd368194e582eea441d.html#ga5688f0180e7bacd368194e582eea441d"> 6508</a></span>&#160;<span class="preprocessor">#define LTDC_CPSR_CXPOS                     ((uint32_t)0xFFFF0000)              </span></div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_CDSR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160; </div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define LTDC_CDSR_VDES                      ((uint32_t)0x00000001)              </span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e4c498e3baf6490c83ae67b7859b1ce.html#ga5e4c498e3baf6490c83ae67b7859b1ce"> 6513</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_HDES                      ((uint32_t)0x00000002)              </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea3bfe7426e5ee59e4a136f408a09716.html#gaea3bfe7426e5ee59e4a136f408a09716"> 6514</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_VSYNCS                    ((uint32_t)0x00000004)              </span></div>
<div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1cb94c249cec7aaa63803eb9e4d56863.html#ga1cb94c249cec7aaa63803eb9e4d56863"> 6515</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_HSYNCS                    ((uint32_t)0x00000008)              </span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160; </div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define LTDC_LxCR_LEN                       ((uint32_t)0x00000001)              </span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab4137ed7793f1e0399d2d4184f73eceb.html#gab4137ed7793f1e0399d2d4184f73eceb"> 6520</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_COLKEN                    ((uint32_t)0x00000002)              </span></div>
<div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga20578c97851c63d3c356bd3452e447f3.html#ga20578c97851c63d3c356bd3452e447f3"> 6521</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_CLUTEN                    ((uint32_t)0x00000010)              </span></div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxWHPCR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160; </div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define LTDC_LxWHPCR_WHSTPOS                ((uint32_t)0x00000FFF)              </span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b9b7b4e2f5f9ea9d3ee20186d13623e.html#ga6b9b7b4e2f5f9ea9d3ee20186d13623e"> 6526</a></span>&#160;<span class="preprocessor">#define LTDC_LxWHPCR_WHSPPOS                ((uint32_t)0xFFFF0000)              </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxWVPCR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160; </div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define LTDC_LxWVPCR_WVSTPOS                ((uint32_t)0x00000FFF)              </span></div>
<div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa83711c9cfc27570784e119b69f5acd2.html#gaa83711c9cfc27570784e119b69f5acd2"> 6531</a></span>&#160;<span class="preprocessor">#define LTDC_LxWVPCR_WVSPPOS                ((uint32_t)0xFFFF0000)              </span></div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCKCR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160; </div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKBLUE                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fec067b174a76fcf8ee14b86addc7fa.html#ga8fec067b174a76fcf8ee14b86addc7fa"> 6536</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKGREEN                 ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga979f0d91c15471854b39dced9923631a.html#ga979f0d91c15471854b39dced9923631a"> 6537</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKRED                   ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxPFCR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160; </div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define LTDC_LxPFCR_PF                      ((uint32_t)0x00000007)              </span></div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCACR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160; </div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define LTDC_LxCACR_CONSTA                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxDCCR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160; </div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCBLUE                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91f017addde6d63278ed0872f95e9978.html#ga91f017addde6d63278ed0872f95e9978"> 6550</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCGREEN                 ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabab49201f0db066d5578b6a5e9cd3753.html#gabab49201f0db066d5578b6a5e9cd3753"> 6551</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCRED                   ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga87bd39aae738ca9d3003a1fdb1805267.html#ga87bd39aae738ca9d3003a1fdb1805267"> 6552</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCALPHA                 ((uint32_t)0xFF000000)              </span></div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxBFCR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160; </div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define LTDC_LxBFCR_BF2                     ((uint32_t)0x00000007)              </span></div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad28cd200b3c7cb36eeccff2c56fdd649.html#gad28cd200b3c7cb36eeccff2c56fdd649"> 6557</a></span>&#160;<span class="preprocessor">#define LTDC_LxBFCR_BF1                     ((uint32_t)0x00000700)              </span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBAR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160; </div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define LTDC_LxCFBAR_CFBADD                 ((uint32_t)0xFFFFFFFF)              </span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBLR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160; </div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define LTDC_LxCFBLR_CFBLL                  ((uint32_t)0x00001FFF)              </span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga010df13cba684fbf65e8d4e0200bc8b8.html#ga010df13cba684fbf65e8d4e0200bc8b8"> 6566</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLR_CFBP                   ((uint32_t)0x1FFF0000)              </span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBLNR register  *************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160; </div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define LTDC_LxCFBLNR_CFBLNBR               ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCLUTWR register  *************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160; </div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_BLUE                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae00786e8173c10ab75d240557a384590.html#gae00786e8173c10ab75d240557a384590"> 6575</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_GREEN                 ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad69ebaef3fa5e207583c452383902745.html#gad69ebaef3fa5e207583c452383902745"> 6576</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_RED                   ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga94a21e31959c31fcf180c38bb6090043.html#ga94a21e31959c31fcf180c38bb6090043"> 6577</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_CLUTADD               ((uint32_t)0xFF000000)              </span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001)     </span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 6586</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002)     </span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8c8075e98772470804c9e3fe74984115.html#ga8c8075e98772470804c9e3fe74984115"> 6587</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004)     </span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3928de64f633b84770b1cfecea702fa7.html#ga3928de64f633b84770b1cfecea702fa7"> 6588</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008)     </span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab44484cacc35c80cf82eb011d6cbe13a.html#gab44484cacc35c80cf82eb011d6cbe13a"> 6589</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010)     </span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0)     </span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac73c24d43953c7598e42acdd4c4e7435.html#gac73c24d43953c7598e42acdd4c4e7435"> 6592</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020)     </span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacef447510818c468c202e3b4991ea08e.html#gacef447510818c468c202e3b4991ea08e"> 6593</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040)     </span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafcd19d78943514a2f695a39b45594623.html#gafcd19d78943514a2f695a39b45594623"> 6594</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080)     </span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a8986ee557f443d4a8eebf68026bd52.html#ga1a8986ee557f443d4a8eebf68026bd52"> 6597</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint32_t)0x00000000)     </span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb6b904b20d7e4fff958c75748861216.html#gacb6b904b20d7e4fff958c75748861216"> 6598</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint32_t)0x00000020)     </span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15b71263f73f0c4e53ca91fc8d096818.html#ga15b71263f73f0c4e53ca91fc8d096818"> 6599</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint32_t)0x00000040)     </span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ea128abc2fc4252b53d09ca2850e69e.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 6600</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint32_t)0x00000060)     </span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c1782980a2fb12de80058729a74f174.html#ga9c1782980a2fb12de80058729a74f174"> 6601</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint32_t)0x00000080)     </span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0fe79f097ea6c30a4ccf69ed3e177f85.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 6602</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint32_t)0x000000A0)     </span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga326781d09a07b4d215424fbbae11b7b2.html#ga326781d09a07b4d215424fbbae11b7b2"> 6603</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint32_t)0x000000C0)     </span></div>
<div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 6604</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint32_t)0x000000E0)     </span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100)     </span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf5c65ab845794ef48f09faa2ee44f718.html#gaf5c65ab845794ef48f09faa2ee44f718"> 6607</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FPDS                         ((uint32_t)0x00000200)     </span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc01f8b6d4bd0294f745fde6d8e57002.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 6608</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPUDS                        ((uint32_t)0x00000400)     </span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac1c7718e2c1a57985f79776683bb5464.html#gac1c7718e2c1a57985f79776683bb5464"> 6609</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRUDS                        ((uint32_t)0x00000800)     </span></div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define  PWR_CR_ADCDC1                       ((uint32_t)0x00002000)     </span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define  PWR_CR_VOS                          ((uint32_t)0x0000C000)     </span></div>
<div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccc33f1ba4e374e116ffa50f3a503030.html#gaccc33f1ba4e374e116ffa50f3a503030"> 6614</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint32_t)0x00004000)     </span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27b4e08a8936aa9828c5d683fde2fb59.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 6615</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint32_t)0x00008000)     </span></div>
<div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define  PWR_CR_ODEN                         ((uint32_t)0x00010000)     </span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbb849c6c4908d6f08f4fdc28d702522.html#gadbb849c6c4908d6f08f4fdc28d702522"> 6618</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ODSWEN                       ((uint32_t)0x00020000)     </span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1e865d13e084ed53bded37c3cdea173.html#gaf1e865d13e084ed53bded37c3cdea173"> 6619</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN                         ((uint32_t)0x000C0000)     </span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga150acdf90bcc4c040af0d1f5e1055f4a.html#ga150acdf90bcc4c040af0d1f5e1055f4a"> 6620</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN_0                       ((uint32_t)0x00040000)     </span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9c44f47475e9bf0bd6feae67b1cb12b.html#gac9c44f47475e9bf0bd6feae67b1cb12b"> 6621</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN_1                       ((uint32_t)0x00080000)     </span></div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160; </div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001)     </span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9465bb7ad9ca936688344e2a077539e6.html#ga9465bb7ad9ca936688344e2a077539e6"> 6628</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002)     </span></div>
<div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab4fd42f153660593cad6f4fe22ff76bb.html#gab4fd42f153660593cad6f4fe22ff76bb"> 6629</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004)     </span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3535ce181895cc00afeb28dcac68d04c.html#ga3535ce181895cc00afeb28dcac68d04c"> 6630</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRR                         ((uint32_t)0x00000008)     </span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga939410de980c5bc297ff04bcf30875cc.html#ga939410de980c5bc297ff04bcf30875cc"> 6631</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint32_t)0x00000100)     </span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ac8c15a08bbee754ea720b0d4a4f580.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 6632</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRE                         ((uint32_t)0x00000200)     </span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f99becaceb185431dbf46fb22718d0a.html#ga0f99becaceb185431dbf46fb22718d0a"> 6633</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VOSRDY                      ((uint32_t)0x00004000)     </span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4126ed19cce54a5411ff8dd440171695.html#ga4126ed19cce54a5411ff8dd440171695"> 6634</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_ODRDY                       ((uint32_t)0x00010000)     </span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae35dfabd53bc335d95d330442cdfac6d.html#gae35dfabd53bc335d95d330442cdfac6d"> 6635</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_ODSWRDY                     ((uint32_t)0x00020000)     </span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb55eb15d71248b59e36a158039f9b54.html#gabb55eb15d71248b59e36a158039f9b54"> 6636</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_UDSWRDY                     ((uint32_t)0x000C0000)     </span></div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160; </div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160; </div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_0                    ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaab999bbbc1d365d0100d34eaa9f426eb.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 6652</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_1                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga569d6a29d774e0f125b0c2b3671fae3c.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 6653</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_2                    ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga10d80d64137e36f5183f6aa7002de6f5.html#ga10d80d64137e36f5183f6aa7002de6f5"> 6654</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_3                    ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe20245d2d971238dba9ee371a299ba9.html#gafe20245d2d971238dba9ee371a299ba9"> 6655</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_4                    ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7daa7754e54d65916ddc54f37274d3a.html#gad7daa7754e54d65916ddc54f37274d3a"> 6659</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga78054087161dee567cadbb4b4b96fb08.html#ga78054087161dee567cadbb4b4b96fb08"> 6660</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0c4bac85beb7de5916897f88150dc3f.html#gab0c4bac85beb7de5916897f88150dc3f"> 6661</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 6662</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_4                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf26eb00e1872a3754f200a3c32019e50.html#gaf26eb00e1872a3754f200a3c32019e50"> 6663</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_5                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 6664</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_6                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaee2d6b30ee4bf41d2b171adf273a6ee7.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 6665</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_7                     ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define  RCC_CR_PLLI2SON                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define  RCC_CR_PLLI2SRDY                    ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#define  RCC_CR_PLLSAION                     ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define  RCC_CR_PLLSAIRDY                    ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160; </div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM                    ((uint32_t)0x0000003F)</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_2                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_3                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_4                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_5                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160; </div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN                     ((uint32_t)0x00007FC0)</span></div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_0                   ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_1                   ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_2                   ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_3                   ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_4                   ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_5                   ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_6                   ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_7                   ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_8                   ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160; </div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160; </div>
<div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSE              ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSI              ((uint32_t)0x00000000)</span></div>
<div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160; </div>
<div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ                    ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_0                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_1                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_2                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_3                  ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160; </div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0eea5e5f7743a7e8995b8beeb18355c1.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 6715</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99f08d86fd41824058a7fdf817f7e2fd.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 6716</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbac8bae4f0808b3c3a5185aa10081fb.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 6719</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb563f217242d969f4355d0818fde705.html#gafb563f217242d969f4355d0818fde705"> 6720</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga87389cacb2eaf53730da13a2a33cd487.html#ga87389cacb2eaf53730da13a2a33cd487"> 6723</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9.html#ga15bf2269500dc97e137315f44aa015c9"> 6724</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1eae59112c51def51979e31e8695b39f.html#ga1eae59112c51def51979e31e8695b39f"> 6725</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6764639cf221e1ebc0b5448dcaed590a.html#ga6764639cf221e1ebc0b5448dcaed590a"> 6728</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae09a0202f441c1a43e69c62331d50a08.html#gae09a0202f441c1a43e69c62331d50a08"> 6729</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c67e2279804a83ef24438267d9d4a6c.html#ga2c67e2279804a83ef24438267d9d4a6c"> 6732</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea.html#gafe10e66938644ee8054a2426ff23efea"> 6733</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88ece6ca270b3ecf6f63bf20893bc172.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 6734</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbdd3a02814178ba02b8ebbaccd91599.html#gacbdd3a02814178ba02b8ebbaccd91599"> 6735</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadac734bddb507eed4a62a0af4cef74a3.html#gadac734bddb507eed4a62a0af4cef74a3"> 6736</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b7d7f29b09a49c31404fc0d44645c84.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 6739</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9eeb5e38e53e79b08a4ac438497ebea.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 6740</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaffe860867ae4b1b6d28473ded1546d91.html#gaffe860867ae4b1b6d28473ded1546d91"> 6741</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca71d6b42bdb83b5ff5320578869a058.html#gaca71d6b42bdb83b5ff5320578869a058"> 6742</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3806da4f1afc9e5be0fca001c8c57815.html#ga3806da4f1afc9e5be0fca001c8c57815"> 6743</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1caeba8dc2b4c0bb11be600e983e3370.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 6744</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga280da821f0da1bec1f4c0e132ddf8eab.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 6745</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga089930cedd5b2cb201e717438f29d25b.html#ga089930cedd5b2cb201e717438f29d25b"> 6746</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5088dcbaefc55d4b6693e9b1e595ed0.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 6749</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00001C00)        </span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga50b2423a5fea74a47b9eb8ab51869412.html#ga50b2423a5fea74a47b9eb8ab51869412"> 6750</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d37c20686faa340a77021117f5908b7.html#ga2d37c20686faa340a77021117f5908b7"> 6751</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad41049f8a28fdced6bb4d9267845ffa2.html#gad41049f8a28fdced6bb4d9267845ffa2"> 6752</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8f6562bb2ecf65055a2f42cbb48ef11.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 6755</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf832ad6844c907d9bb37c1536defcb0d.html#gaf832ad6844c907d9bb37c1536defcb0d"> 6756</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00001400)        </span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e340725f46e9462d9b02a079b9fa8ae.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 6757</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00001800)        </span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ddd6d657837e1971bb86e3bf1c15e72.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 6758</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00001C00)        </span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c38ba326bde7c7a18c4f7f2aacf823f.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 6761</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x0000E000)        </span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad61bd4f9f345ba41806813b0bfff1311.html#gad61bd4f9f345ba41806813b0bfff1311"> 6762</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga82ca63155494ed59eb5e34bec1e5f4e9.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 6763</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdb19c9e76fe8e8a7c991714c92e937f.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 6764</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga247aebf1999a38ea07785558d277bb1a.html#ga247aebf1999a38ea07785558d277bb1a"> 6767</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99d9c91eaad122460d324a71cc939d1b.html#ga99d9c91eaad122460d324a71cc939d1b"> 6768</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x0000A000)        </span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4340fc3fc52eca36eb302959fbecb715.html#ga4340fc3fc52eca36eb302959fbecb715"> 6769</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x0000C000)        </span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga412b382a1134e0ee5614e0f4bcf97552.html#ga412b382a1134e0ee5614e0f4bcf97552"> 6770</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x0000E000)        </span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaece3ee58d4138f7452733bfa1ad37eb9.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 6773</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE                     ((uint32_t)0x001F0000)</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_0                   ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_1                   ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_2                   ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_3                   ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_4                   ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160; </div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga02b93e5154259a1a201bbb9c9b903c0a.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 6781</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1                       ((uint32_t)0x00600000)</span></div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_0                     ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_1                     ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160; </div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define  RCC_CFGR_I2SSRC                     ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160; </div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE                    ((uint32_t)0x07000000)</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_0                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_1                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_2                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160; </div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE                    ((uint32_t)0x38000000)</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_0                  ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_1                  ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_2                  ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160; </div>
<div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2                       ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_0                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_1                     ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160; </div>
<div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div>
<div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYF                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYF                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYIE                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYIE                 ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYC                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYC                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160; </div>
<div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOARST               ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOBRST               ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOCRST               ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIODRST               ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOERST               ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOFRST               ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOGRST               ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOHRST               ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOIRST               ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOJRST               ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOKRST               ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_CRCRST                 ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA1RST                ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2RST                ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2DRST               ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_ETHMACRST              ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="comment">/* CHIBIOS FIX */</span></div>
<div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment">//#define  RCC_AHB1RSTR_OTGHRST                ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_OTGHSRST                ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160; </div>
<div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_DCMIRST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_CRYPRST                ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_HASHRST                ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160; <span class="comment">/* maintained for legacy purpose */</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor"> #define  RCC_AHB2RSTR_HSAHRST                RCC_AHB2RSTR_HASHRST</span></div>
<div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_RNGRST                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_OTGFSRST               ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160; </div>
<div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div>
<div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx)</span></div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_FSMCRST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160; </div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_FMCRST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div>
<div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C3RST                ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN2RST                ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART7RST               ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART8RST               ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160; </div>
<div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST                ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART6RST              ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADCRST                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SDIORST                ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI4RST                ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM10RST               ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI5RST                ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI6RST                ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SAI1RST                ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_LTDCRST                ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160; </div>
<div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">/* Old SPI1RST bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160; </div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOAEN                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOBEN                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOCEN                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIODEN                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOEEN                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOFEN                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOGEN                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOHEN                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOIEN                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOJEN                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOKEN                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CRCEN                   ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_BKPSRAMEN               ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CCMDATARAMEN            ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA1EN                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2EN                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2DEN                 ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACEN                ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACTXEN              ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACRXEN              ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACPTPEN             ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_OTGHSEN                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_OTGHSULPIEN             ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160; </div>
<div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_DCMIEN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_CRYPEN                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_HASHEN                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_RNGEN                   ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_OTGFSEN                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160; </div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160; </div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx)</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_FSMCEN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160; </div>
<div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_FMCEN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160; </div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM12EN                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM13EN                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM14EN                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C3EN                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN2EN                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART7EN                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART8EN                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160; </div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART6EN                ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                  ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SDIOEN                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI4EN                  ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM10EN                 ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI5EN                  ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI6EN                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SAI1EN                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_LTDCEN                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160; </div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOALPEN             ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOBLPEN             ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOCLPEN             ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIODLPEN             ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOELPEN             ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOFLPEN             ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOGLPEN             ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOHLPEN             ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOILPEN             ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOJLPEN             ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOKLPEN             ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_CRCLPEN               ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_FLITFLPEN             ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM1LPEN             ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM2LPEN             ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_BKPSRAMLPEN           ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM3LPEN             ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA1LPEN              ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2LPEN              ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2DLPEN             ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACLPEN            ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACTXLPEN          ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACRXLPEN          ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACPTPLPEN         ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSLPEN             ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSULPILPEN         ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160; </div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_DCMILPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_CRYPLPEN              ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_HASHLPEN              ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_RNGLPEN               ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_OTGFSLPEN             ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160; </div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx)</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_FSMCLPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160; </div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_FMCLPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160; </div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM2LPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM3LPEN              ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM4LPEN              ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM7LPEN              ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM12LPEN             ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM13LPEN             ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM14LPEN             ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI3LPEN              ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART3LPEN            ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART4LPEN             ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART5LPEN             ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C3LPEN              ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CAN1LPEN              ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CAN2LPEN              ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART7LPEN             ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART8LPEN             ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160; </div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM1LPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM8LPEN              ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART6LPEN            ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC2PEN               ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC3LPEN              ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SDIOLPEN              ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI4LPEN              ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM10LPEN             ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI5LPEN              ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI6LPEN              ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SAI1LPEN              ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_LTDCLPEN              ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160; </div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160; </div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                    ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160; </div>
<div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160; </div>
<div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define  RCC_CSR_BORRSTF                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define  RCC_CSR_PADRSTF                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define  RCC_CSR_WDGRSTF                     ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160; </div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define  RCC_SSCGR_MODPER                    ((uint32_t)0x00001FFF)</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define  RCC_SSCGR_INCSTEP                   ((uint32_t)0x0FFFE000)</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SPREADSEL                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SSCGEN                    ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160; </div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN              ((uint32_t)0x00007FC0)</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ              ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR              ((uint32_t)0x70000000)</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160; </div>
<div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLSAICFGR register  ************/</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLI2SN              ((uint32_t)0x00007FC0)</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLI2SQ              ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLI2SR              ((uint32_t)0x70000000)</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160; </div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVQ              ((uint32_t)0x0000001F)</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVQ              ((uint32_t)0x00001F00)</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVR              ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC                ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC                ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_TIMPRE                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160; </div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160; </div>
<div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define RNG_CR_IE                            ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160; </div>
<div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define RNG_SR_DRDY                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define RNG_SR_CECS                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define RNG_SR_SECS                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define RNG_SR_CEIS                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define RNG_SR_SEIS                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160; </div>
<div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160; </div>
<div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span></div>
<div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160; </div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007)</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160; </div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160; </div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00001FFF)</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160; </div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160; </div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001F)</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160; </div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160; </div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160; </div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160; </div>
<div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160; </div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160; </div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160; </div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span></div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160; </div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160; </div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FF)</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160; </div>
<div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL                    ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPINSEL                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span></div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160; </div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160; </div>
<div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160; </div>
<div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160; </div>
<div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160; </div>
<div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160; </div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160; </div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160; </div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160; </div>
<div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160; </div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160; </div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160; </div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160; </div>
<div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160; </div>
<div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160; </div>
<div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160; </div>
<div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div>
<div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160; </div>
<div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160; </div>
<div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160; </div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160; </div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160; </div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div>
<div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160; </div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div>
<div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160; </div>
<div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="comment">/*                          Serial Audio Interface                            */</span></div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN                  ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc29912477e15bf48a732a8a3b55ae81.html#gabc29912477e15bf48a732a8a3b55ae81"> 7541</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1d53daedcc93ebd30f9c358955cd3362.html#ga1d53daedcc93ebd30f9c358955cd3362"> 7542</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT                 ((uint32_t)0x00000030)        </span></div>
<div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0b9aa1a30108cdfe3088c4cacaeb27e.html#gab0b9aa1a30108cdfe3088c4cacaeb27e"> 7545</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT_0               ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e3a859999059ec321655a71ff53440f.html#ga4e3a859999059ec321655a71ff53440f"> 7546</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT_1               ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE                    ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51af4b787c1e5e049f3bb22b82902866.html#ga51af4b787c1e5e049f3bb22b82902866"> 7550</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga24269e60d3836bf6524a8e56b2f8bba1.html#ga24269e60d3836bf6524a8e56b2f8bba1"> 7551</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG                  ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaf8432db16a815678078cb1ffbd31a6f.html#gaaf8432db16a815678078cb1ffbd31a6f"> 7554</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG_0                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7d920226316389ecf03b9854ddf9755.html#gaa7d920226316389ecf03b9854ddf9755"> 7555</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG_1                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS                      ((uint32_t)0x000000E0)        </span></div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c1204482a8c5427bffe720848696097.html#ga7c1204482a8c5427bffe720848696097"> 7558</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_0                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb5dd23287a176f80d241f0dfb8fcc7d.html#gabb5dd23287a176f80d241f0dfb8fcc7d"> 7559</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_1                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4148a11a2d9ac1a97da766bd585e5c8a.html#ga4148a11a2d9ac1a97da766bd585e5c8a"> 7560</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_2                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define  SAI_xCR1_LSBFIRST                ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga86dbec701e43531946ca96792b63e5ff.html#ga86dbec701e43531946ca96792b63e5ff"> 7563</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_CKSTR                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN                  ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0179f00f5bd962763b6425d930d449db.html#ga0179f00f5bd962763b6425d930d449db"> 7566</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN_0                ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab62d1d3571fbfe85bdaa913b2911856e.html#gab62d1d3571fbfe85bdaa913b2911856e"> 7567</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN_1                ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define  SAI_xCR1_MONO                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37f2b989e1a54b2c4393cd222e54f4d2.html#ga37f2b989e1a54b2c4393cd222e54f4d2"> 7570</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_OUTDRIV                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3c79a642d52f20f97ab575f655b1ddea.html#ga3c79a642d52f20f97ab575f655b1ddea"> 7571</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SAIEN                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7916f81ebe07b5109b0ca405d41eb95b.html#ga7916f81ebe07b5109b0ca405d41eb95b"> 7572</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DMAEN                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaed9d19f7ddcdf86b0db1843a1b0d6cd.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd"> 7573</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_NODIV                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV                  ((uint32_t)0x00780000)        </span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47d3161434e2c4613f37ebe676735aaf.html#ga47d3161434e2c4613f37ebe676735aaf"> 7576</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_0                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga485a62dda2c1af628ead9fd7db830c69.html#ga485a62dda2c1af628ead9fd7db830c69"> 7577</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_1                ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa253fffbd9bb4a514266afd305016485.html#gaa253fffbd9bb4a514266afd305016485"> 7578</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_2                ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95fa7d8a7306afaacd841374f5baa3e9.html#ga95fa7d8a7306afaacd841374f5baa3e9"> 7579</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_3                ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH                     ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga713102e56f4bb8c7c942662c82d04463.html#ga713102e56f4bb8c7c942662c82d04463"> 7583</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa71082a8712881f93ee19875609c699a.html#gaa71082a8712881f93ee19875609c699a"> 7584</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define  SAI_xCR2_FFLUSH                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2baa86fa37d7709b06a04664a52be0a1.html#ga2baa86fa37d7709b06a04664a52be0a1"> 7587</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_TRIS                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb67ecd983af1e4f8c9a5935c013752d.html#gabb67ecd983af1e4f8c9a5935c013752d"> 7588</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTE                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga000d56139b0c8d823a8000c8c210b247.html#ga000d56139b0c8d823a8000c8c210b247"> 7589</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTEVAL                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT                  ((uint32_t)0x00001F80)       </span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafeea35e023c198d82d24fa64ab3081d9.html#gafeea35e023c198d82d24fa64ab3081d9"> 7592</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_0               ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga738aaa45d7140ea8adb69990c6b73f11.html#ga738aaa45d7140ea8adb69990c6b73f11"> 7593</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_1               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8646398473c7b5d42ae6172796848562.html#ga8646398473c7b5d42ae6172796848562"> 7594</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_2               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga008e089b87f5e7a0a63c565e1f59c206.html#ga008e089b87f5e7a0a63c565e1f59c206"> 7595</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_3               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1271dbdafa65f001779fedc9c9320166.html#ga1271dbdafa65f001779fedc9c9320166"> 7596</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_4               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga64fa52897b581b1d2f36a23027f74770.html#ga64fa52897b581b1d2f36a23027f74770"> 7597</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_5               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor">#define  SAI_xCR2_CPL                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP                    ((uint32_t)0x0000C000)        </span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf8732274be296455ea01ac0b95232c4d.html#gaf8732274be296455ea01ac0b95232c4d"> 7602</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP_0                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e73ed73e3404aa41ae0edad8af036f8.html#ga4e73ed73e3404aa41ae0edad8af036f8"> 7603</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP_1                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7145cd48fe5f1135082db1dd5bab5697.html#ga7145cd48fe5f1135082db1dd5bab5697"> 7607</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabeeb587d1dd769e9dba21d96c15b0a5d.html#gabeeb587d1dd769e9dba21d96c15b0a5d"> 7608</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0c5bdfa2777ca5890798d7aaf7067b9.html#gad0c5bdfa2777ca5890798d7aaf7067b9"> 7609</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8e705e32fff1ba410938636af8b5bc38.html#ga8e705e32fff1ba410938636af8b5bc38"> 7610</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad568d991beac0d0f1970ec66731c974b.html#gad568d991beac0d0f1970ec66731c974b"> 7611</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_4                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c72db15f0f18329f497d1809be47298.html#ga1c72db15f0f18329f497d1809be47298"> 7612</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_5                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4ef47f5def6ac6f7e18c52349e427a0a.html#ga4ef47f5def6ac6f7e18c52349e427a0a"> 7613</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_6                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37e4b5d4429a6b6558bf92565a16de6a.html#ga37e4b5d4429a6b6558bf92565a16de6a"> 7614</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_7                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL                  ((uint32_t)0x00007F00)        </span></div>
<div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5da4d6d92e108bac869ca37a1d9510c.html#gad5da4d6d92e108bac869ca37a1d9510c"> 7617</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_0                ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a6c7e235ee451ed574092b0ceb974e1.html#ga8a6c7e235ee451ed574092b0ceb974e1"> 7618</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_1                ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a74c00e149382365fa40c1fe4535794.html#ga3a74c00e149382365fa40c1fe4535794"> 7619</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_2                ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3a7f33c72264a5adeb95cb02e413601.html#gad3a7f33c72264a5adeb95cb02e413601"> 7620</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_3                ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12a31862f1e9c31bf35e35eea8920f38.html#ga12a31862f1e9c31bf35e35eea8920f38"> 7621</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_4                ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2dcbbf60f36e99c371327f02a9d151ae.html#ga2dcbbf60f36e99c371327f02a9d151ae"> 7622</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_5                ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga520f01c1d1fa3f61c3b1acb5864cd6aa.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa"> 7623</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_6                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSDEF                  ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b9e1700cf196e3dec87c1362023ca29.html#ga7b9e1700cf196e3dec87c1362023ca29"> 7626</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSPO                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25a91a67abdf0da4d675611ec50a06d0.html#ga25a91a67abdf0da4d675611ec50a06d0"> 7627</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSOFF                  ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF                 ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7765ebf87061237afaa5995af169e52.html#gae7765ebf87061237afaa5995af169e52"> 7631</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_0               ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b408483c0ead128ebc644ae18f56640.html#ga7b408483c0ead128ebc644ae18f56640"> 7632</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_1               ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bccac768ad131f506077eb62bae5735.html#ga0bccac768ad131f506077eb62bae5735"> 7633</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_2               ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3bd460f33d3668f3ff845d5bcdb09d1a.html#ga3bd460f33d3668f3ff845d5bcdb09d1a"> 7634</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_3               ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49d37e327ea19b508974044944370f67.html#ga49d37e327ea19b508974044944370f67"> 7635</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_4               ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ                ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d5a75af6a1bddfb90900eb32a954b79.html#ga5d5a75af6a1bddfb90900eb32a954b79"> 7638</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_0              ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab43df0af67bd0155111e18bcecbdf7ad.html#gab43df0af67bd0155111e18bcecbdf7ad"> 7639</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_1              ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT                ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17cb9f8174d764be83e5317d3e1035d7.html#ga17cb9f8174d764be83e5317d3e1035d7"> 7642</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_0              ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6e4da866d6d37aa5bf683719627e987d.html#ga6e4da866d6d37aa5bf683719627e987d"> 7643</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_1              ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fa38bb50c74d9be58506d6254fcb9eb.html#ga6fa38bb50c74d9be58506d6254fcb9eb"> 7644</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_2              ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6583a05ab1fb085bd3a8efb549a66cd0.html#ga6583a05ab1fb085bd3a8efb549a66cd0"> 7645</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_3              ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTEN                ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define  SAI_xIMR_OVRUDRIE                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19cf98322a8a9297bf189674085a3c4d.html#ga19cf98322a8a9297bf189674085a3c4d"> 7651</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_MUTEDETIE               ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga86d1812361eb7081a60d575fbc1c664e.html#ga86d1812361eb7081a60d575fbc1c664e"> 7652</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_WCKCFGIE                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4bce2334c9381068661356c84b947507.html#ga4bce2334c9381068661356c84b947507"> 7653</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_FREQIE                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae0ddbd32ec7f069219827247614454f9.html#gae0ddbd32ec7f069219827247614454f9"> 7654</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_CNRDYIE                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16c51a8eacd28e521cf3da6d3a427a32.html#ga16c51a8eacd28e521cf3da6d3a427a32"> 7655</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_AFSDETIE                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5aef4af228a1ce820c6d83615aa5cd5c.html#ga5aef4af228a1ce820c6d83615aa5cd5c"> 7656</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_LFSDETIE                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define  SAI_xSR_OVRUDR                   ((uint32_t)0x00000001)         </span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac935e26343913d548d1fa4a1d53d37df.html#gac935e26343913d548d1fa4a1d53d37df"> 7660</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_MUTEDET                  ((uint32_t)0x00000002)         </span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga92f97a8a22c3301d76e3704fb70d1234.html#ga92f97a8a22c3301d76e3704fb70d1234"> 7661</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_WCKCFG                   ((uint32_t)0x00000004)         </span></div>
<div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac85199d384ead397bc7e5874b948e798.html#gac85199d384ead397bc7e5874b948e798"> 7662</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FREQ                     ((uint32_t)0x00000008)         </span></div>
<div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5530f57526edd6dc0d2774042f8f5cc.html#gab5530f57526edd6dc0d2774042f8f5cc"> 7663</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_CNRDY                    ((uint32_t)0x00000010)         </span></div>
<div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59176cbf38a7bf9913215ca9cc716da7.html#ga59176cbf38a7bf9913215ca9cc716da7"> 7664</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_AFSDET                   ((uint32_t)0x00000020)         </span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5acc2e10428061bed46dc98ae7aa7f31.html#ga5acc2e10428061bed46dc98ae7aa7f31"> 7665</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_LFSDET                   ((uint32_t)0x00000040)         </span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL                     ((uint32_t)0x00070000)         </span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59818375f1cff9c6f6f7236282786e05.html#ga59818375f1cff9c6f6f7236282786e05"> 7668</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_0                   ((uint32_t)0x00010000)         </span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga997ab54aae94ba235453fdfabd9d87ce.html#ga997ab54aae94ba235453fdfabd9d87ce"> 7669</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_1                   ((uint32_t)0x00020000)         </span></div>
<div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga506ef457d3e6a1b29c0d2d823574d30a.html#ga506ef457d3e6a1b29c0d2d823574d30a"> 7670</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_2                   ((uint32_t)0x00030000)         </span></div>
<div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_COVRUDR               ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2055a162a6d48320dd850efe26666986.html#ga2055a162a6d48320dd850efe26666986"> 7674</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CMUTEDET              ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fc93014165f8d5f1543f08ee91602b8.html#ga8fc93014165f8d5f1543f08ee91602b8"> 7675</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CWCKCFG               ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac253542238f77deb2ea84843653cb06b.html#gac253542238f77deb2ea84843653cb06b"> 7676</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CFREQ                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6594324f23f4ead6abc8fec3b94e4606.html#ga6594324f23f4ead6abc8fec3b94e4606"> 7677</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CCNRDY                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaef77e53ee176c9ba61416ca5503ac717.html#gaef77e53ee176c9ba61416ca5503ac717"> 7678</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CAFSDET               ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9dc76390a8daf386c8932b54957a6569.html#ga9dc76390a8daf386c8932b54957a6569"> 7679</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CLFSDET               ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define  SAI_xDR_DATA                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160; </div>
<div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf125c56eeb40163b617c9fb6329da67f.html#gaf125c56eeb40163b617c9fb6329da67f"> 7691</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa82b7689b02f54318d3f629d70b85098.html#gaa82b7689b02f54318d3f629d70b85098"> 7692</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga316271d0147b22c6267fc563d4c24424.html#ga316271d0147b22c6267fc563d4c24424"> 7696</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf27847573683f91dbfe387a2571b514f.html#gaf27847573683f91dbfe387a2571b514f"> 7697</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafbb618f32aef2970fd8b8b285f7b4118.html#gafbb618f32aef2970fd8b8b285f7b4118"> 7698</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9d57d7917c39bdc5309506e8c28b7d7.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 7701</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab532dbf366c3fb731488017b0a794151.html#gab532dbf366c3fb731488017b0a794151"> 7702</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad124bd76f6543497c90372e182ec48a2.html#gad124bd76f6543497c90372e182ec48a2"> 7705</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span></div>
<div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span></div>
<div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d617f0e08d697c3b263e6a79f417d0f.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 7714</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5797a389fecf611dccd483658b822fa.html#gae5797a389fecf611dccd483658b822fa"> 7715</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b037f34e297f38d56b14d46d008ef58.html#ga4b037f34e297f38d56b14d46d008ef58"> 7718</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4118c9200bae6732764f6c87a0962a9.html#gaf4118c9200bae6732764f6c87a0962a9"> 7719</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga982f3fd09ce7e31709e0628b1fae86b8.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 7720</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad560080c3e7ab5aeafe151dafcc64368.html#gad560080c3e7ab5aeafe151dafcc64368"> 7721</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga905b78ecf464857e6501ef5fd5e6ef1b.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 7722</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 7723</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span></div>
<div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span></div>
<div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 7751</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga801fe27f7175a308d56776db19776c93.html#ga801fe27f7175a308d56776db19776c93"> 7752</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa90cd50ae364b992ca8ccab319eb5513.html#gaa90cd50ae364b992ca8ccab319eb5513"> 7753</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span></div>
<div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga948072d8a6db53d0c377944523a4b15a.html#ga948072d8a6db53d0c377944523a4b15a"> 7756</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51e2cb99cf325bb32c8910204b1507db.html#ga51e2cb99cf325bb32c8910204b1507db"> 7757</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 7758</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93825036eceb86872e2ca179c63163ec.html#ga93825036eceb86872e2ca179c63163ec"> 7759</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe9600da3e751118d49ea14ce44e91b9.html#gafe9600da3e751118d49ea14ce44e91b9"> 7762</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f1b5b6a32ce712fbb3767090b1b045e.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 7763</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4bf721a25f656b3de6fa0b0fe32edb6a.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 7764</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span></div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad6dbe59c4bdd8b9a12b092cf84a9daef.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 7771</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga554d1f9986bf5c715dd6f27a6493ce31.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 7772</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 7773</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a2cad7ef3406a46ddba51f7ab5df94b.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 7774</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 7775</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad4b91289c9f6b773f928706ae8a5ddfc.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 7776</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga096f11117736a2252f1cd5c4cccdc6e6.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 7777</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa550641dc6aa942e1b524ad0e557a284.html#gaa550641dc6aa942e1b524ad0e557a284"> 7778</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe7e354a903b957943cf5b6bed4cdf6b.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 7779</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a9ef8e72604e9997da23601a2dd84a4.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 7780</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 7781</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99ccdac7a223635ee5b38a4bae8f30cc.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 7782</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga908feb4957f48390bc2fc0bde47ac784.html#ga908feb4957f48390bc2fc0bde47ac784"> 7783</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaad2f52b50765fa449dcfabc39b099796.html#gaad2f52b50765fa449dcfabc39b099796"> 7784</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga62b9e38be5956dde69049154facc62fd.html#ga62b9e38be5956dde69049154facc62fd"> 7785</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7916c47ee972376a0eaee584133ca36d.html#ga7916c47ee972376a0eaee584133ca36d"> 7786</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1497b46f9a906001dabb7d7604f6c05.html#gae1497b46f9a906001dabb7d7604f6c05"> 7787</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga85f46f873ca5fe91a1e8206d157b9446.html#ga85f46f873ca5fe91a1e8206d157b9446"> 7788</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4624f95c5224c631f99571b5454acd86.html#ga4624f95c5224c631f99571b5454acd86"> 7789</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga44bf9f7321d65a3effd2df469a58a464.html#ga44bf9f7321d65a3effd2df469a58a464"> 7790</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19b374518e813f7a1ac4aec3b24b7517.html#ga19b374518e813f7a1ac4aec3b24b7517"> 7791</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadcad9b8c0e3ccba1aa389d7713db6803.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 7792</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5df3c10c37285faedb2d853aea4e63dc.html#ga5df3c10c37285faedb2d853aea4e63dc"> 7793</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga44708c45f675cf065f1c7fc9311d6e43.html#ga44708c45f675cf065f1c7fc9311d6e43"> 7797</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2cb6cde5f88a5d2b635a830dd401c4e0.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 7798</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac4d128bee8a97ae9971d42f844d2e297.html#gac4d128bee8a97ae9971d42f844d2e297"> 7799</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadcb64d3d07a5841ee9f18ff6bc75350b.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 7800</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9628d77973f35d628924172831b029f8.html#ga9628d77973f35d628924172831b029f8"> 7801</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2513d040c7695b152b0b423ad6f5c81e.html#ga2513d040c7695b152b0b423ad6f5c81e"> 7802</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fb5c67aef48d5ee27b60107d938a58f.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 7803</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa27fe45ef7461caf704186630b26a196.html#gaa27fe45ef7461caf704186630b26a196"> 7804</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga527e1f9cd295845d5be9975cf26bae7e.html#ga527e1f9cd295845d5be9975cf26bae7e"> 7805</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae614b5ab8a8aecbc3c1ce74645cdc28c.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 7806</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadc5518c07e39dc1f91603737d1a7180b.html#gadc5518c07e39dc1f91603737d1a7180b"> 7807</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2990db729fb017dfd659dc6cf8823761.html#ga2990db729fb017dfd659dc6cf8823761"> 7808</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e24d12a6c9af91337cb391d3ba698f3.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 7812</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e2e106a1f7792f054c6cc1f60906a09.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 7813</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23f5a8c06e289522af0a679b08bdb014.html#ga23f5a8c06e289522af0a679b08bdb014"> 7814</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b4cc63338fe72abd76e5b399c47379b.html#ga7b4cc63338fe72abd76e5b399c47379b"> 7815</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e02e525dc6ca1bb294b174e7391753d.html#ga1e02e525dc6ca1bb294b174e7391753d"> 7816</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39f494cf2a6af6ced9eaeac751ea81e4.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 7817</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 7818</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d541aea02974c03bd8a8426125c35ff.html#ga0d541aea02974c03bd8a8426125c35ff"> 7819</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae6398bd3e8312eea3b986ab59b80b466.html#gae6398bd3e8312eea3b986ab59b80b466"> 7820</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4194bed51eb4a951a58a5d4062ba978f.html#ga4194bed51eb4a951a58a5d4062ba978f"> 7821</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga947e5da36c9eeca0b48f3356067dff00.html#ga947e5da36c9eeca0b48f3356067dff00"> 7822</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad63b504f02ea0b1e5ec48962799fde88.html#gad63b504f02ea0b1e5ec48962799fde88"> 7823</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9bbfbc3f69ab77171eb1a0058783b1e0.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 7824</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9768c39a5d9d3c5519eb522c62a75eae.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 7825</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad9cf28de8489fee023ea353df0e13fa7.html#gad9cf28de8489fee023ea353df0e13fa7"> 7826</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga04d50028fc671494508aecb04e727102.html#ga04d50028fc671494508aecb04e727102"> 7827</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga03a602b975ce16ef03083947aded0172.html#ga03a602b975ce16ef03083947aded0172"> 7828</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf18c4bdf8fa4ee85596a89de00158fbb.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 7829</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga11e1d67150fad62dc1ca7783f3a19372.html#ga11e1d67150fad62dc1ca7783f3a19372"> 7830</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbc23fa1c153a9e5216baeef7922e412.html#gadbc23fa1c153a9e5216baeef7922e412"> 7831</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a1988093a6df087ebb8ff41a51962da.html#ga9a1988093a6df087ebb8ff41a51962da"> 7832</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafa9da7d15902e6f94b79968a07250696.html#gafa9da7d15902e6f94b79968a07250696"> 7833</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad73b7c7d480d2d71613995cfecc59138.html#gad73b7c7d480d2d71613995cfecc59138"> 7834</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span></div>
<div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97602d8ded14bbd2c1deadaf308755a3.html#ga97602d8ded14bbd2c1deadaf308755a3"> 7849</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2616a10f5118cdc68fbdf0582481e124.html#ga2616a10f5118cdc68fbdf0582481e124"> 7850</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga261af22667719a32b3ce566c1e261936.html#ga261af22667719a32b3ce566c1e261936"> 7853</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa364b123cf797044094cc229330ce321.html#gaa364b123cf797044094cc229330ce321"> 7854</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45e93d18c8966964ed1926d5ca87ef46.html#ga45e93d18c8966964ed1926d5ca87ef46"> 7855</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac5a646d978d3b98eb7c6a5d95d75c3f9.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 7858</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab929e9d5ddbb66f229c501ab18d0e6e8.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 7859</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5f154374b58c0234f82ea326cb303a1e.html#ga5f154374b58c0234f82ea326cb303a1e"> 7860</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e236047e05106cf1ba7929766311382.html#ga0e236047e05106cf1ba7929766311382"> 7861</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ffecf774b84a8cdc11ab1f931791883.html#ga9ffecf774b84a8cdc11ab1f931791883"> 7862</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ffabea0de695a19198d906bf6a1d9fd.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 7863</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga57072f13c2e54c12186ae8c5fdecb250.html#ga57072f13c2e54c12186ae8c5fdecb250"> 7864</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9339b7c6466f09ad26c26b3bb81c51b.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 7865</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga378953916b7701bd49f063c0366b703f.html#ga378953916b7701bd49f063c0366b703f"> 7866</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf23c590d98279634af05550702a806da.html#gaf23c590d98279634af05550702a806da"> 7870</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3eee671793983a3bd669c9173b2ce210.html#ga3eee671793983a3bd669c9173b2ce210"> 7871</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae94612b95395eff626f5f3d7d28352dd.html#gae94612b95395eff626f5f3d7d28352dd"> 7872</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf18705567de7ab52a62e5ef3ba27418b.html#gaf18705567de7ab52a62e5ef3ba27418b"> 7873</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 7874</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span></div>
<div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40e14de547aa06864abcd4b0422d8b48.html#ga40e14de547aa06864abcd4b0422d8b48"> 7878</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 7879</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81bd052f0b2e819ddd6bb16c2292a2de.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 7880</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13d3292e963499c0e9a36869909229e6.html#ga13d3292e963499c0e9a36869909229e6"> 7881</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga69e543fa9584fd636032a3ee735f750b.html#ga69e543fa9584fd636032a3ee735f750b"> 7882</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabaa043349833dc7b8138969c64f63adf.html#gabaa043349833dc7b8138969c64f63adf"> 7883</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa8d902302c5eb81ce4a57029de281232.html#gaa8d902302c5eb81ce4a57029de281232"> 7884</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span></div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span></div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc12f9d2003ab169a3f68e9d809f84ae.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 7902</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa20ad624085d2e533eea3662cb03d8fa.html#gaa20ad624085d2e533eea3662cb03d8fa"> 7903</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span></div>
<div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a822a80be3a51524b42491248f8031f.html#ga7a822a80be3a51524b42491248f8031f"> 7908</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafeba0a45703463dfe05334364bdacbe8.html#gafeba0a45703463dfe05334364bdacbe8"> 7909</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf09fd11f6f97000266b30b015bf2cb68.html#gaf09fd11f6f97000266b30b015bf2cb68"> 7914</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga421c94680ee8a2583419e2b0c89e995e.html#ga421c94680ee8a2583419e2b0c89e995e"> 7915</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30d76c7552c91bbd5cbac70d9c56ebb3.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 7918</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga406ce88b2580a421f5b28bdbeb303543.html#ga406ce88b2580a421f5b28bdbeb303543"> 7922</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d6d4136a5ae12f9bd5940324282355a.html#ga3d6d4136a5ae12f9bd5940324282355a"> 7923</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span>  </div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000007) </span></div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3c05039ec67573c00da29f58b914f258.html#ga3c05039ec67573c00da29f58b914f258"> 7932</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001) </span></div>
<div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30d5f406535f94faea2e7f924d50201b.html#ga30d5f406535f94faea2e7f924d50201b"> 7933</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002) </span></div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5d76e8b4d801b35c31ef352b33407be.html#gab5d76e8b4d801b35c31ef352b33407be"> 7934</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        ((uint32_t)0x00000004) </span></div>
<div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_FB_MODE           ((uint32_t)0x00000100) </span></div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC           ((uint32_t)0x00000C00) </span></div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5fc9935984aa2d506eb568944cf4a45f.html#ga5fc9935984aa2d506eb568944cf4a45f"> 7939</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_0         ((uint32_t)0x00000400) </span></div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga276499965fb1684630220852279130a1.html#ga276499965fb1684630220852279130a1"> 7940</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_1         ((uint32_t)0x00000800) </span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADCxDC2              ((uint32_t)0x00070000) </span></div>
<div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae44bae7ffc1cdebd5efbefbf679881df.html#gae44bae7ffc1cdebd5efbefbf679881df"> 7945</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2              ((uint32_t)0x00010000) </span></div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga69d0997434d521e50c9e7339d268482e.html#ga69d0997434d521e50c9e7339d268482e"> 7946</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC2DC2              ((uint32_t)0x00020000) </span></div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae2da0bee4d174489ae10478531aee6ee.html#gae2da0bee4d174489ae10478531aee6ee"> 7947</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC3DC2              ((uint32_t)0x00040000) </span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_MII_RMII_SEL         ((uint32_t)0x00800000) </span></div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9d8ca35cdab213cb2400c49434de326.html#gae9d8ca35cdab213cb2400c49434de326"> 7950</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old MII_RMII_SEL bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_MII_RMII             SYSCFG_PMC_MII_RMII_SEL</span></div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160; </div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75b70d07448c3037234bc2abb8e3d884.html#ga75b70d07448c3037234bc2abb8e3d884"> 7955</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7fc84838c77f799cb7e57d6e97c6c16d.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 7956</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d0a0a6b8223777937d8c9012658d6cd.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 7957</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 7962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf43c9ef6b61e39655cbe969967c79a69.html#gaf43c9ef6b61e39655cbe969967c79a69"> 7963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga861a4d7b48ffd93997267baaad12fd51.html#ga861a4d7b48ffd93997267baaad12fd51"> 7964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint16_t)0x0003) </span></div>
<div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6439042c8cd14f99fe3813cff47c0ee.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 7965</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint16_t)0x0004) </span></div>
<div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb087e2ded8ac927ee9e1fc0234bfdef.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 7966</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint16_t)0x0005) </span></div>
<div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa897f1ac8311e57339eaf7813239eaf4.html#gaa897f1ac8311e57339eaf7813239eaf4"> 7967</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         ((uint16_t)0x0006) </span></div>
<div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga98b2d929e79e5cc2ee7961a75a0ab094.html#ga98b2d929e79e5cc2ee7961a75a0ab094"> 7968</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint16_t)0x0007) </span></div>
<div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga766d0bf3501e207b0baa066cf756688f.html#ga766d0bf3501e207b0baa066cf756688f"> 7969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PI         ((uint16_t)0x0008) </span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60.html#gacfc4b69ff5f5d9b35bf01f26d6aa4e60"> 7970</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PJ         ((uint16_t)0x0009) </span></div>
<div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e700a5f59f337d03c187fa0362b7e25.html#ga3e700a5f59f337d03c187fa0362b7e25"> 7971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PK         ((uint16_t)0x000A) </span></div>
<div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4b78c30e4ef4fa441582eb3c102865d.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 7977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19a11fce288d19546c76257483e0dcb6.html#ga19a11fce288d19546c76257483e0dcb6"> 7978</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae45a8c814b13fa19f157364dc715c08a.html#gae45a8c814b13fa19f157364dc715c08a"> 7979</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint16_t)0x0030) </span></div>
<div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93cb136eaf357affc4a28a8d423cabbb.html#ga93cb136eaf357affc4a28a8d423cabbb"> 7980</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint16_t)0x0040) </span></div>
<div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f5c3d1e914af78112179a13e9c736d6.html#ga8f5c3d1e914af78112179a13e9c736d6"> 7981</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint16_t)0x0050) </span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga43ea410456aa31dfe6ec4889de62428b.html#ga43ea410456aa31dfe6ec4889de62428b"> 7982</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         ((uint16_t)0x0060) </span></div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9118efcafa89eeada012ff5ab98387d.html#gaf9118efcafa89eeada012ff5ab98387d"> 7983</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint16_t)0x0070) </span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ac69d7f391e837d8e8adce27704d87d.html#ga0ac69d7f391e837d8e8adce27704d87d"> 7984</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PI         ((uint16_t)0x0080) </span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga010784c7bdee3c742b48c500ee52e223.html#ga010784c7bdee3c742b48c500ee52e223"> 7985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PJ         ((uint16_t)0x0090) </span></div>
<div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1232102a76f0a0ccb0324f44e64f4319.html#ga1232102a76f0a0ccb0324f44e64f4319"> 7986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PK         ((uint16_t)0x00A0) </span></div>
<div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4096f472e87e021f4d4c94457ddaf5f1.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 7992</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8cd240d61fd8a9666621f0dee07a08e5.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 7993</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga03ce7faaf56aa9efcc74af65619e275e.html#ga03ce7faaf56aa9efcc74af65619e275e"> 7994</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint16_t)0x0300) </span></div>
<div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc35fcdcc89b487fab2901e1f5a7f41b.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 7995</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint16_t)0x0400) </span></div>
<div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac3f2b7465d81745f7a772e7689a29618.html#gac3f2b7465d81745f7a772e7689a29618"> 7996</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint16_t)0x0500) </span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab538769f1da056b3f57fb984adeef252.html#gab538769f1da056b3f57fb984adeef252"> 7997</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         ((uint16_t)0x0600) </span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabe4f5fa56e98b42b64e894f7a9216e05.html#gabe4f5fa56e98b42b64e894f7a9216e05"> 7998</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint16_t)0x0700) </span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada5ffab92c39cbfc695ce57a4e6177e5.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 7999</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PI         ((uint16_t)0x0800) </span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00bc1224b7bfd46dcec32676a601de51.html#ga00bc1224b7bfd46dcec32676a601de51"> 8000</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PJ         ((uint16_t)0x0900) </span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53128c2b1f3e639d35a1f8e631fa2c13.html#ga53128c2b1f3e639d35a1f8e631fa2c13"> 8001</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PK         ((uint16_t)0x0A00) </span></div>
<div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45ed24773c389f4477944c2c43d106c0.html#ga45ed24773c389f4477944c2c43d106c0"> 8007</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga652183838bb096717551bf8a1917c257.html#ga652183838bb096717551bf8a1917c257"> 8008</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb1809e5b8a9ebc4b1cbc8967d985929.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 8009</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint16_t)0x3000) </span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga205440ffa174509d57c2b6a1814f8202.html#ga205440ffa174509d57c2b6a1814f8202"> 8010</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint16_t)0x4000) </span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2b33beb6294fd7a257f0f3a36e0dcda.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 8011</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         ((uint16_t)0x5000) </span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40240ee616b6e06ecd8dabe9d8e56e71.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 8012</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         ((uint16_t)0x6000) </span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa73420dbafb7f20f16c350a12b0a0f5.html#gaaa73420dbafb7f20f16c350a12b0a0f5"> 8013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH         ((uint16_t)0x7000) </span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae49def2961bf528448a4fbb4aa9c9d94.html#gae49def2961bf528448a4fbb4aa9c9d94"> 8014</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PI         ((uint16_t)0x8000) </span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga337e37f58e8710ea8305a16c08e390b9.html#ga337e37f58e8710ea8305a16c08e390b9"> 8015</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PJ         ((uint16_t)0x9000) </span></div>
<div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdad8f490346214ec7b3d61b4ea1c7ad.html#gafdad8f490346214ec7b3d61b4ea1c7ad"> 8016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PK         ((uint16_t)0xA000) </span></div>
<div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2a57b4872977812e60d521268190e1e.html#gad2a57b4872977812e60d521268190e1e"> 8020</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6682a1b97b04c5c33085ffd2827ccd17.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 8021</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c50caf6019fd7d5038d77e61f57ad7b.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 8022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51147f1747daf48dbcfad03285ae8889.html#ga51147f1747daf48dbcfad03285ae8889"> 8027</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga917aeb0df688d6b34785085fc85d9e47.html#ga917aeb0df688d6b34785085fc85d9e47"> 8028</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga14ac312beeb19d3bb34a552546477613.html#ga14ac312beeb19d3bb34a552546477613"> 8029</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint16_t)0x0003) </span></div>
<div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec62164e18d1b525e8272169b1efe642.html#gaec62164e18d1b525e8272169b1efe642"> 8030</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint16_t)0x0004) </span></div>
<div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac1d2292b6a856a8a71d82f595b580b9b.html#gac1d2292b6a856a8a71d82f595b580b9b"> 8031</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint16_t)0x0005) </span></div>
<div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0adc3c72bddc65977e3ef56df74ed40e.html#ga0adc3c72bddc65977e3ef56df74ed40e"> 8032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         ((uint16_t)0x0006) </span></div>
<div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5aad8ed8589e28677332ea0b200617b.html#gad5aad8ed8589e28677332ea0b200617b"> 8033</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH         ((uint16_t)0x0007) </span></div>
<div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga339f8994c317190a387a96b857aa79d0.html#ga339f8994c317190a387a96b857aa79d0"> 8034</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PI         ((uint16_t)0x0008) </span></div>
<div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaad36a509bf6deabd5446a07c20964f83.html#gaad36a509bf6deabd5446a07c20964f83"> 8035</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PJ         ((uint16_t)0x0009) </span></div>
<div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8d44847f15e222328912aa17c89011ba.html#ga8d44847f15e222328912aa17c89011ba"> 8036</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PK         ((uint16_t)0x000A) </span></div>
<div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb9581c515a4bdf1ed88fe96d8c24794.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 8042</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90a3f610234dfa13f56e72c76a12be74.html#ga90a3f610234dfa13f56e72c76a12be74"> 8043</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 8044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint16_t)0x0030) </span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0eea392f1530c7cb794a63d04e268a70.html#ga0eea392f1530c7cb794a63d04e268a70"> 8045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint16_t)0x0040) </span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 8046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint16_t)0x0050) </span></div>
<div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga740e27c5bead2c914a134ac4ed4d05b3.html#ga740e27c5bead2c914a134ac4ed4d05b3"> 8047</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         ((uint16_t)0x0060) </span></div>
<div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d78839e577ab90090abcdcff88e18c8.html#ga7d78839e577ab90090abcdcff88e18c8"> 8048</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH         ((uint16_t)0x0070) </span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4a06842a64138b5010186d980cb594f9.html#ga4a06842a64138b5010186d980cb594f9"> 8049</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PI         ((uint16_t)0x0080) </span></div>
<div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4f3c4ebe4d750f89465acd067ab0ee30.html#ga4f3c4ebe4d750f89465acd067ab0ee30"> 8050</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PJ         ((uint16_t)0x0090) </span></div>
<div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab46385d25f48fdde97f44899f2b4e575.html#gab46385d25f48fdde97f44899f2b4e575"> 8051</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PK         ((uint16_t)0x00A0) </span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 8057</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6528de8e4ca8741e86ae254e1d6b2a70.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 8058</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53d8745705d5eb84c70a8554f61d59ac.html#ga53d8745705d5eb84c70a8554f61d59ac"> 8059</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint16_t)0x0300) </span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26c97cdece451441e49120e754020cdc.html#ga26c97cdece451441e49120e754020cdc"> 8060</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint16_t)0x0400) </span></div>
<div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga804218f2dd83c72e672143ec4f283ad3.html#ga804218f2dd83c72e672143ec4f283ad3"> 8061</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint16_t)0x0500) </span></div>
<div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d36de53e52c8a4c7991513fec326df6.html#ga0d36de53e52c8a4c7991513fec326df6"> 8062</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         ((uint16_t)0x0600) </span></div>
<div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga278997204184bfe7c951c1da327e6fb5.html#ga278997204184bfe7c951c1da327e6fb5"> 8063</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH         ((uint16_t)0x0700) </span></div>
<div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga283486dccd660fbf830e8c44b0161a63.html#ga283486dccd660fbf830e8c44b0161a63"> 8064</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PI         ((uint16_t)0x0800) </span></div>
<div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4222e7d9ed672ea2de3a038c23f9566b.html#ga4222e7d9ed672ea2de3a038c23f9566b"> 8065</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PJ         ((uint16_t)0x0900) </span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb3cdd7a752a460390d6ac94674d1ba0.html#gadb3cdd7a752a460390d6ac94674d1ba0"> 8066</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PK         ((uint16_t)0x0A00) </span></div>
<div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2f1bfd3af524288b6ce54d7f9aef410a.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 8072</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab18d324986b18858f901febbcc2a57b7.html#gab18d324986b18858f901febbcc2a57b7"> 8073</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9f53618d9cf13af2b2ecf191da8595a.html#gae9f53618d9cf13af2b2ecf191da8595a"> 8074</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint16_t)0x3000) </span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae38aa3b76227bb8e9d8cedc31c023f63.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 8075</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint16_t)0x4000) </span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90d097c1b5cbb62dc86327604907dcd4.html#ga90d097c1b5cbb62dc86327604907dcd4"> 8076</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint16_t)0x5000) </span></div>
<div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaf2c3a661be3569fffe11515e37de1e4.html#gaaf2c3a661be3569fffe11515e37de1e4"> 8077</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         ((uint16_t)0x6000) </span></div>
<div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga987bc0488e57b14b0a98e4952df2b539.html#ga987bc0488e57b14b0a98e4952df2b539"> 8078</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH         ((uint16_t)0x7000) </span></div>
<div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0ce56e15f4eb86a3e262deaa845cb99.html#gab0ce56e15f4eb86a3e262deaa845cb99"> 8079</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PI         ((uint16_t)0x8000) </span></div>
<div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae68ca6758cf36232dd5ac63afae97cbc.html#gae68ca6758cf36232dd5ac63afae97cbc"> 8080</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PJ         ((uint16_t)0x9000) </span></div>
<div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa22fad11dd80a70bfb0a91f56ff0e416.html#gaa22fad11dd80a70bfb0a91f56ff0e416"> 8081</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PK         ((uint16_t)0xA000) </span></div>
<div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2a656b18cc728e38acb72cf8d7e7935.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 8085</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga002462e4c233adc6dd502de726994575.html#ga002462e4c233adc6dd502de726994575"> 8086</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fc06b17c3b3d393b749bf9924a43a80.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 8087</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1c6843a871f1a06ca25c0de50048b10.html#gae1c6843a871f1a06ca25c0de50048b10"> 8093</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4818dc7bffc8dfc2acc48995a62e66c5.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 8094</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaba0d34ff57632d7753981404cef548e2.html#gaba0d34ff57632d7753981404cef548e2"> 8095</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint16_t)0x0003) </span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa15260ba354dee354f0a71e7913009c3.html#gaa15260ba354dee354f0a71e7913009c3"> 8096</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint16_t)0x0004) </span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga185287204b8cead31d3760f65c5ca19d.html#ga185287204b8cead31d3760f65c5ca19d"> 8097</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         ((uint16_t)0x0005) </span></div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga425e41001af4b205b8fbfba723572a81.html#ga425e41001af4b205b8fbfba723572a81"> 8098</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         ((uint16_t)0x0006) </span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ecc7a12103b805da045093eb626614d.html#ga2ecc7a12103b805da045093eb626614d"> 8099</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH         ((uint16_t)0x0007) </span></div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"> 8100</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PI         ((uint16_t)0x0008) </span></div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf0b679636c97041f5584012c78f6d7a3.html#gaf0b679636c97041f5584012c78f6d7a3"> 8101</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PJ         ((uint16_t)0x0009) </span></div>
<div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93e284e59c4ff887b2e79851ac0a81c4.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 8107</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9271cbc1ed09774a5fef4b379cab260.html#gaa9271cbc1ed09774a5fef4b379cab260"> 8108</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1cc355176941881870c620c0837cab48.html#ga1cc355176941881870c620c0837cab48"> 8109</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint16_t)0x0030) </span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75af3c7a94cfc78361c94b054f9fe064.html#ga75af3c7a94cfc78361c94b054f9fe064"> 8110</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint16_t)0x0040) </span></div>
<div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafce176ef4b389251dadb98d9f59f8fe6.html#gafce176ef4b389251dadb98d9f59f8fe6"> 8111</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint16_t)0x0050) </span></div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76ef2422b4d021d0cc038cb6325ed311.html#ga76ef2422b4d021d0cc038cb6325ed311"> 8112</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         ((uint16_t)0x0060) </span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1b37bf746ccfe0750aebd28cfa52a0c.html#gae1b37bf746ccfe0750aebd28cfa52a0c"> 8113</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH         ((uint16_t)0x0070) </span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31fdedc4a90328881fe8817f4eef61b2.html#ga31fdedc4a90328881fe8817f4eef61b2"> 8114</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PI         ((uint16_t)0x0080) </span></div>
<div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8cd8a0da1b9ede601094f6c651a499e4.html#ga8cd8a0da1b9ede601094f6c651a499e4"> 8115</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PJ         ((uint16_t)0x0090) </span></div>
<div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25acdbb9e916c440c41a060d861130ee.html#ga25acdbb9e916c440c41a060d861130ee"> 8121</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab8d9aec4349bf38a4a9753b267b7de7e.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 8122</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga62d2b81d49e30ab4fe96572be5da8484.html#ga62d2b81d49e30ab4fe96572be5da8484"> 8123</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint16_t)0x0300) </span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaab3553c540cd836d465824939c2e3b79.html#gaab3553c540cd836d465824939c2e3b79"> 8124</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint16_t)0x0400) </span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabde568ef1c8f4bfaf18954e8ee0716a9.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 8125</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint16_t)0x0500) </span></div>
<div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09ed841a11367cda67c7a416ed6d9b99.html#ga09ed841a11367cda67c7a416ed6d9b99"> 8126</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        ((uint16_t)0x0600) </span></div>
<div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6dff840a6986b440e7633a3671ce57cc.html#ga6dff840a6986b440e7633a3671ce57cc"> 8127</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH        ((uint16_t)0x0700) </span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga791e7d2bd23ae969540e5509c6718255.html#ga791e7d2bd23ae969540e5509c6718255"> 8128</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PI        ((uint16_t)0x0800) </span></div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8bee76cf4bed88ff7b51145393b2cd19.html#ga8bee76cf4bed88ff7b51145393b2cd19"> 8129</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PJ        ((uint16_t)0x0900) </span></div>
<div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ca8a85d4512677eff6ed2aac897a366.html#ga0ca8a85d4512677eff6ed2aac897a366"> 8135</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaedb3a8cc6b1763e303986553c0e4e7f8.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 8136</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 8137</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint16_t)0x3000) </span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a69d636cda0352da0982c54f582787d.html#ga6a69d636cda0352da0982c54f582787d"> 8138</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint16_t)0x4000) </span></div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga44affe06868a0490f8d0cbbba51ff412.html#ga44affe06868a0490f8d0cbbba51ff412"> 8139</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        ((uint16_t)0x5000) </span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66fb050835077047b576b3a510700d64.html#ga66fb050835077047b576b3a510700d64"> 8140</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        ((uint16_t)0x6000) </span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3"> 8141</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH        ((uint16_t)0x7000) </span></div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa58cfe5d03072c259582ba8fefa322bf.html#gaa58cfe5d03072c259582ba8fefa322bf"> 8142</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PI        ((uint16_t)0x8000) </span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafadb14df8764208abeeaf6197489f1b4.html#gafadb14df8764208abeeaf6197489f1b4"> 8143</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PJ        ((uint16_t)0x9000) </span></div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d4b31f4a75d935b6a52afe6a16463d1.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 8147</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f04cda5bfe876431d5ad864302d7fa1.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 8148</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabde06df3ec6e357374820a5a615991aa.html#gabde06df3ec6e357374820a5a615991aa"> 8149</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ceaa63866465faa8145ce0c5d9a44d0.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 8154</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8b00a462533a83c75c588340a2fa710.html#gad8b00a462533a83c75c588340a2fa710"> 8155</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d27668b1fa6b1accde06aa144faa970.html#ga4d27668b1fa6b1accde06aa144faa970"> 8156</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint16_t)0x0003) </span></div>
<div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa46ddd43a361d82abcb3cb7779ac74ff.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 8157</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint16_t)0x0004) </span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga102ee111e27fd67228c169836dd0849e.html#ga102ee111e27fd67228c169836dd0849e"> 8158</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        ((uint16_t)0x0005) </span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad9785209e7e13fcf9c4f82d57bae0837.html#gad9785209e7e13fcf9c4f82d57bae0837"> 8159</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        ((uint16_t)0x0006) </span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c78af5f130089bec32d6f782288765c.html#ga5c78af5f130089bec32d6f782288765c"> 8160</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH        ((uint16_t)0x0007) </span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b7baa5b844b78d3e05326607b2910a6.html#ga0b7baa5b844b78d3e05326607b2910a6"> 8161</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PI        ((uint16_t)0x0008) </span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga58b0a128e5f877059ee8ca447e0baf64.html#ga58b0a128e5f877059ee8ca447e0baf64"> 8162</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PJ        ((uint16_t)0x0009) </span></div>
<div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0514aaa894c9be44ba47c1346756f90b.html#ga0514aaa894c9be44ba47c1346756f90b"> 8168</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34e6776e3ebfecc9e78c5aec77c48eff.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 8169</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c7833d4e3c6b7f3878f62a200a6ab14.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 8170</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint16_t)0x0030) </span></div>
<div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabed530f628b3c37281f7a583af1cdb3c.html#gabed530f628b3c37281f7a583af1cdb3c"> 8171</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint16_t)0x0040) </span></div>
<div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7dc5424bf39509a989464a81ec0714da.html#ga7dc5424bf39509a989464a81ec0714da"> 8172</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        ((uint16_t)0x0050) </span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaf4c995587d7bae6436e6793b8214627.html#gaaf4c995587d7bae6436e6793b8214627"> 8173</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        ((uint16_t)0x0060) </span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4dedb6adbf49c40e5a15ad2afc471155.html#ga4dedb6adbf49c40e5a15ad2afc471155"> 8174</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH        ((uint16_t)0x0070) </span></div>
<div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga61214ec3d87450f54b959aab49ea65b6.html#ga61214ec3d87450f54b959aab49ea65b6"> 8175</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PI        ((uint16_t)0x0008) </span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae849a9a49305e7d6cbdf64843f689fe8.html#gae849a9a49305e7d6cbdf64843f689fe8"> 8176</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PJ        ((uint16_t)0x0009) </span></div>
<div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ad140a68e3e4e0406a182a504679ea9.html#ga7ad140a68e3e4e0406a182a504679ea9"> 8182</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 8183</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8ca668cdd447acb1740566f46de5eb19.html#ga8ca668cdd447acb1740566f46de5eb19"> 8184</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint16_t)0x0300) </span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 8185</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint16_t)0x0400) </span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c13c49f6d93865ba05361cd86fddabf.html#ga4c13c49f6d93865ba05361cd86fddabf"> 8186</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        ((uint16_t)0x0500) </span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9df1ee6f60db93301acaa9220a591da9.html#ga9df1ee6f60db93301acaa9220a591da9"> 8187</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        ((uint16_t)0x0600) </span></div>
<div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8ae4d091bb2c7148188ef430734020a.html#gae8ae4d091bb2c7148188ef430734020a"> 8188</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH        ((uint16_t)0x0700) </span></div>
<div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07b38f38fa3957c6bc45ef4282b58377.html#ga07b38f38fa3957c6bc45ef4282b58377"> 8189</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PI        ((uint16_t)0x0800) </span></div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7eac0e4606773207d17bae55b9c98c48.html#ga7eac0e4606773207d17bae55b9c98c48"> 8190</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PJ        ((uint16_t)0x0900) </span></div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae2f28920677dd99f9132ed28f7b1d5e2.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 8196</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga412f44d6a8f8f60420d7e7f8b5635e09.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 8197</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga49778592caef3a176ee82c9b83e25148.html#ga49778592caef3a176ee82c9b83e25148"> 8198</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint16_t)0x3000) </span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac23e07d92a68cf7f8c3e58b479638885.html#gac23e07d92a68cf7f8c3e58b479638885"> 8199</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint16_t)0x4000) </span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaefd64bc0ea005d03068f2e9b8f425944.html#gaefd64bc0ea005d03068f2e9b8f425944"> 8200</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        ((uint16_t)0x5000) </span></div>
<div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e88d51ebabe9f70e5b7c2ad60899d54.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 8201</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        ((uint16_t)0x6000) </span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51d341c45e98ccbd82bf7003bfa56e6b.html#ga51d341c45e98ccbd82bf7003bfa56e6b"> 8202</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH        ((uint16_t)0x7000) </span></div>
<div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga701c1065ec215a34329017bae69046c3.html#ga701c1065ec215a34329017bae69046c3"> 8203</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PI        ((uint16_t)0x8000) </span></div>
<div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga10744f0cf063194bad45f820287ade46.html#ga10744f0cf063194bad45f820287ade46"> 8204</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PJ        ((uint16_t)0x9000) </span></div>
<div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD             ((uint32_t)0x00000001) </span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga261292a3a7ca1f767915b2e2ec3a7806.html#ga261292a3a7ca1f767915b2e2ec3a7806"> 8208</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY              ((uint32_t)0x00000100) </span></div>
<div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 8217</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 8218</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b.html#ga06c997c2c23e8bef7ca07579762c113b"> 8219</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29.html#ga6d3d1488296350af6d36fbbf71905d29"> 8220</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1.html#ga352b3c389bde13dd6049de0afdd874f1"> 8223</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83ca6f7810aba73dc8c12f22092d97a2.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 8224</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 8229</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga458d536d82aa3db7d227b0f00b36808f.html#ga458d536d82aa3db7d227b0f00b36808f"> 8230</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e.html#gaae22c9c1197107d6fa629f419a29541e"> 8234</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf0328c1339b2b1633ef7a8db4c02d0d5.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 8235</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa6987d980e5c4c71c7d0faa1eb97a45.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 8238</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3e55308e84106d6501201e66bd46ab6.html#gaf3e55308e84106d6501201e66bd46ab6"> 8239</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 8240</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c.html#gad07504497b70af628fa1aee8fe7ef63c"> 8243</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358.html#ga31b26bf058f88d771c33aff85ec89358"> 8244</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae61f8d54923999fffb6db381e81f2b69.html#gae61f8d54923999fffb6db381e81f2b69"> 8245</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga61467648a433bd887683b9a4760021fa.html#ga61467648a433bd887683b9a4760021fa"> 8246</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga769146db660b832f3ef26f892b567bd4.html#ga769146db660b832f3ef26f892b567bd4"> 8247</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad974d7c91edf6f1bd47e892b3b6f7565.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 8248</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga20fb9b62a7e8d114fbd180abd9f8ceae.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 8249</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span></div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea.html#gae92349731a6107e0f3a251b44a67c7ea"> 8253</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d1ebece401aeb12abd466d2eafa78b2.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 8254</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa980a3121ab6cda5a4a42b959da8421e.html#gaa980a3121ab6cda5a4a42b959da8421e"> 8255</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8680e719bca2b672d850504220ae51fc.html#ga8680e719bca2b672d850504220ae51fc"> 8258</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 8259</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb82212fcc89166a43ff97542da9182d.html#gacb82212fcc89166a43ff97542da9182d"> 8260</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span></div>
<div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae2ed8b32d9eb8eea251bd1dac4f34668.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 8265</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga43745c2894cfc1e5ee619ac85d8d5a62.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 8266</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga661e6cce23553cf0ad3a60d8573b9a2c.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 8267</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb5528381fb64ffbcc719de478391ae2.html#gafb5528381fb64ffbcc719de478391ae2"> 8268</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span></div>
<div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ebb9e631876435e276211d88e797386.html#ga0ebb9e631876435e276211d88e797386"> 8271</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00b43cd09557a69ed10471ed76b228d8.html#ga00b43cd09557a69ed10471ed76b228d8"> 8272</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651.html#ga331a1d5f39d5f47b5409054e693fc651"> 8275</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 8279</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 8280</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15.html#ga757c59b690770adebf33e20d3d9dec15"> 8281</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e.html#ga4edf003f04bcf250bddf5ed284201c2e"> 8282</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b.html#ga6ad0f562a014572793b49fe87184338b"> 8283</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe.html#gade8a374e04740aac1ece248b868522fe"> 8284</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 8285</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 8286</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811.html#gab9f47792b1c2f123464a2955f445c811"> 8287</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd.html#gae181bb16ec916aba8ba86f58f745fdfd"> 8288</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e.html#ga58f97064991095b28c91028ca3cca28e"> 8289</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 8290</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614.html#gaaba034412c54fa07024e516492748614"> 8291</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 8292</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 8296</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9.html#ga449a61344a97608d85384c29f003c0e9"> 8297</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8.html#ga25a48bf099467169aa50464fbf462bd8"> 8298</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2.html#gad3cf234a1059c0a04799e88382cdc0f2"> 8299</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac.html#gacade8a06303bf216bfb03140c7e16cac"> 8300</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a.html#ga91775c029171c4585e9cca6ebf1cd57a"> 8301</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e.html#ga7c8b16f3ced6ec03e9001276b134846e"> 8302</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 8303</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c.html#ga819c4b27f8fa99b537c4407521f9780c"> 8304</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050.html#ga3b7798da5863d559ea9a642af6658050"> 8305</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358.html#gaf7a2d4c831eb641ba082156e41d03358"> 8306</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16f52a8e9aad153223405b965566ae91.html#ga16f52a8e9aad153223405b965566ae91"> 8310</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0a1318609761df5de5213e9e75b5aa6a.html#ga0a1318609761df5de5213e9e75b5aa6a"> 8311</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5423de00e86aeb8a4657a509af485055.html#ga5423de00e86aeb8a4657a509af485055"> 8312</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga064d2030abccc099ded418fd81d6aa07.html#ga064d2030abccc099ded418fd81d6aa07"> 8313</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c4e5555dd3be8ab1e631d1053f4a305.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 8314</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb06f8bb364307695c7d6a028391de7b.html#gadb06f8bb364307695c7d6a028391de7b"> 8315</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2eabface433d6adaa2dee3df49852585.html#ga2eabface433d6adaa2dee3df49852585"> 8316</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint8_t)0x80)               </span></div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span></div>
<div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb.html#ga95291df1eaf532c5c996d176648938eb"> 8320</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e4968b5500d58d1aebce888da31eb5d.html#ga1e4968b5500d58d1aebce888da31eb5d"> 8321</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 8324</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b.html#ga6ddb3dc889733e71d812baa3873cb13b"> 8327</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga410a4752a98081bad8ab3f72b28e7c5f.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 8328</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b5f6ec25063483641d6dc065d96d2b5.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 8329</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacdb0986b78bea5b53ea61e4ddd667cbf.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 8334</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52bb0e50c11c35dcf42aeff7f1c22874.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 8335</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3bf610cf77c3c6c936ce7c4f85992e6c.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 8338</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span></div>
<div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2326bafe64ba2ebdde908d66219eaa6f.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 8341</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbb68b91da16ffd509a6c7a2a397083c.html#gadbb68b91da16ffd509a6c7a2a397083c"> 8342</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaedb673b7e2c016191579de704eb842e4.html#gaedb673b7e2c016191579de704eb842e4"> 8343</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160; </div>
<div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span></div>
<div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72.html#gab46b7186665f5308cd2ca52acfb63e72"> 8350</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga05673358a44aeaa56daefca67341b29d.html#ga05673358a44aeaa56daefca67341b29d"> 8351</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span></div>
<div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 8354</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7dde4afee556d2d8d22885f191da65a6.html#ga7dde4afee556d2d8d22885f191da65a6"> 8355</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga201491465e6864088210bccb8491be84.html#ga201491465e6864088210bccb8491be84"> 8356</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabaa55ab1e0109b055cabef579c32d67b.html#gabaa55ab1e0109b055cabef579c32d67b"> 8357</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span></div>
<div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e8e704f9ce5742f45e15e3b3126aa9d.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 8360</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39206b27b5b1c5941b2a14ee8e2f1223.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 8361</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span></div>
<div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b942752d686c23323880ff576e7dffb.html#ga2b942752d686c23323880ff576e7dffb"> 8364</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d75acd7072f28844074702683d8493f.html#ga5d75acd7072f28844074702683d8493f"> 8365</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40e49318b54b16bda6fd7feea7c9a7dd.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 8366</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga932148c784f5cbee4dfcafcbadaf0107.html#ga932148c784f5cbee4dfcafcbadaf0107"> 8367</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span></div>
<div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2eabcc7e322b02c9c406b3ff70308260.html#ga2eabcc7e322b02c9c406b3ff70308260"> 8371</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 8372</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae6d8d2847058747ce23a648668ce4dba.html#gae6d8d2847058747ce23a648668ce4dba"> 8375</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52095cae524adb237339bfee92e8168a.html#ga52095cae524adb237339bfee92e8168a"> 8378</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga899b26ffa9c5f30f143306b8598a537f.html#ga899b26ffa9c5f30f143306b8598a537f"> 8379</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91476ae2cc3449facafcad82569e14f8.html#ga91476ae2cc3449facafcad82569e14f8"> 8380</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga294e216b50edd1c2f891143e1f971048.html#ga294e216b50edd1c2f891143e1f971048"> 8385</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabebaa6bffd90b32563bd0fc1ff4a9499.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 8386</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga70dc197250c2699d470aea1a7a42ad57.html#ga70dc197250c2699d470aea1a7a42ad57"> 8389</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span></div>
<div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 8392</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad866f52cce9ce32e3c0d181007b82de5.html#gad866f52cce9ce32e3c0d181007b82de5"> 8393</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafd97b1c86dd4953f3382fea317d165af.html#gafd97b1c86dd4953f3382fea317d165af"> 8394</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160; </div>
<div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span></div>
<div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc3d11f2e968752bc9ec7131c986c3a6.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 8401</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga588513395cbf8be6f4749c140fbf811c.html#ga588513395cbf8be6f4749c140fbf811c"> 8402</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span></div>
<div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad218af6bd1de72891e1b85d582b766cd.html#gad218af6bd1de72891e1b85d582b766cd"> 8405</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31d5450ebc9ac6ea833a2b341ceea061.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 8406</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26f92a3f831685d6df7ab69e68181849.html#ga26f92a3f831685d6df7ab69e68181849"> 8407</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 8408</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span></div>
<div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fd7591e2de10272f7fafb08cdd1b7b0.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 8411</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80f7d206409bc551eab06819e17451e4.html#ga80f7d206409bc551eab06819e17451e4"> 8412</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span></div>
<div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad51653fd06a591294d432385e794a19e.html#gad51653fd06a591294d432385e794a19e"> 8415</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d5fc8b9a6ea27582cb6c25f9654888c.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 8416</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac4dcc1562c0c017493e4ee6b32354e85.html#gac4dcc1562c0c017493e4ee6b32354e85"> 8417</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b96de7db8b71ac7e414f247b871a53c.html#ga2b96de7db8b71ac7e414f247b871a53c"> 8418</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f494b9881e7b97bb2d79f7ad4e79937.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 8422</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291.html#ga0ca0aedba14241caff739afb3c3ee291"> 8423</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e.html#ga813056b3f90a13c4432aeba55f28957e"> 8424</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36.html#ga403fc501d4d8de6cabee6b07acb81a36"> 8425</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76392a4d63674cd0db0a55762458f16c.html#ga76392a4d63674cd0db0a55762458f16c"> 8426</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3136c6e776c6066509d298b6a9b34912.html#ga3136c6e776c6066509d298b6a9b34912"> 8427</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a784649120eddec31998f34323d4156.html#ga6a784649120eddec31998f34323d4156"> 8428</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga387de559d8b16b16f3934fddd2aa969f.html#ga387de559d8b16b16f3934fddd2aa969f"> 8429</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1da114e666b61f09cf25f50cdaa7f81f.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 8430</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6220a5cd34c7a7a39e10c854aa00d2e5.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 8431</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad46cce61d3bd83b64257ba75e54ee1aa.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 8432</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4029686d3307111d3f9f4400e29e4521.html#ga4029686d3307111d3f9f4400e29e4521"> 8433</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga940b041ab5975311f42f26d314a4b621.html#ga940b041ab5975311f42f26d314a4b621"> 8434</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3faf23dc47e1b0877352d7f5a00f72e1.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 8435</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint8_t)0xFF)               </span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 8463</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b575cca31b0e22ef1d5b842aa162bfc.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 8464</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f33ae1e9b7847a60032a60d0cc7f81d.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 8465</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2f06a132eba960bd6cc972e3580d537c.html#ga2f06a132eba960bd6cc972e3580d537c"> 8466</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7868643a65285fc7132f040c8950f43.html#gae7868643a65285fc7132f040c8950f43"> 8467</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga503b44e30a5fb77c34630d1faca70213.html#ga503b44e30a5fb77c34630d1faca70213"> 8468</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83a12ecb0a8dd21bc164d9a345ea564f.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 8469</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7d418cbd0db89991522cb6be34a017e.html#gaf7d418cbd0db89991522cb6be34a017e"> 8470</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 8473</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabbd1736c8172e7cd098bb591264b07bf.html#gabbd1736c8172e7cd098bb591264b07bf"> 8474</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 8477</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 8478</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 8479</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e.html#ga3247abbbf0d00260be051d176d88020e"> 8480</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509.html#ga59f15008050f91fa3ecc9eaaa971a509"> 8481</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabf9051ecac123cd89f9d2a835e4cde2e.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 8485</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaaf610e5fe4bb4b10736242df3b62bba.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 8486</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a0185643c163930e30f0a1cf5fe364e.html#ga9a0185643c163930e30f0a1cf5fe364e"> 8487</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa5a89b93b97b0968a7d5563a18ab9d1.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 8488</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga105f44ff18cbbd4ff4d60368c9184430.html#ga105f44ff18cbbd4ff4d60368c9184430"> 8489</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span></div>
<div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9e197a78484567d4c6093c28265f3eb.html#gab9e197a78484567d4c6093c28265f3eb"> 8492</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga677195c0b4892bb6717564c0528126a9.html#ga677195c0b4892bb6717564c0528126a9"> 8493</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad427ba987877e491f7a2be60e320dbea.html#gad427ba987877e491f7a2be60e320dbea"> 8494</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga369926f2a8ca5cf635ded9bb4619189c.html#ga369926f2a8ca5cf635ded9bb4619189c"> 8495</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f1ec849c41d1abd46c528a4ac378c03.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 8496</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP                       ((uint16_t)0x00C0)            </span></div>
<div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2916847c3545c06578d7ba8c381a4c20.html#ga2916847c3545c06578d7ba8c381a4c20"> 8503</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_0                     ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9aea4f8a0abedbf08bb1e686933c1120.html#ga9aea4f8a0abedbf08bb1e686933c1120"> 8504</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_1                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa2a46aa18f15f2074b93233a18e85629.html#gaa2a46aa18f15f2074b93233a18e85629"> 8505</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP                      ((uint16_t)0x0C00)            </span></div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4f413eac7f503dfddc9a9914efa555ac.html#ga4f413eac7f503dfddc9a9914efa555ac"> 8506</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_0                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7141f22c81a83134d9bb35cdeca5549.html#gad7141f22c81a83134d9bb35cdeca5549"> 8507</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_1                    ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac88be3484245af8c1b271ae5c1b97a14.html#gac88be3484245af8c1b271ae5c1b97a14"> 8517</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9eb6fd3f820bd12e0b5a981de1894804.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 8518</a></span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8938468c5666a8305ade6d80d467c572.html#ga8938468c5666a8305ade6d80d467c572"> 8519</a></span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4560fc7a60df4bdf402fc7219ae7b558.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 8520</a></span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga336fa8c9965ce18c10972ac80ded611f.html#ga336fa8c9965ce18c10972ac80ded611f"> 8521</a></span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0c99e2bb265b3d58a91aca7a93f7836.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 8522</a></span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76229b05ac37a5a688e6ba45851a29f1.html#ga76229b05ac37a5a688e6ba45851a29f1"> 8523</a></span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65e9cddf0890113d405342f1d8b5b980.html#ga65e9cddf0890113d405342f1d8b5b980"> 8524</a></span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b868b59576f42421226d35628c6b628.html#ga5b868b59576f42421226d35628c6b628"> 8525</a></span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span></div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint16_t)0x000F)            </span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9dfae31be4ec2c8a3b0905eff30c7046.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 8532</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint16_t)0xFFF0)            </span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac457c519baa28359ab7959fbe0c5cda1.html#gac457c519baa28359ab7959fbe0c5cda1"> 8536</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 8537</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada0d5d407a22264de847bc1b40a17aeb.html#gada0d5d407a22264de847bc1b40a17aeb"> 8538</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade7f090b04fd78b755b43357ecaa9622.html#gade7f090b04fd78b755b43357ecaa9622"> 8539</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5221d09eebd12445a20f221bf98066f8.html#ga5221d09eebd12445a20f221bf98066f8"> 8540</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91118f867adfdb2e805beea86666de04.html#ga91118f867adfdb2e805beea86666de04"> 8541</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa17130690a1ca95b972429eb64d4254e.html#gaa17130690a1ca95b972429eb64d4254e"> 8542</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga70422871d15f974b464365e7fe1877e9.html#ga70422871d15f974b464365e7fe1877e9"> 8543</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27405d413b6d355ccdb076d52fef6875.html#ga27405d413b6d355ccdb076d52fef6875"> 8544</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e159d36ab2c93a2c1942df60e9eebbe.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 8545</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60f8fcf084f9a8514efafb617c70b074.html#ga60f8fcf084f9a8514efafb617c70b074"> 8546</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad831dfc169fcf14b7284984dbecf322d.html#gad831dfc169fcf14b7284984dbecf322d"> 8547</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95f0288b9c6aaeca7cb6550a2e6833e2.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 8548</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2bb650676aaae4a5203f372d497d5947.html#ga2bb650676aaae4a5203f372d497d5947"> 8549</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span></div>
<div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ee77fac25142271ad56d49685e518b3.html#ga3ee77fac25142271ad56d49685e518b3"> 8553</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f9bc41700717fd93548e0e95b6072ed.html#ga7f9bc41700717fd93548e0e95b6072ed"> 8554</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa02ef5d22553f028ea48e5d9f08192b4.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 8555</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4a62e93ae7864e89622bdd92508b615e.html#ga4a62e93ae7864e89622bdd92508b615e"> 8556</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga362976ce813e58310399d113d2cf09cb.html#ga362976ce813e58310399d113d2cf09cb"> 8557</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 8558</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span></div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf993e483318ebcecffd18649de766dc6.html#gaf993e483318ebcecffd18649de766dc6"> 8561</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaee6ee01c6e5325b378b2209ef20d0a61.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 8562</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaed1a39c551b1641128f81893ff558d0.html#gaaed1a39c551b1641128f81893ff558d0"> 8568</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31c66373bfbae7724c836ac63b8411dd.html#ga31c66373bfbae7724c836ac63b8411dd"> 8569</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22af8d399f1adda62e31186f0309af80.html#ga22af8d399f1adda62e31186f0309af80"> 8570</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac71129810fab0b46d91161a39e3f8d01.html#gac71129810fab0b46d91161a39e3f8d01"> 8571</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 8572</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9180b9249a26988f71d4bb2b0c3eec27.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 8573</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaff130f15493c765353ec2fd605667c5a.html#gaff130f15493c765353ec2fd605667c5a"> 8574</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bb515d3814d448f84e2c98bf44f3993.html#ga5bb515d3814d448f84e2c98bf44f3993"> 8575</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 8576</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265.html#gaa125f026b1ca2d76eab48b191baed265"> 8577</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga636d5ec2e9556949fc68d13ad45a1e90.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 8578</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0b423f0f4baf7d510ea70477e5c9203.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 8582</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 8583</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8eab5000ab993991d0da8ffbd386c92b.html#ga8eab5000ab993991d0da8ffbd386c92b"> 8584</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 8585</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1b6b237fcac675f8f047c4ff64248486.html#ga1b6b237fcac675f8f047c4ff64248486"> 8586</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad1c0e92df8edb974008b3d37d12f655a.html#gad1c0e92df8edb974008b3d37d12f655a"> 8587</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12dda4877432bc181c9684b0830b1b7b.html#ga12dda4877432bc181c9684b0830b1b7b"> 8588</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga045e834b03e7a06b2005a13923af424a.html#ga045e834b03e7a06b2005a13923af424a"> 8589</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span></div>
<div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga400774feb33ed7544d57d6a0a76e0f70.html#ga400774feb33ed7544d57d6a0a76e0f70"> 8600</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d510237467b8e10ca1001574671ad8e.html#ga4d510237467b8e10ca1001574671ad8e"> 8601</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed4b5d3f4d2e0540058fd2253a8feb95.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 8602</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 8603</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab1e344f4a12c60e57cb643511379b261.html#gab1e344f4a12c60e57cb643511379b261"> 8604</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1f89d17eb4b3bb1b67c2b0185061e45.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 8605</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadc9870e0e3a5c171b9c1db817afcf0ee.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 8606</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabfbb9991bd6a3699399ca569c71fe8c9.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 8612</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae37e08098d003f44eb8770a9d9bd40d0.html#gae37e08098d003f44eb8770a9d9bd40d0"> 8613</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga698b68239773862647ef5f9d963b80c4.html#ga698b68239773862647ef5f9d963b80c4"> 8614</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga166845425e89d01552bac0baeec686d9.html#ga166845425e89d01552bac0baeec686d9"> 8615</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga344253edc9710aa6db6047b76cce723b.html#ga344253edc9710aa6db6047b76cce723b"> 8616</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec3a0817a2dcde78414d02c0cb5d201d.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 8617</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8032c21626b10fcf5cd8ad36bc051663.html#ga8032c21626b10fcf5cd8ad36bc051663"> 8618</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div>
<div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga067b1d8238f1d5613481aba71a946638.html#ga067b1d8238f1d5613481aba71a946638"> 8621</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4858525604534e493b8a09e0b04ace61.html#ga4858525604534e493b8a09e0b04ace61"> 8622</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="comment">/*                                DBG                                         */</span></div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160; </div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160; </div>
<div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d41a4027853783633d929a43f8d6d85.html#ga2d41a4027853783633d929a43f8d6d85"> 8647</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP            ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP            ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP            ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP            ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP            ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP            ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP           ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP           ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP           ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP             ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP            ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP            ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP            ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP            ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div>
<div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160; </div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM8_STOP        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM9_STOP        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM10_STOP       ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM11_STOP       ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160; </div>
<div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="comment">/*                Ethernet MAC Registers bits definitions                     */</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Control Register register */</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define ETH_MACCR_WD      ((uint32_t)0x00800000)  </span><span class="comment">/* Watchdog disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define ETH_MACCR_JD      ((uint32_t)0x00400000)  </span><span class="comment">/* Jabber disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG     ((uint32_t)0x000E0000)  </span><span class="comment">/* Inter-frame gap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG_96Bit     ((uint32_t)0x00000000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 96Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_88Bit     ((uint32_t)0x00020000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 88Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_80Bit     ((uint32_t)0x00040000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 80Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_72Bit     ((uint32_t)0x00060000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 72Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_64Bit     ((uint32_t)0x00080000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 64Bit */</span><span class="preprocessor">        </span></div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_56Bit     ((uint32_t)0x000A0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 56Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_48Bit     ((uint32_t)0x000C0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 48Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_40Bit     ((uint32_t)0x000E0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 40Bit */</span><span class="preprocessor">              </span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define ETH_MACCR_CSD     ((uint32_t)0x00010000)  </span><span class="comment">/* Carrier sense disable (during transmission) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor">#define ETH_MACCR_FES     ((uint32_t)0x00004000)  </span><span class="comment">/* Fast ethernet speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor">#define ETH_MACCR_ROD     ((uint32_t)0x00002000)  </span><span class="comment">/* Receive own disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define ETH_MACCR_LM      ((uint32_t)0x00001000)  </span><span class="comment">/* loopback mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define ETH_MACCR_DM      ((uint32_t)0x00000800)  </span><span class="comment">/* Duplex mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define ETH_MACCR_IPCO    ((uint32_t)0x00000400)  </span><span class="comment">/* IP Checksum offload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define ETH_MACCR_RD      ((uint32_t)0x00000200)  </span><span class="comment">/* Retry disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define ETH_MACCR_APCS    ((uint32_t)0x00000080)  </span><span class="comment">/* Automatic Pad/CRC stripping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor">#define ETH_MACCR_BL      ((uint32_t)0x00000060)  </span><span class="comment">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span></div>
<div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="comment">                                                       a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_10    ((uint32_t)0x00000000)  </span><span class="comment">/* k = min (n, 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_8     ((uint32_t)0x00000020)  </span><span class="comment">/* k = min (n, 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_4     ((uint32_t)0x00000040)  </span><span class="comment">/* k = min (n, 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_1     ((uint32_t)0x00000060)  </span><span class="comment">/* k = min (n, 1) */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor">#define ETH_MACCR_DC      ((uint32_t)0x00000010)  </span><span class="comment">/* Defferal check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define ETH_MACCR_TE      ((uint32_t)0x00000008)  </span><span class="comment">/* Transmitter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define ETH_MACCR_RE      ((uint32_t)0x00000004)  </span><span class="comment">/* Receiver enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160; </div>
<div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Frame Filter Register */</span></div>
<div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define ETH_MACFFR_RA     ((uint32_t)0x80000000)  </span><span class="comment">/* Receive all */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define ETH_MACFFR_HPF    ((uint32_t)0x00000400)  </span><span class="comment">/* Hash or perfect filter */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAF    ((uint32_t)0x00000200)  </span><span class="comment">/* Source address filter enable */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAIF   ((uint32_t)0x00000100)  </span><span class="comment">/* SA inverse filtering */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define ETH_MACFFR_PCF    ((uint32_t)0x000000C0)  </span><span class="comment">/* Pass control frames: 3 cases */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_BlockAll                ((uint32_t)0x00000040)  </span><span class="comment">/* MAC filters all control frames from reaching the application */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardAll              ((uint32_t)0x00000080)  </span><span class="comment">/* MAC forwards all control frames to application even if they fail the Address Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0)  </span><span class="comment">/* MAC forwards control frames that pass the Address Filter. */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define ETH_MACFFR_BFD    ((uint32_t)0x00000020)  </span><span class="comment">/* Broadcast frame disable */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define ETH_MACFFR_PAM    ((uint32_t)0x00000010)  </span><span class="comment">/* Pass all mutlicast */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define ETH_MACFFR_DAIF   ((uint32_t)0x00000008)  </span><span class="comment">/* DA Inverse filtering */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define ETH_MACFFR_HM     ((uint32_t)0x00000004)  </span><span class="comment">/* Hash multicast */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define ETH_MACFFR_HU     ((uint32_t)0x00000002)  </span><span class="comment">/* Hash unicast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define ETH_MACFFR_PM     ((uint32_t)0x00000001)  </span><span class="comment">/* Promiscuous mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160; </div>
<div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table High Register */</span></div>
<div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define ETH_MACHTHR_HTH   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160; </div>
<div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table Low Register */</span></div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">#define ETH_MACHTLR_HTL   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160; </div>
<div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Address Register */</span></div>
<div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_PA   ((uint32_t)0x0000F800)  </span><span class="comment">/* Physical layer address */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MR   ((uint32_t)0x000007C0)  </span><span class="comment">/* MII register in the selected PHY */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_CR   ((uint32_t)0x0000001C)  </span><span class="comment">/* CR clock range: 6 cases */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div42   ((uint32_t)0x00000000)  </span><span class="comment">/* HCLK:60-100 MHz; MDC clock= HCLK/42 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div62   ((uint32_t)0x00000004)  </span><span class="comment">/* HCLK:100-150 MHz; MDC clock= HCLK/62 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div16   ((uint32_t)0x00000008)  </span><span class="comment">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div26   ((uint32_t)0x0000000C)  </span><span class="comment">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div102  ((uint32_t)0x00000010)  </span><span class="comment">/* HCLK:150-168 MHz; MDC clock= HCLK/102 */</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MW   ((uint32_t)0x00000002)  </span><span class="comment">/* MII write */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MB   ((uint32_t)0x00000001)  </span><span class="comment">/* MII busy */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;  </div>
<div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Data Register */</span></div>
<div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define ETH_MACMIIDR_MD   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MII data: read/write data from/to PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160; </div>
<div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Flow Control Register */</span></div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define ETH_MACFCR_PT     ((uint32_t)0xFFFF0000)  </span><span class="comment">/* Pause time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define ETH_MACFCR_ZQPD   ((uint32_t)0x00000080)  </span><span class="comment">/* Zero-quanta pause disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define ETH_MACFCR_PLT    ((uint32_t)0x00000030)  </span><span class="comment">/* Pause low threshold: 4 cases */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus4   ((uint32_t)0x00000000)  </span><span class="comment">/* Pause time minus 4 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus28  ((uint32_t)0x00000010)  </span><span class="comment">/* Pause time minus 28 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020)  </span><span class="comment">/* Pause time minus 144 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030)  </span><span class="comment">/* Pause time minus 256 slot times */</span><span class="preprocessor">      </span></div>
<div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="preprocessor">#define ETH_MACFCR_UPFD   ((uint32_t)0x00000008)  </span><span class="comment">/* Unicast pause frame detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define ETH_MACFCR_RFCE   ((uint32_t)0x00000004)  </span><span class="comment">/* Receive flow control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define ETH_MACFCR_TFCE   ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001)  </span><span class="comment">/* Flow control busy/backpressure activate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160; </div>
<div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC VLAN Tag Register */</span></div>
<div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000)  </span><span class="comment">/* 12-bit VLAN tag comparison */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF)  </span><span class="comment">/* VLAN tag identifier (for receive frames) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160; </div>
<div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span> </div>
<div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define ETH_MACRWUFFR_D   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Wake-up frame filter register data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="comment">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment">   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="comment">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span></div>
<div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span></div>
<div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span></div>
<div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - </span></div>
<div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="comment">                              RSVD - Filter1 Command - RSVD - Filter0 Command</span></div>
<div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="comment">   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span></div>
<div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="comment">   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span></div>
<div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="comment">   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span></div>
<div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160; </div>
<div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span> </div>
<div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000)  </span><span class="comment">/* Wake-Up Frame Filter Register Pointer Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_GU     ((uint32_t)0x00000200)  </span><span class="comment">/* Global Unicast */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFR    ((uint32_t)0x00000040)  </span><span class="comment">/* Wake-Up Frame Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPR    ((uint32_t)0x00000020)  </span><span class="comment">/* Magic Packet Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFE    ((uint32_t)0x00000004)  </span><span class="comment">/* Wake-Up Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPE    ((uint32_t)0x00000002)  </span><span class="comment">/* Magic Packet Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_PD     ((uint32_t)0x00000001)  </span><span class="comment">/* Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160; </div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Status Register */</span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define ETH_MACSR_TSTS      ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCTS     ((uint32_t)0x00000040)  </span><span class="comment">/* MMC transmit status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define ETH_MACSR_MMMCRS    ((uint32_t)0x00000020)  </span><span class="comment">/* MMC receive status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCS      ((uint32_t)0x00000010)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">#define ETH_MACSR_PMTS      ((uint32_t)0x00000008)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160; </div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define ETH_MACIMR_TSTIM     ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define ETH_MACIMR_PMTIM     ((uint32_t)0x00000008)  </span><span class="comment">/* PMT interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160; </div>
<div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 High Register */</span></div>
<div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define ETH_MACA0HR_MACA0H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address0 high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160; </div>
<div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 Low Register */</span></div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define ETH_MACA0LR_MACA0L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address0 low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160; </div>
<div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 High Register */</span></div>
<div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [7:0] */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MACA1H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160; </div>
<div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 Low Register */</span></div>
<div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define ETH_MACA1LR_MACA1L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address1 low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160; </div>
<div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 High Register */</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MACA2H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160; </div>
<div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 Low Register */</span></div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define ETH_MACA2LR_MACA2L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address2 low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160; </div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 High Register */</span></div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MACA3H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address3 high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160; </div>
<div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 Low Register */</span></div>
<div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor">#define ETH_MACA3LR_MACA3L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address3 low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160; </div>
<div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="comment">/*                Ethernet MMC Registers bits definition                      */</span></div>
<div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160; </div>
<div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Contol Register */</span></div>
<div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCFHP      ((uint32_t)0x00000020)  </span><span class="comment">/* MMC counter Full-Half preset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCP        ((uint32_t)0x00000010)  </span><span class="comment">/* MMC counter preset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCF        ((uint32_t)0x00000008)  </span><span class="comment">/* MMC Counter Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor">#define ETH_MMCCR_ROR        ((uint32_t)0x00000004)  </span><span class="comment">/* Reset on Read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor">#define ETH_MMCCR_CSR        ((uint32_t)0x00000002)  </span><span class="comment">/* Counter Stop Rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="preprocessor">#define ETH_MMCCR_CR         ((uint32_t)0x00000001)  </span><span class="comment">/* Counters Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160; </div>
<div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span></div>
<div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RGUFS     ((uint32_t)0x00020000)  </span><span class="comment">/* Set when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFAES     ((uint32_t)0x00000040)  </span><span class="comment">/* Set when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFCES     ((uint32_t)0x00000020)  </span><span class="comment">/* Set when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160; </div>
<div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span></div>
<div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFS      ((uint32_t)0x00200000)  </span><span class="comment">/* Set when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFMSCS   ((uint32_t)0x00008000)  </span><span class="comment">/* Set when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFSCS    ((uint32_t)0x00004000)  </span><span class="comment">/* Set when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160; </div>
<div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span></div>
<div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RGUFM    ((uint32_t)0x00020000)  </span><span class="comment">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFAEM    ((uint32_t)0x00000040)  </span><span class="comment">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFCEM    ((uint32_t)0x00000020)  </span><span class="comment">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160; </div>
<div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span></div>
<div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFM     ((uint32_t)0x00200000)  </span><span class="comment">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFMSCM  ((uint32_t)0x00008000)  </span><span class="comment">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFSCM   ((uint32_t)0x00004000)  </span><span class="comment">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160; </div>
<div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span></div>
<div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define ETH_MMCTGFSCCR_TGFSCC     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160; </div>
<div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span></div>
<div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define ETH_MMCTGFMSCCR_TGFMSCC   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160; </div>
<div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define ETH_MMCTGFCR_TGFC    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good frames transmitted. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160; </div>
<div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span></div>
<div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define ETH_MMCRFCECR_RFCEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with CRC error. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160; </div>
<div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span></div>
<div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define ETH_MMCRFAECR_RFAEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with alignment (dribble) error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160; </div>
<div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define ETH_MMCRGUFCR_RGUFC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good unicast frames received. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160; </div>
<div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="comment">/*               Ethernet PTP Registers bits definition                       */</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160; </div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSCNT       ((uint32_t)0x00030000)  </span><span class="comment">/* Time stamp clock node type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSMRME     ((uint32_t)0x00008000)  </span><span class="comment">/* Time stamp snapshot for message relevant to master enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSEME      ((uint32_t)0x00004000)  </span><span class="comment">/* Time stamp snapshot for event message enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSIPV4FE   ((uint32_t)0x00002000)  </span><span class="comment">/* Time stamp snapshot for IPv4 frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSIPV6FE   ((uint32_t)0x00001000)  </span><span class="comment">/* Time stamp snapshot for IPv6 frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSPTPOEFE  ((uint32_t)0x00000800)  </span><span class="comment">/* Time stamp snapshot for PTP over ethernet frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSPTPPSV2E  ((uint32_t)0x00000400)  </span><span class="comment">/* Time stamp PTP packet snooping for version2 format enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSSR       ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp Sub-seconds rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSARFE     ((uint32_t)0x00000100)  </span><span class="comment">/* Time stamp snapshot for all received frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160; </div>
<div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSARU    ((uint32_t)0x00000020)  </span><span class="comment">/* Addend register update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSITE    ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp interrupt trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTU    ((uint32_t)0x00000008)  </span><span class="comment">/* Time stamp update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTI    ((uint32_t)0x00000004)  </span><span class="comment">/* Time stamp initialize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSFCU    ((uint32_t)0x00000002)  </span><span class="comment">/* Time stamp fine or coarse update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSE      ((uint32_t)0x00000001)  </span><span class="comment">/* Time stamp enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160; </div>
<div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span></div>
<div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define ETH_PTPSSIR_STSSI    ((uint32_t)0x000000FF)  </span><span class="comment">/* System time Sub-second increment value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160; </div>
<div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Register */</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="preprocessor">#define ETH_PTPTSHR_STS      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* System Time second */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160; </div>
<div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STPNS    ((uint32_t)0x80000000)  </span><span class="comment">/* System Time Positive or negative time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STSS     ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* System Time sub-seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160; </div>
<div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define ETH_PTPTSHUR_TSUS    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp update seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160; </div>
<div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span></div>
<div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUPNS  ((uint32_t)0x80000000)  </span><span class="comment">/* Time stamp update Positive or negative time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUSS   ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* Time stamp update sub-seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160; </div>
<div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define ETH_PTPTSAR_TSA      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp addend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160; </div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time High Register */</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor">#define ETH_PTPTTHR_TTSH     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160; </div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time Low Register */</span></div>
<div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor">#define ETH_PTPTTLR_TTSL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160; </div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Status Register */</span></div>
<div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSTTR    ((uint32_t)0x00000020)  </span><span class="comment">/* Time stamp target time reached */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSO     ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp seconds overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160; </div>
<div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="comment">/*                 Ethernet DMA Registers bits definition                     */</span></div>
<div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160; </div>
<div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Bus Mode Register */</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define ETH_DMABMR_AAB       ((uint32_t)0x02000000)  </span><span class="comment">/* Address-Aligned beats */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define ETH_DMABMR_FPM        ((uint32_t)0x01000000)  </span><span class="comment">/* 4xPBL mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define ETH_DMABMR_USP       ((uint32_t)0x00800000)  </span><span class="comment">/* Use separate PBL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define ETH_DMABMR_RDP       ((uint32_t)0x007E0000)  </span><span class="comment">/* RxDMA PBL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_1Beat    ((uint32_t)0x00020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_2Beat    ((uint32_t)0x00040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4Beat    ((uint32_t)0x00080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_8Beat    ((uint32_t)0x00100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_16Beat   ((uint32_t)0x00200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_32Beat   ((uint32_t)0x00400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor">                </span></div>
<div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_4Beat   ((uint32_t)0x01020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_8Beat   ((uint32_t)0x01040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_16Beat  ((uint32_t)0x01080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_32Beat  ((uint32_t)0x01100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_64Beat  ((uint32_t)0x01200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor">#define ETH_DMABMR_FB        ((uint32_t)0x00010000)  </span><span class="comment">/* Fixed Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor">#define ETH_DMABMR_RTPR      ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_1_1     ((uint32_t)0x00000000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_2_1     ((uint32_t)0x00004000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_3_1     ((uint32_t)0x00008000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_4_1     ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor">#define ETH_DMABMR_PBL    ((uint32_t)0x00003F00)  </span><span class="comment">/* Programmable burst length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_1Beat    ((uint32_t)0x00000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_2Beat    ((uint32_t)0x00000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4Beat    ((uint32_t)0x00000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_8Beat    ((uint32_t)0x00000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_16Beat   ((uint32_t)0x00001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_32Beat   ((uint32_t)0x00002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor">                </span></div>
<div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_4Beat   ((uint32_t)0x01000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_8Beat   ((uint32_t)0x01000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_16Beat  ((uint32_t)0x01000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_32Beat  ((uint32_t)0x01000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_64Beat  ((uint32_t)0x01001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor">#define ETH_DMABMR_EDE       ((uint32_t)0x00000080)  </span><span class="comment">/* Enhanced Descriptor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define ETH_DMABMR_DSL       ((uint32_t)0x0000007C)  </span><span class="comment">/* Descriptor Skip Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define ETH_DMABMR_DA        ((uint32_t)0x00000002)  </span><span class="comment">/* DMA arbitration scheme */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define ETH_DMABMR_SR        ((uint32_t)0x00000001)  </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160; </div>
<div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span></div>
<div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor">#define ETH_DMATPDR_TPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Transmit poll demand */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160; </div>
<div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span></div>
<div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define ETH_DMARPDR_RPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Receive poll demand  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160; </div>
<div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span></div>
<div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define ETH_DMARDLAR_SRL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of receive list */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160; </div>
<div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span></div>
<div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define ETH_DMATDLAR_STL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of transmit list */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160; </div>
<div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Status Register */</span></div>
<div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor">#define ETH_DMASR_TSTS       ((uint32_t)0x20000000)  </span><span class="comment">/* Time-stamp trigger status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define ETH_DMASR_PMTS       ((uint32_t)0x10000000)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define ETH_DMASR_MMCS       ((uint32_t)0x08000000)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define ETH_DMASR_EBS        ((uint32_t)0x03800000)  </span><span class="comment">/* Error bits status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;  <span class="comment">/* combination with EBS[2:0] for GetFlagStatus function */</span></div>
<div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DescAccess      ((uint32_t)0x02000000)  </span><span class="comment">/* Error bits 0-data buffer, 1-desc. access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_ReadTransf      ((uint32_t)0x01000000)  </span><span class="comment">/* Error bits 0-write trnsf, 1-read transfr */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DataTransfTx    ((uint32_t)0x00800000)  </span><span class="comment">/* Error bits 0-Rx DMA, 1-Tx DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define ETH_DMASR_TPS         ((uint32_t)0x00700000)  </span><span class="comment">/* Transmit process state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Tx Command issued  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Fetching        ((uint32_t)0x00100000)  </span><span class="comment">/* Running - fetching the Tx descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Waiting         ((uint32_t)0x00200000)  </span><span class="comment">/* Running - waiting for status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Reading         ((uint32_t)0x00300000)  </span><span class="comment">/* Running - reading the data from host memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Suspended       ((uint32_t)0x00600000)  </span><span class="comment">/* Suspended - Tx Descriptor unavailabe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Closing         ((uint32_t)0x00700000)  </span><span class="comment">/* Running - closing Rx descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define ETH_DMASR_RPS         ((uint32_t)0x000E0000)  </span><span class="comment">/* Receive process state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Rx Command issued */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Fetching        ((uint32_t)0x00020000)  </span><span class="comment">/* Running - fetching the Rx descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Waiting         ((uint32_t)0x00060000)  </span><span class="comment">/* Running - waiting for packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Suspended       ((uint32_t)0x00080000)  </span><span class="comment">/* Suspended - Rx Descriptor unavailable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Closing         ((uint32_t)0x000A0000)  </span><span class="comment">/* Running - closing descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Queuing         ((uint32_t)0x000E0000)  </span><span class="comment">/* Running - queuing the recieve frame into host memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define ETH_DMASR_NIS        ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor">#define ETH_DMASR_AIS        ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define ETH_DMASR_ERS        ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define ETH_DMASR_FBES       ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define ETH_DMASR_ETS        ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define ETH_DMASR_RWTS       ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define ETH_DMASR_RPSS       ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define ETH_DMASR_RBUS       ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define ETH_DMASR_RS         ((uint32_t)0x00000040)  </span><span class="comment">/* Receive status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define ETH_DMASR_TUS        ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit underflow status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define ETH_DMASR_ROS        ((uint32_t)0x00000010)  </span><span class="comment">/* Receive overflow status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define ETH_DMASR_TJTS       ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor">#define ETH_DMASR_TBUS       ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="preprocessor">#define ETH_DMASR_TPSS       ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define ETH_DMASR_TS         ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160; </div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Operation Mode Register */</span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DTCEFD    ((uint32_t)0x04000000)  </span><span class="comment">/* Disable Dropping of TCP/IP checksum error frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RSF       ((uint32_t)0x02000000)  </span><span class="comment">/* Receive store and forward */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DFRF      ((uint32_t)0x01000000)  </span><span class="comment">/* Disable flushing of received frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TSF       ((uint32_t)0x00200000)  </span><span class="comment">/* Transmit store and forward */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FTF       ((uint32_t)0x00100000)  </span><span class="comment">/* Flush transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TTC       ((uint32_t)0x0001C000)  </span><span class="comment">/* Transmit threshold control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_128Bytes      ((uint32_t)0x00004000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_192Bytes      ((uint32_t)0x00008000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_256Bytes      ((uint32_t)0x0000C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_40Bytes       ((uint32_t)0x00010000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_32Bytes       ((uint32_t)0x00014000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_24Bytes       ((uint32_t)0x00018000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_16Bytes       ((uint32_t)0x0001C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_ST        ((uint32_t)0x00002000)  </span><span class="comment">/* Start/stop transmission command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FEF       ((uint32_t)0x00000080)  </span><span class="comment">/* Forward error frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FUGF      ((uint32_t)0x00000040)  </span><span class="comment">/* Forward undersized good frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RTC       ((uint32_t)0x00000018)  </span><span class="comment">/* receive threshold control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_32Bytes       ((uint32_t)0x00000008)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_96Bytes       ((uint32_t)0x00000010)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_128Bytes      ((uint32_t)0x00000018)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_OSF       ((uint32_t)0x00000004)  </span><span class="comment">/* operate on second frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_SR        ((uint32_t)0x00000002)  </span><span class="comment">/* Start/stop receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160; </div>
<div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span></div>
<div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define ETH_DMAIER_NISE      ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define ETH_DMAIER_AISE      ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define ETH_DMAIER_ERIE      ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define ETH_DMAIER_FBEIE     ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define ETH_DMAIER_ETIE      ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RWTIE     ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RPSIE     ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RBUIE     ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RIE       ((uint32_t)0x00000040)  </span><span class="comment">/* Receive interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TUIE      ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit Underflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define ETH_DMAIER_ROIE      ((uint32_t)0x00000010)  </span><span class="comment">/* Receive Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TJTIE     ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TBUIE     ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TPSIE     ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TIE       ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160; </div>
<div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span></div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OFOC   ((uint32_t)0x10000000)  </span><span class="comment">/* Overflow bit for FIFO overflow counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFA    ((uint32_t)0x0FFE0000)  </span><span class="comment">/* Number of frames missed by the application */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OMFC   ((uint32_t)0x00010000)  </span><span class="comment">/* Overflow bit for missed frame counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFC    ((uint32_t)0x0000FFFF)  </span><span class="comment">/* Number of frames missed by the controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160; </div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span></div>
<div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define ETH_DMACHTDR_HTDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit descriptor address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160; </div>
<div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span></div>
<div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define ETH_DMACHRDR_HRDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive descriptor address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160; </div>
<div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span></div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define ETH_DMACHTBAR_HTBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit buffer address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160; </div>
<div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span></div>
<div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define ETH_DMACHRBAR_HRBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive buffer address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160; </div>
<div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor">  #include &quot;stm32f4xx_conf.h&quot;</span></div>
<div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160; </div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160; </div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160; </div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div>
<div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160; </div>
<div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span></div>
<div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160; </div>
<div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span></div>
<div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160; </div>
<div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div>
<div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160; </div>
<div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span></div>
<div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160; </div>
<div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;}</div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160; </div>
<div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160; </div>
<div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdeci">@ UART5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:227</div></div>
<div class="ttc" id="agroup__CMSIS_gaf019d85ce2b876ee99d994a09de12ec3_html_gaf019d85ce2b876ee99d994a09de12ec3"><div class="ttname"><a href="group__CMSIS_gaf019d85ce2b876ee99d994a09de12ec3.html#gaf019d85ce2b876ee99d994a09de12ec3">LTDC_TypeDef::CPSR</a></div><div class="ttdeci">__IO uint32_t CPSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1071</div></div>
<div class="ttc" id="agroup__CMSIS_ga2e3f3fba908b85d2fcf1eaab6b5600bf_html_ga2e3f3fba908b85d2fcf1eaab6b5600bf"><div class="ttname"><a href="group__CMSIS_ga2e3f3fba908b85d2fcf1eaab6b5600bf.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf">LTDC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1068</div></div>
<div class="ttc" id="astructSPI__TypeDef_html"><div class="ttname"><a href="structSPI__TypeDef.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:592</div></div>
<div class="ttc" id="agroup__CMSIS_ga2798980d0154fe0dfadc7419655f8c49_html_ga2798980d0154fe0dfadc7419655f8c49"><div class="ttname"><a href="group__CMSIS_ga2798980d0154fe0dfadc7419655f8c49.html#ga2798980d0154fe0dfadc7419655f8c49">CRYP_TypeDef::CSGCMCCM7R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM7R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1383</div></div>
<div class="ttc" id="agroup__CMSIS_gaa79c0c2be9b6f8e4f034d8d5fe8e9345_html_gaa79c0c2be9b6f8e4f034d8d5fe8e9345"><div class="ttname"><a href="group__CMSIS_gaa79c0c2be9b6f8e4f034d8d5fe8e9345.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345">LTDC_Layer_TypeDef::CFBAR</a></div><div class="ttdeci">__IO uint32_t CFBAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1090</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> LPC8xx.h:69</div></div>
<div class="ttc" id="astructHASH__DIGEST__TypeDef_html"><div class="ttname"><a href="structHASH__DIGEST__TypeDef.html">HASH_DIGEST_TypeDef</a></div><div class="ttdoc">HASH_DIGEST.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1415</div></div>
<div class="ttc" id="acore__cm0_8h_aec43007d9998a0a0e01faede4133d6be_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:154</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdeci">@ CAN1_SCE_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:199</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:266</div></div>
<div class="ttc" id="agroup__CMSIS_ga2469616cbbe6a9e9afa1b943f326add0_html_ga2469616cbbe6a9e9afa1b943f326add0"><div class="ttname"><a href="group__CMSIS_ga2469616cbbe6a9e9afa1b943f326add0.html#ga2469616cbbe6a9e9afa1b943f326add0">DMA2D_TypeDef::BGPFCCR</a></div><div class="ttdeci">__IO uint32_t BGPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:722</div></div>
<div class="ttc" id="agroup__Exported__types_ga30e6c0f6718e1b6d26dc9d94ddcf9d11_html_ga30e6c0f6718e1b6d26dc9d94ddcf9d11"><div class="ttname"><a href="group__Exported__types_ga30e6c0f6718e1b6d26dc9d94ddcf9d11.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a></div><div class="ttdeci">const int8_t sc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:477</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:265</div></div>
<div class="ttc" id="astructUSART__TypeDef_html"><div class="ttname"><a href="structUSART__TypeDef.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:683</div></div>
<div class="ttc" id="astructLTDC__TypeDef_html"><div class="ttname"><a href="structLTDC__TypeDef.html">LTDC_TypeDef</a></div><div class="ttdoc">LCD-TFT Display Controller.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1055</div></div>
<div class="ttc" id="astructDMA__Stream__TypeDef_html"><div class="ttname"><a href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:457</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a></div><div class="ttdeci">@ CAN2_RX0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:206</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:208</div></div>
<div class="ttc" id="agroup__CMSIS_ga6b3c0b0492c1941412dbe5abd1f64566_html_ga6b3c0b0492c1941412dbe5abd1f64566"><div class="ttname"><a href="group__CMSIS_ga6b3c0b0492c1941412dbe5abd1f64566.html#ga6b3c0b0492c1941412dbe5abd1f64566">CRYP_TypeDef::CSGCM1R</a></div><div class="ttdeci">__IO uint32_t CSGCM1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1385</div></div>
<div class="ttc" id="agroup__Exported__types_gad97679599f3791409523fdb1c6156a28_html_gad97679599f3791409523fdb1c6156a28"><div class="ttname"><a href="group__Exported__types_gad97679599f3791409523fdb1c6156a28.html#gad97679599f3791409523fdb1c6156a28">sc32</a></div><div class="ttdeci">const int32_t sc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:475</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdeci">@ DMA2_Stream6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:211</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:225</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdeci">@ DMA2_Stream7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:212</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdeci">@ CAN1_RX1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:198</div></div>
<div class="ttc" id="agroup__Exported__types_gab0ec90ac9b2c5864755998c8d37c264a_html_gab0ec90ac9b2c5864755998c8d37c264a"><div class="ttname"><a href="group__Exported__types_gab0ec90ac9b2c5864755998c8d37c264a.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a></div><div class="ttdeci">__I uint8_t vuc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:501</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:256</div></div>
<div class="ttc" id="agroup__CMSIS_gad9976416e6199c8c1f7bcdabe20e4bd2_html_gad9976416e6199c8c1f7bcdabe20e4bd2"><div class="ttname"><a href="group__CMSIS_gad9976416e6199c8c1f7bcdabe20e4bd2.html#gad9976416e6199c8c1f7bcdabe20e4bd2">SAI_Block_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1210</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a></div><div class="ttdeci">@ ETH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:203</div></div>
<div class="ttc" id="agroup__Exported__types_ga66ab742a0751bb4e7661b8e874f2ddda_html_ga66ab742a0751bb4e7661b8e874f2ddda"><div class="ttname"><a href="group__Exported__types_ga66ab742a0751bb4e7661b8e874f2ddda.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a></div><div class="ttdeci">const int16_t sc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:476</div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:403</div></div>
<div class="ttc" id="agroup__CMSIS_gac4b6f819b8e4f7981b998bd75dafcbce_html_gac4b6f819b8e4f7981b998bd75dafcbce"><div class="ttname"><a href="group__CMSIS_gac4b6f819b8e4f7981b998bd75dafcbce.html#gac4b6f819b8e4f7981b998bd75dafcbce">RCC_TypeDef::PLLSAICFGR</a></div><div class="ttdeci">__IO uint32_t PLLSAICFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1144</div></div>
<div class="ttc" id="astructFSMC__Bank3__TypeDef_html"><div class="ttname"><a href="structFSMC__Bank3__TypeDef.html">FSMC_Bank3_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank3.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:990</div></div>
<div class="ttc" id="agroup__CMSIS_gae98f793825b09b2b70300582d2f8a9fe_html_gae98f793825b09b2b70300582d2f8a9fe"><div class="ttname"><a href="group__CMSIS_gae98f793825b09b2b70300582d2f8a9fe.html#gae98f793825b09b2b70300582d2f8a9fe">DMA2D_TypeDef::FGPFCCR</a></div><div class="ttdeci">__IO uint32_t FGPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:720</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:167</div></div>
<div class="ttc" id="acore__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astructFSMC__Bank4__TypeDef_html"><div class="ttname"><a href="structFSMC__Bank4__TypeDef.html">FSMC_Bank4_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank4.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1004</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:187</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:183</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a></div><div class="ttdeci">@ DCMI_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:220</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a></div><div class="ttdeci">@ CAN1_TX_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f37x.h:188</div></div>
<div class="ttc" id="astructCAN__TypeDef_html"><div class="ttname"><a href="structCAN__TypeDef.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:719</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:267</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdeci">@ DMA2_Stream5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:210</div></div>
<div class="ttc" id="agroup__CMSIS_ga118208b8645815a2aa670e92d6277199_html_ga118208b8645815a2aa670e92d6277199"><div class="ttname"><a href="group__CMSIS_ga118208b8645815a2aa670e92d6277199.html#ga118208b8645815a2aa670e92d6277199">DMA2D_TypeDef::OOR</a></div><div class="ttdeci">__IO uint32_t OOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:729</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdeci">@ I2C3_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:215</div></div>
<div class="ttc" id="agroup__CMSIS_ga8f6597d73722df5394be67c0ac22fe66_html_ga8f6597d73722df5394be67c0ac22fe66"><div class="ttname"><a href="group__CMSIS_ga8f6597d73722df5394be67c0ac22fe66.html#ga8f6597d73722df5394be67c0ac22fe66">DMA2D_TypeDef::FGMAR</a></div><div class="ttdeci">__IO uint32_t FGMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:716</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdeci">@ TIM8_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:223</div></div>
<div class="ttc" id="agroup__CMSIS_gad597faecb079859e9cdb849c8cf78aec_html_gad597faecb079859e9cdb849c8cf78aec"><div class="ttname"><a href="group__CMSIS_gad597faecb079859e9cdb849c8cf78aec.html#gad597faecb079859e9cdb849c8cf78aec">LTDC_Layer_TypeDef::BFCR</a></div><div class="ttdeci">__IO uint32_t BFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1088</div></div>
<div class="ttc" id="agroup__CMSIS_gaa5bb98a48470eaf50559e916bce23278_html_gaa5bb98a48470eaf50559e916bce23278"><div class="ttname"><a href="group__CMSIS_gaa5bb98a48470eaf50559e916bce23278.html#gaa5bb98a48470eaf50559e916bce23278">LTDC_TypeDef::SSCR</a></div><div class="ttdeci">__IO uint32_t SSCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1057</div></div>
<div class="ttc" id="agroup__CMSIS_gac981185bb8c7a4c3cf75e25b06741ac3_html_gac981185bb8c7a4c3cf75e25b06741ac3"><div class="ttname"><a href="group__CMSIS_gac981185bb8c7a4c3cf75e25b06741ac3.html#gac981185bb8c7a4c3cf75e25b06741ac3">CRYP_TypeDef::CSGCM0R</a></div><div class="ttdeci">__IO uint32_t CSGCM0R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1384</div></div>
<div class="ttc" id="astructI2C__TypeDef_html"><div class="ttname"><a href="structI2C__TypeDef.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:494</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a></div><div class="ttdeci">@ CAN1_RX0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f37x.h:189</div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html"><div class="ttname"><a href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:383</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdeci">@ DMA1_Stream1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:194</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:177</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:188</div></div>
<div class="ttc" id="acore__cm0_8h_af63697ed9952cc71e1225efe205f6cd3_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:151</div></div>
<div class="ttc" id="agroup__Exported__types_ga5b628e6a05856ff67e535fa391a57683_html_ga5b628e6a05856ff67e535fa391a57683"><div class="ttname"><a href="group__Exported__types_ga5b628e6a05856ff67e535fa391a57683.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a></div><div class="ttdeci">const uint32_t uc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:491</div></div>
<div class="ttc" id="agroup__CMSIS_ga926db5a8be35fdd38102fb4b9d3a12ed_html_ga926db5a8be35fdd38102fb4b9d3a12ed"><div class="ttname"><a href="group__CMSIS_ga926db5a8be35fdd38102fb4b9d3a12ed.html#ga926db5a8be35fdd38102fb4b9d3a12ed">CRYP_TypeDef::CSGCMCCM0R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM0R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1376</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdeci">@ UART4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:226</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:178</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:173</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:211</div></div>
<div class="ttc" id="aclassFIFO_html"><div class="ttname"><a href="classFIFO.html">FIFO</a></div><div class="ttdef"><b>Definition:</b> fifo.hpp:35</div></div>
<div class="ttc" id="agroup__CMSIS_ga180354afdf5ff27d04befd794c46156d_html_ga180354afdf5ff27d04befd794c46156d"><div class="ttname"><a href="group__CMSIS_ga180354afdf5ff27d04befd794c46156d.html#ga180354afdf5ff27d04befd794c46156d">FLASH_TypeDef::OPTCR1</a></div><div class="ttdeci">__IO uint32_t OPTCR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:838</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:218</div></div>
<div class="ttc" id="astructHASH__TypeDef_html"><div class="ttname"><a href="structHASH__TypeDef.html">HASH_TypeDef</a></div><div class="ttdoc">HASH.</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:966</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdeci">@ SDIO_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:191</div></div>
<div class="ttc" id="agroup__CMSIS_ga0ab6c92574cc246707aa1371e3c5cb85_html_ga0ab6c92574cc246707aa1371e3c5cb85"><div class="ttname"><a href="group__CMSIS_ga0ab6c92574cc246707aa1371e3c5cb85.html#ga0ab6c92574cc246707aa1371e3c5cb85">LTDC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1067</div></div>
<div class="ttc" id="agroup__CMSIS_ga96a187a30051332f029676b6ecd36167_html_ga96a187a30051332f029676b6ecd36167"><div class="ttname"><a href="group__CMSIS_ga96a187a30051332f029676b6ecd36167.html#ga96a187a30051332f029676b6ecd36167">DMA2D_TypeDef::NLR</a></div><div class="ttdeci">__IO uint32_t NLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:730</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:174</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a></div><div class="ttdeci">@ OTG_FS_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:184</div></div>
<div class="ttc" id="agroup__CMSIS_ga9a1b3799763c47fefd4772f10b7df91b_html_ga9a1b3799763c47fefd4772f10b7df91b"><div class="ttname"><a href="group__CMSIS_ga9a1b3799763c47fefd4772f10b7df91b.html#ga9a1b3799763c47fefd4772f10b7df91b">DMA2D_TypeDef::FGOR</a></div><div class="ttdeci">__IO uint32_t FGOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:717</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a></div><div class="ttdeci">@ CAN2_TX_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:205</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdeci">@ DMA1_Stream3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:196</div></div>
<div class="ttc" id="agroup__CMSIS_gaefcc864961c2bb0465e2ced3bd8b4a14_html_gaefcc864961c2bb0465e2ced3bd8b4a14"><div class="ttname"><a href="group__CMSIS_gaefcc864961c2bb0465e2ced3bd8b4a14.html#gaefcc864961c2bb0465e2ced3bd8b4a14">SAI_Block_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1213</div></div>
<div class="ttc" id="agroup__CMSIS_ga6d6675f23322e241122468935ee60ed1_html_ga6d6675f23322e241122468935ee60ed1"><div class="ttname"><a href="group__CMSIS_ga6d6675f23322e241122468935ee60ed1.html#ga6d6675f23322e241122468935ee60ed1">LTDC_TypeDef::CDSR</a></div><div class="ttdeci">__IO uint32_t CDSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1072</div></div>
<div class="ttc" id="agroup__CMSIS_gaf4b7c440d7156226fd2788c366b9eaba_html_gaf4b7c440d7156226fd2788c366b9eaba"><div class="ttname"><a href="group__CMSIS_gaf4b7c440d7156226fd2788c366b9eaba.html#gaf4b7c440d7156226fd2788c366b9eaba">CRYP_TypeDef::CSGCM6R</a></div><div class="ttdeci">__IO uint32_t CSGCM6R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1390</div></div>
<div class="ttc" id="agroup__CMSIS_gafdbd6e3f06436d655b464e1ea804ea31_html_gafdbd6e3f06436d655b464e1ea804ea31"><div class="ttname"><a href="group__CMSIS_gafdbd6e3f06436d655b464e1ea804ea31.html#gafdbd6e3f06436d655b464e1ea804ea31">DMA2D_TypeDef::FGCMAR</a></div><div class="ttdeci">__IO uint32_t FGCMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:724</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a></div><div class="ttdeci">@ CAN2_RX1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:207</div></div>
<div class="ttc" id="agroup__Exported__types_gae9b1af5c037e57a98884758875d3a7c4_html_gae9b1af5c037e57a98884758875d3a7c4"><div class="ttname"><a href="group__Exported__types_gae9b1af5c037e57a98884758875d3a7c4.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a></div><div class="ttdeci">int32_t s32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:471</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:191</div></div>
<div class="ttc" id="agroup__CMSIS_ga93ae9fddd0bab5c8938015a540e6371e_html_ga93ae9fddd0bab5c8938015a540e6371e"><div class="ttname"><a href="group__CMSIS_ga93ae9fddd0bab5c8938015a540e6371e.html#ga93ae9fddd0bab5c8938015a540e6371e">DMA2D_TypeDef::BGOR</a></div><div class="ttdeci">__IO uint32_t BGOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:719</div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:618</div></div>
<div class="ttc" id="agroup__CMSIS_gaaef957d89b76c3fa2c09ff61ee0db11d_html_gaaef957d89b76c3fa2c09ff61ee0db11d"><div class="ttname"><a href="group__CMSIS_gaaef957d89b76c3fa2c09ff61ee0db11d.html#gaaef957d89b76c3fa2c09ff61ee0db11d">SAI_Block_TypeDef::SLOTR</a></div><div class="ttdeci">__IO uint32_t SLOTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1212</div></div>
<div class="ttc" id="astructSDIO__TypeDef_html"><div class="ttname"><a href="structSDIO__TypeDef.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1148</div></div>
<div class="ttc" id="agroup__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b"><div class="ttname"><a href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a></div><div class="ttdeci">@ FMC_IRQn</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:80</div></div>
<div class="ttc" id="astructIWDG__TypeDef_html"><div class="ttname"><a href="structIWDG__TypeDef.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:513</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM9_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:166</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdeci">@ DMA2_Stream0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:198</div></div>
<div class="ttc" id="astructFSMC__Bank2__TypeDef_html"><div class="ttname"><a href="structFSMC__Bank2__TypeDef.html">FSMC_Bank2_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank2.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:976</div></div>
<div class="ttc" id="agroup__CMSIS_ga7b6a846a09e204c29664759983853ec0_html_ga7b6a846a09e204c29664759983853ec0"><div class="ttname"><a href="group__CMSIS_ga7b6a846a09e204c29664759983853ec0.html#ga7b6a846a09e204c29664759983853ec0">DMA2D_TypeDef::BGCMAR</a></div><div class="ttdeci">__IO uint32_t BGCMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:725</div></div>
<div class="ttc" id="agroup__CMSIS_ga52dffdfbe572129cc142023f3daeeffe_html_ga52dffdfbe572129cc142023f3daeeffe"><div class="ttname"><a href="group__CMSIS_ga52dffdfbe572129cc142023f3daeeffe.html#ga52dffdfbe572129cc142023f3daeeffe">SAI_Block_TypeDef::CLRFR</a></div><div class="ttdeci">__IO uint32_t CLRFR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1215</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdeci">@ ADC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:200</div></div>
<div class="ttc" id="astructCRC__TypeDef_html"><div class="ttname"><a href="structCRC__TypeDef.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:350</div></div>
<div class="ttc" id="astructPWR__TypeDef_html"><div class="ttname"><a href="structPWR__TypeDef.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:526</div></div>
<div class="ttc" id="agroup__CMSIS_gada6999b49bbe697c1dd5fdabc9bad7f4_html_gada6999b49bbe697c1dd5fdabc9bad7f4"><div class="ttname"><a href="group__CMSIS_gada6999b49bbe697c1dd5fdabc9bad7f4.html#gada6999b49bbe697c1dd5fdabc9bad7f4">SAI_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1204</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdeci">@ DMA1_Stream2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:195</div></div>
<div class="ttc" id="astructRCC__TypeDef_html"><div class="ttname"><a href="structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:536</div></div>
<div class="ttc" id="agroup__CMSIS_ga2f9c622eea7f715471d37025beed5a46_html_ga2f9c622eea7f715471d37025beed5a46"><div class="ttname"><a href="group__CMSIS_ga2f9c622eea7f715471d37025beed5a46.html#ga2f9c622eea7f715471d37025beed5a46">CRYP_TypeDef::CSGCMCCM6R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM6R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1382</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdeci">@ DMA1_Stream7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:189</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a></div><div class="ttdeci">@ OTG_HS_EP1_IN_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:217</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a></div><div class="ttdeci">@ HASH_RNG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:222</div></div>
<div class="ttc" id="agroup__CMSIS_ga8e2ca425d2b5655573fd89bca5efb272_html_ga8e2ca425d2b5655573fd89bca5efb272"><div class="ttname"><a href="group__CMSIS_ga8e2ca425d2b5655573fd89bca5efb272.html#ga8e2ca425d2b5655573fd89bca5efb272">DMA2D_TypeDef::FGCOLR</a></div><div class="ttdeci">__IO uint32_t FGCOLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:721</div></div>
<div class="ttc" id="agroup__CMSIS_ga154e0514cfca7449156dd5a9133631ac_html_ga154e0514cfca7449156dd5a9133631ac"><div class="ttname"><a href="group__CMSIS_ga154e0514cfca7449156dd5a9133631ac.html#ga154e0514cfca7449156dd5a9133631ac">LTDC_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1061</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:205</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a></div><div class="ttdeci">@ OTG_FS_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:209</div></div>
<div class="ttc" id="agroup__CMSIS_gafb0ef686f69afae3e9614a9b30558dcf_html_gafb0ef686f69afae3e9614a9b30558dcf"><div class="ttname"><a href="group__CMSIS_gafb0ef686f69afae3e9614a9b30558dcf.html#gafb0ef686f69afae3e9614a9b30558dcf">DMA2D_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:713</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:175</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:179</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a></div><div class="ttdeci">@ OTG_HS_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:218</div></div>
<div class="ttc" id="agroup__CMSIS_ga9c72a83598a0ee20148f01a486f54ac0_html_ga9c72a83598a0ee20148f01a486f54ac0"><div class="ttname"><a href="group__CMSIS_ga9c72a83598a0ee20148f01a486f54ac0.html#ga9c72a83598a0ee20148f01a486f54ac0">LTDC_Layer_TypeDef::WHPCR</a></div><div class="ttdeci">__IO uint32_t WHPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1082</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdeci">@ I2C3_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:214</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:184</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdeci">@ TIM7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:229</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdeci">@ DMA2_Stream3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:201</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:209</div></div>
<div class="ttc" id="astructSAI__Block__TypeDef_html"><div class="ttname"><a href="structSAI__Block__TypeDef.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1208</div></div>
<div class="ttc" id="agroup__CMSIS_ga877ad70fcd4a215bc8f9bb31fdc8d3d1_html_ga877ad70fcd4a215bc8f9bb31fdc8d3d1"><div class="ttname"><a href="group__CMSIS_ga877ad70fcd4a215bc8f9bb31fdc8d3d1.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">__IO uint32_t DCKCFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1145</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdeci">@ DMA2_Stream1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:199</div></div>
<div class="ttc" id="agroup__CMSIS_ga4ecac7187f1a8fcd108b14abdfb4934d_html_ga4ecac7187f1a8fcd108b14abdfb4934d"><div class="ttname"><a href="group__CMSIS_ga4ecac7187f1a8fcd108b14abdfb4934d.html#ga4ecac7187f1a8fcd108b14abdfb4934d">DMA2D_TypeDef::OMAR</a></div><div class="ttdeci">__IO uint32_t OMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:728</div></div>
<div class="ttc" id="agroup__CMSIS_gad79968d5d5f78b8092c4de4e2c2c667b_html_gad79968d5d5f78b8092c4de4e2c2c667b"><div class="ttname"><a href="group__CMSIS_gad79968d5d5f78b8092c4de4e2c2c667b.html#gad79968d5d5f78b8092c4de4e2c2c667b">CRYP_TypeDef::CSGCMCCM2R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM2R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1378</div></div>
<div class="ttc" id="agroup__CMSIS_gadc9500a1222f448f5598e39a5998883f_html_gadc9500a1222f448f5598e39a5998883f"><div class="ttname"><a href="group__CMSIS_gadc9500a1222f448f5598e39a5998883f.html#gadc9500a1222f448f5598e39a5998883f">CRYP_TypeDef::CSGCM7R</a></div><div class="ttdeci">__IO uint32_t CSGCM7R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1391</div></div>
<div class="ttc" id="agroup__Exported__types_gaec1d22666cf030b79051e5daa372fbc8_html_gaec1d22666cf030b79051e5daa372fbc8"><div class="ttname"><a href="group__Exported__types_gaec1d22666cf030b79051e5daa372fbc8.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a></div><div class="ttdeci">__I int32_t vsc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:483</div></div>
<div class="ttc" id="astructADC__TypeDef_html"><div class="ttname"><a href="structADC__TypeDef.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:300</div></div>
<div class="ttc" id="agroup__CMSIS_ga4851d377da2a935b55cb832befef6b4e_html_ga4851d377da2a935b55cb832befef6b4e"><div class="ttname"><a href="group__CMSIS_ga4851d377da2a935b55cb832befef6b4e.html#ga4851d377da2a935b55cb832befef6b4e">CRYP_TypeDef::CSGCMCCM1R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1377</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:186</div></div>
<div class="ttc" id="agroup__CMSIS_ga8935f3f22c733c1cb5a05cecf3cfa38c_html_ga8935f3f22c733c1cb5a05cecf3cfa38c"><div class="ttname"><a href="group__CMSIS_ga8935f3f22c733c1cb5a05cecf3cfa38c.html#ga8935f3f22c733c1cb5a05cecf3cfa38c">SAI_Block_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1209</div></div>
<div class="ttc" id="agroup__CMSIS_ga3f9827b30a402fd3d85fe4f4b8eb49c9_html_ga3f9827b30a402fd3d85fe4f4b8eb49c9"><div class="ttname"><a href="group__CMSIS_ga3f9827b30a402fd3d85fe4f4b8eb49c9.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9">LTDC_Layer_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1081</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdeci">@ DMA1_Stream0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:193</div></div>
<div class="ttc" id="agroup__Exported__types_gac74022c74a461f810e0d4fdc9bfea480_html_gac74022c74a461f810e0d4fdc9bfea480"><div class="ttname"><a href="group__Exported__types_gac74022c74a461f810e0d4fdc9bfea480.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a></div><div class="ttdeci">const uint8_t uc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:493</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html"><div class="ttname"><a href="structEXTI__TypeDef.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:413</div></div>
<div class="ttc" id="agroup__CMSIS_ga7a7b8762321bdcdc8def7a6ace94a455_html_ga7a7b8762321bdcdc8def7a6ace94a455"><div class="ttname"><a href="group__CMSIS_ga7a7b8762321bdcdc8def7a6ace94a455.html#ga7a7b8762321bdcdc8def7a6ace94a455">LTDC_TypeDef::TWCR</a></div><div class="ttdeci">__IO uint32_t TWCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1060</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a></div><div class="ttdeci">@ CRYP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:221</div></div>
<div class="ttc" id="agroup__CMSIS_gab656f3f8c56857eb0b6ac5a3897254c5_html_gab656f3f8c56857eb0b6ac5a3897254c5"><div class="ttname"><a href="group__CMSIS_gab656f3f8c56857eb0b6ac5a3897254c5.html#gab656f3f8c56857eb0b6ac5a3897254c5">CRYP_TypeDef::CSGCM4R</a></div><div class="ttdeci">__IO uint32_t CSGCM4R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1388</div></div>
<div class="ttc" id="agroup__CMSIS_gaa3238d4c30b3ec500b2007bc061020db_html_gaa3238d4c30b3ec500b2007bc061020db"><div class="ttname"><a href="group__CMSIS_gaa3238d4c30b3ec500b2007bc061020db.html#gaa3238d4c30b3ec500b2007bc061020db">LTDC_Layer_TypeDef::WVPCR</a></div><div class="ttdeci">__IO uint32_t WVPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1083</div></div>
<div class="ttc" id="agroup__CMSIS_ga07566e4390ac1c55a3fd7f58dd6e33c6_html_ga07566e4390ac1c55a3fd7f58dd6e33c6"><div class="ttname"><a href="group__CMSIS_ga07566e4390ac1c55a3fd7f58dd6e33c6.html#ga07566e4390ac1c55a3fd7f58dd6e33c6">DMA2D_TypeDef::OCOLR</a></div><div class="ttdeci">__IO uint32_t OCOLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:727</div></div>
<div class="ttc" id="agroup__CMSIS_gadbd3ad2a70d1578d630acfdb9a526320_html_gadbd3ad2a70d1578d630acfdb9a526320"><div class="ttname"><a href="group__CMSIS_gadbd3ad2a70d1578d630acfdb9a526320.html#gadbd3ad2a70d1578d630acfdb9a526320">LTDC_Layer_TypeDef::CFBLNR</a></div><div class="ttdeci">__IO uint32_t CFBLNR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1092</div></div>
<div class="ttc" id="astructCAN__FilterRegister__TypeDef_html"><div class="ttname"><a href="structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:709</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdeci">@ DMA1_Stream5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:198</div></div>
<div class="ttc" id="agroup__CMSIS_gae4673c5b4a2df7b770d82e43b1806ccf_html_gae4673c5b4a2df7b770d82e43b1806ccf"><div class="ttname"><a href="group__CMSIS_gae4673c5b4a2df7b770d82e43b1806ccf.html#gae4673c5b4a2df7b770d82e43b1806ccf">LTDC_Layer_TypeDef::CFBLR</a></div><div class="ttdeci">__IO uint32_t CFBLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1091</div></div>
<div class="ttc" id="astructDMA2D__TypeDef_html"><div class="ttname"><a href="structDMA2D__TypeDef.html">DMA2D_TypeDef</a></div><div class="ttdoc">DMA2D Controller.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:712</div></div>
<div class="ttc" id="agroup__CMSIS_gacf20a59c07d3e013d0207b1719b973b6_html_gacf20a59c07d3e013d0207b1719b973b6"><div class="ttname"><a href="group__CMSIS_gacf20a59c07d3e013d0207b1719b973b6.html#gacf20a59c07d3e013d0207b1719b973b6">LTDC_TypeDef::BCCR</a></div><div class="ttdeci">__IO uint32_t BCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1065</div></div>
<div class="ttc" id="agroup__Exported__types_ga369ae0177b957e5afa7c1e62312f97c3_html_ga369ae0177b957e5afa7c1e62312f97c3"><div class="ttname"><a href="group__Exported__types_ga369ae0177b957e5afa7c1e62312f97c3.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a></div><div class="ttdeci">__I int16_t vsc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:484</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a></div><div class="ttdeci">@ OTG_HS_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:219</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:182</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdeci">@ USART6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:213</div></div>
<div class="ttc" id="agroup__CMSIS_ga56001d4b130f392c99dde9a06379af96_html_ga56001d4b130f392c99dde9a06379af96"><div class="ttname"><a href="group__CMSIS_ga56001d4b130f392c99dde9a06379af96.html#ga56001d4b130f392c99dde9a06379af96">SAI_Block_TypeDef::FRCR</a></div><div class="ttdeci">__IO uint32_t FRCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1211</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html"><div class="ttname"><a href="structGPIO__TypeDef.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1017</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></div><div class="ttdeci">@ TIM8_TRG_COM_TIM14_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:187</div></div>
<div class="ttc" id="astructDAC__TypeDef_html"><div class="ttname"><a href="structDAC__TypeDef.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:366</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdeci">@ TIM6_DAC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:228</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdeci">@ DMA1_Stream6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:199</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:200</div></div>
<div class="ttc" id="agroup__CMSIS_gad1505a32bdca9a2f8da708c7372cdafc_html_gad1505a32bdca9a2f8da708c7372cdafc"><div class="ttname"><a href="group__CMSIS_gad1505a32bdca9a2f8da708c7372cdafc.html#gad1505a32bdca9a2f8da708c7372cdafc">SAI_Block_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1214</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:257</div></div>
<div class="ttc" id="agroup__CMSIS_ga502dd9d2d17025a90bdf968eb29827f2_html_ga502dd9d2d17025a90bdf968eb29827f2"><div class="ttname"><a href="group__CMSIS_ga502dd9d2d17025a90bdf968eb29827f2.html#ga502dd9d2d17025a90bdf968eb29827f2">LTDC_TypeDef::SRCR</a></div><div class="ttdeci">__IO uint32_t SRCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1063</div></div>
<div class="ttc" id="agroup__CMSIS_gaaedb1dc65cb10a98f4c53f162b19bb39_html_gaaedb1dc65cb10a98f4c53f162b19bb39"><div class="ttname"><a href="group__CMSIS_gaaedb1dc65cb10a98f4c53f162b19bb39.html#gaaedb1dc65cb10a98f4c53f162b19bb39">LTDC_Layer_TypeDef::DCCR</a></div><div class="ttdeci">__IO uint32_t DCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1087</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdeci">@ DMA2_Stream2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:200</div></div>
<div class="ttc" id="astructLTDC__Layer__TypeDef_html"><div class="ttname"><a href="structLTDC__Layer__TypeDef.html">LTDC_Layer_TypeDef</a></div><div class="ttdoc">LCD-TFT Display layer x Controller.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1080</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM11_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:168</div></div>
<div class="ttc" id="agroup__CMSIS_ga932d5b47f494828fbe8e2448bb324ca8_html_ga932d5b47f494828fbe8e2448bb324ca8"><div class="ttname"><a href="group__CMSIS_ga932d5b47f494828fbe8e2448bb324ca8.html#ga932d5b47f494828fbe8e2448bb324ca8">I2C_TypeDef::FLTR</a></div><div class="ttdeci">__IO uint16_t FLTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1034</div></div>
<div class="ttc" id="astructWWDG__TypeDef_html"><div class="ttname"><a href="structWWDG__TypeDef.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:707</div></div>
<div class="ttc" id="agroup__CMSIS_gaa78b34a419d5a35c5504f1818ef9f122_html_gaa78b34a419d5a35c5504f1818ef9f122"><div class="ttname"><a href="group__CMSIS_gaa78b34a419d5a35c5504f1818ef9f122.html#gaa78b34a419d5a35c5504f1818ef9f122">DMA2D_TypeDef::LWR</a></div><div class="ttdeci">__IO uint32_t LWR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:731</div></div>
<div class="ttc" id="astructADC__Common__TypeDef_html"><div class="ttname"><a href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:317</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:242</div></div>
<div class="ttc" id="agroup__CMSIS_ga064e623ceccfdb07a7857aa20273dd33_html_ga064e623ceccfdb07a7857aa20273dd33"><div class="ttname"><a href="group__CMSIS_ga064e623ceccfdb07a7857aa20273dd33.html#ga064e623ceccfdb07a7857aa20273dd33">CRYP_TypeDef::CSGCM5R</a></div><div class="ttdeci">__IO uint32_t CSGCM5R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1389</div></div>
<div class="ttc" id="agroup__Exported__types_ga2e08e321a35a55e72c5b3a507e76371f_html_ga2e08e321a35a55e72c5b3a507e76371f"><div class="ttname"><a href="group__Exported__types_ga2e08e321a35a55e72c5b3a507e76371f.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a></div><div class="ttdeci">__I uint32_t vuc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:499</div></div>
<div class="ttc" id="agroup__CMSIS_ga1037f0255519c1c6c14af5b17a4de3ca_html_ga1037f0255519c1c6c14af5b17a4de3ca"><div class="ttname"><a href="group__CMSIS_ga1037f0255519c1c6c14af5b17a4de3ca.html#ga1037f0255519c1c6c14af5b17a4de3ca">LTDC_Layer_TypeDef::CKCR</a></div><div class="ttdeci">__IO uint32_t CKCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1084</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:192</div></div>
<div class="ttc" id="agroup__CMSIS_gaefc3daf9db06d441115572be02bb49bd_html_gaefc3daf9db06d441115572be02bb49bd"><div class="ttname"><a href="group__CMSIS_gaefc3daf9db06d441115572be02bb49bd.html#gaefc3daf9db06d441115572be02bb49bd">LTDC_TypeDef::BPCR</a></div><div class="ttdeci">__IO uint32_t BPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1058</div></div>
<div class="ttc" id="agroup__CMSIS_gaf3708f47198ca52e0149584a8c382362_html_gaf3708f47198ca52e0149584a8c382362"><div class="ttname"><a href="group__CMSIS_gaf3708f47198ca52e0149584a8c382362.html#gaf3708f47198ca52e0149584a8c382362">LTDC_Layer_TypeDef::CACR</a></div><div class="ttdeci">__IO uint32_t CACR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1086</div></div>
<div class="ttc" id="astructDCMI__TypeDef_html"><div class="ttname"><a href="structDCMI__TypeDef.html">DCMI_TypeDef</a></div><div class="ttdoc">DCMI.</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:438</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></div><div class="ttdeci">@ TIM8_UP_TIM13_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:186</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></div><div class="ttdeci">@ TIM8_BRK_TIM12_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:185</div></div>
<div class="ttc" id="agroup__CMSIS_gaede126199a74ea2a7477c1361537f3c4_html_gaede126199a74ea2a7477c1361537f3c4"><div class="ttname"><a href="group__CMSIS_gaede126199a74ea2a7477c1361537f3c4.html#gaede126199a74ea2a7477c1361537f3c4">DMA2D_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:715</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:189</div></div>
<div class="ttc" id="astructFSMC__Bank1__TypeDef_html"><div class="ttname"><a href="structFSMC__Bank1__TypeDef.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:958</div></div>
<div class="ttc" id="agroup__CMSIS_ga50f9ee49cd295305a56ac58b96d11ded_html_ga50f9ee49cd295305a56ac58b96d11ded"><div class="ttname"><a href="group__CMSIS_ga50f9ee49cd295305a56ac58b96d11ded.html#ga50f9ee49cd295305a56ac58b96d11ded">DMA2D_TypeDef::OPFCCR</a></div><div class="ttdeci">__IO uint32_t OPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:726</div></div>
<div class="ttc" id="agroup__CMSIS_gae4ce84d11912847542fcdc03ae337176_html_gae4ce84d11912847542fcdc03ae337176"><div class="ttname"><a href="group__CMSIS_gae4ce84d11912847542fcdc03ae337176.html#gae4ce84d11912847542fcdc03ae337176">LTDC_Layer_TypeDef::CLUTWR</a></div><div class="ttdeci">__IO uint32_t CLUTWR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1094</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdeci">@ USART3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:216</div></div>
<div class="ttc" id="agroup__Exported__types_ga7f6037565f0caa27727c8b871daf0d56_html_ga7f6037565f0caa27727c8b871daf0d56"><div class="ttname"><a href="group__Exported__types_ga7f6037565f0caa27727c8b871daf0d56.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a></div><div class="ttdeci">__I uint16_t vuc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:500</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:176</div></div>
<div class="ttc" id="astructCRYP__TypeDef_html"><div class="ttname"><a href="structCRYP__TypeDef.html">CRYP_TypeDef</a></div><div class="ttdoc">Crypto Processor.</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:938</div></div>
<div class="ttc" id="agroup__CMSIS_ga74a5f74bb4f174bbda1e2dc3cce9f536_html_ga74a5f74bb4f174bbda1e2dc3cce9f536"><div class="ttname"><a href="group__CMSIS_ga74a5f74bb4f174bbda1e2dc3cce9f536.html#ga74a5f74bb4f174bbda1e2dc3cce9f536">LTDC_TypeDef::LIPCR</a></div><div class="ttdeci">__IO uint32_t LIPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1070</div></div>
<div class="ttc" id="agroup__CMSIS_gae78c4644295e025c55630d78f11e4b1f_html_gae78c4644295e025c55630d78f11e4b1f"><div class="ttname"><a href="group__CMSIS_gae78c4644295e025c55630d78f11e4b1f.html#gae78c4644295e025c55630d78f11e4b1f">CRYP_TypeDef::CSGCMCCM4R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM4R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1380</div></div>
<div class="ttc" id="agroup__CMSIS_ga7c7225eb9029a81f17b60cf4104eaffb_html_ga7c7225eb9029a81f17b60cf4104eaffb"><div class="ttname"><a href="group__CMSIS_ga7c7225eb9029a81f17b60cf4104eaffb.html#ga7c7225eb9029a81f17b60cf4104eaffb">LTDC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1069</div></div>
<div class="ttc" id="agroup__CMSIS_ga03ffbd962bae5def253311b5b385cd07_html_ga03ffbd962bae5def253311b5b385cd07"><div class="ttname"><a href="group__CMSIS_ga03ffbd962bae5def253311b5b385cd07.html#ga03ffbd962bae5def253311b5b385cd07">DMA2D_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:714</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdeci">@ DMA2_Stream4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:202</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdeci">@ TIM5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f37x.h:215</div></div>
<div class="ttc" id="agroup__Exported__types_gabc715ea3779494b5a4f53173a397f7cb_html_gabc715ea3779494b5a4f53173a397f7cb"><div class="ttname"><a href="group__Exported__types_gabc715ea3779494b5a4f53173a397f7cb.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a></div><div class="ttdeci">const uint16_t uc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:492</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a></div><div class="ttdeci">@ FSMC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:190</div></div>
<div class="ttc" id="agroup__CMSIS_ga669f1406f19f2944cb73d02b3620880f_html_ga669f1406f19f2944cb73d02b3620880f"><div class="ttname"><a href="group__CMSIS_ga669f1406f19f2944cb73d02b3620880f.html#ga669f1406f19f2944cb73d02b3620880f">I2C_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1035</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:180</div></div>
<div class="ttc" id="astructFSMC__Bank1E__TypeDef_html"><div class="ttname"><a href="structFSMC__Bank1E__TypeDef.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:967</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdeci">@ DMA1_Stream4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:197</div></div>
<div class="ttc" id="agroup__CMSIS_ga20602a2e34b3e4e97e07474e5ad9c22b_html_ga20602a2e34b3e4e97e07474e5ad9c22b"><div class="ttname"><a href="group__CMSIS_ga20602a2e34b3e4e97e07474e5ad9c22b.html#ga20602a2e34b3e4e97e07474e5ad9c22b">LTDC_TypeDef::AWCR</a></div><div class="ttdeci">__IO uint32_t AWCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1059</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:210</div></div>
<div class="ttc" id="agroup__CMSIS_ga4ec4296951d313a1cf46367832752701_html_ga4ec4296951d313a1cf46367832752701"><div class="ttname"><a href="group__CMSIS_ga4ec4296951d313a1cf46367832752701.html#ga4ec4296951d313a1cf46367832752701">CRYP_TypeDef::CSGCMCCM5R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM5R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1381</div></div>
<div class="ttc" id="agroup__CMSIS_ga3b14b272307919449e84c96247e92dff_html_ga3b14b272307919449e84c96247e92dff"><div class="ttname"><a href="group__CMSIS_ga3b14b272307919449e84c96247e92dff.html#ga3b14b272307919449e84c96247e92dff">CRYP_TypeDef::CSGCM2R</a></div><div class="ttdeci">__IO uint32_t CSGCM2R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1386</div></div>
<div class="ttc" id="agroup__CMSIS_ga040ae185cd8181a78b40d0115466405b_html_ga040ae185cd8181a78b40d0115466405b"><div class="ttname"><a href="group__CMSIS_ga040ae185cd8181a78b40d0115466405b.html#ga040ae185cd8181a78b40d0115466405b">CRYP_TypeDef::CSGCM3R</a></div><div class="ttdeci">__IO uint32_t CSGCM3R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1387</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:190</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:217</div></div>
<div class="ttc" id="astructFLASH__TypeDef_html"><div class="ttname"><a href="structFLASH__TypeDef.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:426</div></div>
<div class="ttc" id="agroup__CMSIS_ga9d9d6051b0db4c369c7aa77c0c8740d0_html_ga9d9d6051b0db4c369c7aa77c0c8740d0"><div class="ttname"><a href="group__CMSIS_ga9d9d6051b0db4c369c7aa77c0c8740d0.html#ga9d9d6051b0db4c369c7aa77c0c8740d0">DMA2D_TypeDef::BGMAR</a></div><div class="ttdeci">__IO uint32_t BGMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:718</div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html"><div class="ttname"><a href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a></div><div class="ttdoc">General Purpose IO.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:482</div></div>
<div class="ttc" id="astructETH__TypeDef_html"><div class="ttname"><a href="structETH__TypeDef.html">ETH_TypeDef</a></div><div class="ttdoc">Ethernet MAC.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:832</div></div>
<div class="ttc" id="agroup__Exported__types_ga47463bcded079ac61d5da46aff497803_html_ga47463bcded079ac61d5da46aff497803"><div class="ttname"><a href="group__Exported__types_ga47463bcded079ac61d5da46aff497803.html#ga47463bcded079ac61d5da46aff497803">vsc8</a></div><div class="ttdeci">__I int8_t vsc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:485</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a></div><div class="ttdeci">@ OTG_HS_EP1_OUT_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:216</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:185</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_html_ga4a0206df9604302e0741c1aa4ca1ded3"><div class="ttname"><a href="group__Configuration__section__for__CMSIS.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div></div>
<div class="ttc" id="astructCAN__TxMailBox__TypeDef_html"><div class="ttname"><a href="structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:685</div></div>
<div class="ttc" id="agroup__CMSIS_ga9dad401dfd995251a189d457bc6a5ebd_html_ga9dad401dfd995251a189d457bc6a5ebd"><div class="ttname"><a href="group__CMSIS_ga9dad401dfd995251a189d457bc6a5ebd.html#ga9dad401dfd995251a189d457bc6a5ebd">DMA2D_TypeDef::BGCOLR</a></div><div class="ttdeci">__IO uint32_t BGCOLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:723</div></div>
<div class="ttc" id="astructCAN__FIFOMailBox__TypeDef_html"><div class="ttname"><a href="structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:697</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a></div><div class="ttdeci">@ CAN2_SCE_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:208</div></div>
<div class="ttc" id="astructRTC__TypeDef_html"><div class="ttname"><a href="structRTC__TypeDef.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:558</div></div>
<div class="ttc" id="agroup__CMSIS_ga5e5f5a73a2c943723044960897daccc3_html_ga5e5f5a73a2c943723044960897daccc3"><div class="ttname"><a href="group__CMSIS_ga5e5f5a73a2c943723044960897daccc3.html#ga5e5f5a73a2c943723044960897daccc3">DMA2D_TypeDef::AMTCR</a></div><div class="ttdeci">__IO uint32_t AMTCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:732</div></div>
<div class="ttc" id="astructRNG__TypeDef_html"><div class="ttname"><a href="structRNG__TypeDef.html">RNG_TypeDef</a></div><div class="ttdoc">HASH.</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:982</div></div>
<div class="ttc" id="agroup__CMSIS_ga9217ce4fb1e7e16dc0ead8523a6c045a_html_ga9217ce4fb1e7e16dc0ead8523a6c045a"><div class="ttname"><a href="group__CMSIS_ga9217ce4fb1e7e16dc0ead8523a6c045a.html#ga9217ce4fb1e7e16dc0ead8523a6c045a">SAI_Block_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1216</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a></div><div class="ttdeci">@ ETH_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f2xx.h:204</div></div>
<div class="ttc" id="astructSAI__TypeDef_html"><div class="ttname"><a href="structSAI__TypeDef.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1203</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdeci">@ TIM4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:207</div></div>
<div class="ttc" id="agroup__CMSIS_ga4b7a644727bdc5f4c18d546968a61012_html_ga4b7a644727bdc5f4c18d546968a61012"><div class="ttname"><a href="group__CMSIS_ga4b7a644727bdc5f4c18d546968a61012.html#ga4b7a644727bdc5f4c18d546968a61012">CRYP_TypeDef::CSGCMCCM3R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM3R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1379</div></div>
<div class="ttc" id="agroup__CMSIS_ga401b8bbdd7d666b112a747b1a6d163ae_html_ga401b8bbdd7d666b112a747b1a6d163ae"><div class="ttname"><a href="group__CMSIS_ga401b8bbdd7d666b112a747b1a6d163ae.html#ga401b8bbdd7d666b112a747b1a6d163ae">LTDC_Layer_TypeDef::PFCR</a></div><div class="ttdeci">__IO uint32_t PFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1085</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
