---
title: "Naming Conventions for VHDL and SystemVerilog"
layout: youtube
pager: false
date: 2018-09-11
comments: false
videoid: TODO
tags:
  - VHDL
  - SystemVerilog
---
