[{"DBLP title": "Symbolic parallelization of loop programs for massively parallel processor arrays.", "DBLP authors": ["J\u00fcrgen Teich", "Alexandru Tanase", "Frank Hannig"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567543", "OA papers": [{"PaperId": "https://openalex.org/W1995214251", "PaperTitle": "Symbolic parallelization of loop programs for massively parallel processor arrays", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["J\u00fcrgen Teich", "Alexandru Tanase", "Frank Hannig"]}]}, {"DBLP title": "Loop program mapping and compact code generation for programmable hardware accelerators.", "DBLP authors": ["Srinivas Boppu", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567544", "OA papers": [{"PaperId": "https://openalex.org/W1995866377", "PaperTitle": "Loop program mapping and compact code generation for programmable hardware accelerators", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Srinivas Boppu", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Aspect driven compilation for dataflow designs.", "DBLP authors": ["Paul Grigoras", "Xinyu Niu", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Jacob A. Bower", "Oliver Pell"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567545", "OA papers": [{"PaperId": "https://openalex.org/W2000992929", "PaperTitle": "Aspect driven compilation for dataflow designs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 4.0, "Maxeler Technologies (United Kingdom)": 2.0}, "Authors": ["Paul Grigoras", "Xinyu Niu", "Jose G. F. Coutinho", "Wayne Luk", "Jacob Bower", "Oliver Pell"]}]}, {"DBLP title": "Enabling development of OpenCL applications on FPGA platforms.", "DBLP authors": ["Kavya Shagrithaya", "Krzysztof Kepa", "Peter Athanas"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567546", "OA papers": [{"PaperId": "https://openalex.org/W2078555859", "PaperTitle": "Enabling development of OpenCL applications on FPGA platforms", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Kavya Shagrithaya", "Krzysztof Kepa", "Peter Athanas"]}]}, {"DBLP title": "Modelling communication overhead for accessing local memories in hardware accelerators.", "DBLP authors": ["Alok Prakash", "Siew Kei Lam", "Thambipillai Srikanthan", "Christopher T. Clarke"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567547", "OA papers": [{"PaperId": "https://openalex.org/W2081455636", "PaperTitle": "Modelling communication overhead for accessing local memories in hardware accelerators", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of High Performance Computing": 3.0, "University of Bath": 1.0}, "Authors": ["Alok Prakash", "Siew-Kei Lam", "Thambipillai Srikanthan", "Christopher Clarke"]}]}, {"DBLP title": "Cache partitioning and scheduling for energy optimization of real-time MPSoCs.", "DBLP authors": ["Gang Chen", "Kai Huang", "Jia Huang", "Alois C. Knoll"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567548", "OA papers": [{"PaperId": "https://openalex.org/W2165729160", "PaperTitle": "Cache partitioning and scheduling for energy optimization of real-time MPSoCs", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tech. Univ. Munich, Munich, Germany": 3.0, "Fortiss": 1.0}, "Authors": ["Gang Chen", "Kai Huang", "Jia Huang", "Alois Knoll"]}]}, {"DBLP title": "Accelerating HAC estimation for multivariate time series.", "DBLP authors": ["Ce Guo", "Wayne Luk"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567549", "OA papers": [{"PaperId": "https://openalex.org/W2087214224", "PaperTitle": "Accelerating HAC estimation for multivariate time series", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Ce Guo", "Wayne Luk"]}]}, {"DBLP title": "Toward a fast stochastic simulation processor for biochemical reaction networks.", "DBLP authors": ["Hyungman Park", "Andreas Gerstlauer"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567550", "OA papers": [{"PaperId": "https://openalex.org/W2087724934", "PaperTitle": "Toward a fast stochastic simulation processor for biochemical reaction networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Hyung Man Park", "Andreas Gerstlauer"]}]}, {"DBLP title": "A high-speed and large-scale dictionary matching engine for Information Extraction systems.", "DBLP authors": ["Kanak Agarwal", "Raphael Polig"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567551", "OA papers": [{"PaperId": "https://openalex.org/W2016587141", "PaperTitle": "A high-speed and large-scale dictionary matching engine for Information Extraction systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM Research - Austin": 1.0, "IBM Research - Zurich": 1.0}, "Authors": ["Kanak B. Agarwal", "Raphael Polig"]}]}, {"DBLP title": "Efficient implementation of cryptographic primitives on the GA144 multi-core architecture.", "DBLP authors": ["Tobias Schneider", "Ingo von Maurich", "Tim G\u00fcneysu"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567552", "OA papers": [{"PaperId": "https://openalex.org/W2082925545", "PaperTitle": "Efficient implementation of cryptographic primitives on the GA144 multi-core architecture", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Tobias M. Schneider", "Ingo von Maurich", "Tim G\u00fcneysu"]}]}, {"DBLP title": "iVAMS: Intelligent metamodel-integrated Verilog-AMS for circuit-accurate system-level mixed-signal design exploration.", "DBLP authors": ["Geng Zheng", "Saraju P. Mohanty", "Elias Kougianos", "Oghenekarho Okobiah"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567553", "OA papers": [{"PaperId": "https://openalex.org/W2067324574", "PaperTitle": "iVAMS: Intelligent metamodel-integrated Verilog-AMS for circuit-accurate system-level mixed-signal design exploration", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of North Texas": 4.0}, "Authors": ["Geng Zheng", "Saraju P. Mohanty", "Elias Kougianos", "Oghenekarho Okobiah"]}]}, {"DBLP title": "Design space exploration for reliable mm-wave wireless NoC architectures.", "DBLP authors": ["Paul Wettin", "Partha Pratim Pande", "Deuk Hyoun Heo", "Benjamin Belzer", "Sujay Deb", "Amlan Ganguly"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567554", "OA papers": [{"PaperId": "https://openalex.org/W2009327166", "PaperTitle": "Design space exploration for reliable mm-wave wireless NoC architectures", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Washington State University": 4.0, "Indraprastha Institute of Information Technology Delhi": 1.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Paul Wettin", "Partha Pratim Pande", "Deukhyoun Heo", "Benjamin J. Belzer", "Sujay Deb", "Amlan Ganguly"]}]}, {"DBLP title": "Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems.", "DBLP authors": ["Keni Qiu", "Mengying Zhao", "Chenchen Fu", "Liang Shi", "Chun Jason Xue"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567555", "OA papers": [{"PaperId": "https://openalex.org/W2013449699", "PaperTitle": "Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"City University of Hong Kong": 5.0}, "Authors": ["Keni Qiu", "Mengying Zhao", "Chenchen Fu", "Liang Shi", "Chun Jason Xue"]}]}, {"DBLP title": "Application-specific processors for web-browsing: An exploration and evaluation of the design space.", "DBLP authors": ["Gabriel Yessin", "Lubomir Riha", "Tarek A. El-Ghazawi", "David Mayhew"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567556", "OA papers": [{"PaperId": "https://openalex.org/W2076263821", "PaperTitle": "Application-specific processors for web-browsing: An exploration and evaluation of the design space", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Washington University": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Gabriel Yessin", "Lubomir Riha", "Tarek El-Ghazawi", "David L. Mayhew"]}]}, {"DBLP title": "Virtual finite-state-machine architectures for fast compilation and portability.", "DBLP authors": ["Lu Hao", "Greg Stitt"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567557", "OA papers": [{"PaperId": "https://openalex.org/W2169361869", "PaperTitle": "Virtual finite-state-machine architectures for fast compilation and portability", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Lu Hao", "Greg Stitt"]}]}, {"DBLP title": "Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Jihoon Kang", "Yohan Ko", "Jongwon Lee", "Yongjoo Kim", "Hwisoo So", "Kyoungwoo Lee", "Yunheung Paek"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567558", "OA papers": [{"PaperId": "https://openalex.org/W2090110655", "PaperTitle": "Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yonsei University": 4.0, "Seoul National University": 2.0, "Electronics and Telecommunications Research Institute": 1.0}, "Authors": ["Jihoon Kang", "Yohan Ko", "Jongwon Lee", "Young-Jin Kim", "Hwisoo So", "Kyoungwoo Lee", "Yunheung Paek"]}]}, {"DBLP title": "Pseudo-constant logic optimization.", "DBLP authors": ["Aaron Landy", "Greg Stitt"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567559", "OA papers": [{"PaperId": "https://openalex.org/W2073168800", "PaperTitle": "Pseudo-constant logic optimization", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Aaron Landy", "Greg Stitt"]}]}, {"DBLP title": "Fast lossless image compression with Radiation Hardening by hardware/software co-design on platform FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Matthew French"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567560", "OA papers": [{"PaperId": "https://openalex.org/W2070056185", "PaperTitle": "Fast lossless image compression with Radiation Hardening by hardware/software co-design on platform FPGAs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Information Science Institute, University of Southern California, Los Angeles, CA, USA": 2.0}, "Authors": ["Andrew H. Schmidt", "Matthew French"]}]}, {"DBLP title": "OCP: Offload Co-Processor for energy efficiency in embedded mobile systems.", "DBLP authors": ["Jie Tang", "Chen Liu", "Yu-Liang Chou", "Shaoshan Liu"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567561", "OA papers": [{"PaperId": "https://openalex.org/W2053512330", "PaperTitle": "OCP: Offload Co-Processor for energy efficiency in embedded mobile systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel, Beijing, China#TAB#": 1.0, "Clarkson University": 1.0, "University of California, Irvine": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Jie Tang", "Chen Liu", "Yu-Liang Chou", "Shaoshan Liu"]}]}, {"DBLP title": "Synthesizing accurate floating-point formulas.", "DBLP authors": ["Arnault Ioualalen", "Matthieu Martel"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567563", "OA papers": [{"PaperId": "https://openalex.org/W2140716004", "PaperTitle": "Synthesizing accurate floating-point formulas", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Perpignan": 0.6666666666666666, "University of Montpellier": 0.6666666666666666, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.6666666666666666}, "Authors": ["Arnault Ioualalen", "Matthieu Martel"]}]}, {"DBLP title": "The Denormal Logarithmic Number System.", "DBLP authors": ["Mark G. Arnold", "Caroline Collange"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567564", "OA papers": [{"PaperId": "https://openalex.org/W2012015111", "PaperTitle": "The Denormal Logarithmic Number System", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"XLNS Res., Laramie, WY, USA": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Mark A. Arnold", "Sylvain Collange"]}]}, {"DBLP title": "A compact and scalable RNS architecture.", "DBLP authors": ["Pedro Miguens Matutino", "Ricardo Chaves", "Leonel Sousa"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567565", "OA papers": [{"PaperId": "https://openalex.org/W2071630756", "PaperTitle": "A compact and scalable RNS architecture", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Lisbon": 3.0}, "Authors": ["Pedro Miguens Matutino", "Ricardo Chaves", "Leonel Sousa"]}]}, {"DBLP title": "3D stacked wide-operand adders: A case study.", "DBLP authors": ["George Razvan Voicu", "Mihai Lefter", "Marius Enachescu", "Sorin Dan Cotofana"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567566", "OA papers": [{"PaperId": "https://openalex.org/W2071128017", "PaperTitle": "3D stacked wide-operand adders: A case study", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["George Razvan Voicu", "Mihai Lefter", "Marius Enachescu", "Sorin Cotofana"]}]}, {"DBLP title": "An effective New CRT based reverse converter for a novel moduli set {22n+1 - 1, 22n+1, 22n - 1}.", "DBLP authors": ["Edem Kwedzo Bankas", "Kazeem Alagbe Gbolagade", "Sorin Dan Cotofana"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567567", "OA papers": [{"PaperId": "https://openalex.org/W2052654707", "PaperTitle": "An effective New CRT based reverse converter for a novel moduli set {2<sup>2n&#x002B;1</sup> &#x2212; 1, 2<sup>2n&#x002B;1</sup>, 2<sup>2n</sup> &#x2212; 1}", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Dept. of Comput. Sci., Univ. for Dev. Studies, Navrongo, Ghana": 2.0, "Delft University of Technology": 1.0}, "Authors": ["Edem Kwedzo Bankas", "Kazeem Alagbe Gbolagade", "Sorin Cotofana"]}]}, {"DBLP title": "Fused floating-point two-term sum-of-squares unit.", "DBLP authors": ["Jae Hong Min", "Earl E. Swartzlander Jr."], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567568", "OA papers": [{"PaperId": "https://openalex.org/W2143766777", "PaperTitle": "Fused floating-point two-term sum-of-squares unit", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Jae Hong Min", "Earl E. Swartzlander"]}]}, {"DBLP title": "FARHAD: A Fault-Tolerant Power-Aware Hybrid Adder for add intensive applications.", "DBLP authors": ["Mohammad Hossein Hajkazemi", "Amirali Baniasadi", "Hossein Asadi"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567569", "OA papers": [{"PaperId": "https://openalex.org/W2030985583", "PaperTitle": "FARHAD: A Fault-Tolerant Power-Aware Hybrid Adder for add intensive applications", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Victoria": 2.0, "Sharif University of Technology": 1.0}, "Authors": ["Mohammad Hossein Hajkazemi", "Amirali Baniasadi", "Hossein Asadi"]}]}, {"DBLP title": "A practical measure of FPGA floating point acceleration for High Performance Computing.", "DBLP authors": ["John D. Cappello", "Dave Strenski"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567570", "OA papers": [{"PaperId": "https://openalex.org/W2006153695", "PaperTitle": "A practical measure of FPGA floating point acceleration for High Performance Computing", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Optimal Solutions (United States)": 1.0, "Cray, Inc., Ypsilanti, MI, USA": 1.0}, "Authors": ["John Cappello", "D. G. Strenski"]}]}, {"DBLP title": "Sparse matrix-vector multiply on the Texas Instruments C6678 Digital Signal Processor.", "DBLP authors": ["Yang Gao", "Jason D. Bakos"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567571", "OA papers": [{"PaperId": "https://openalex.org/W2026326255", "PaperTitle": "Sparse matrix-vector multiply on the Texas Instruments C6678 Digital Signal Processor", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Yang Gao", "Jason D. Bakos"]}]}, {"DBLP title": "Transforming a linear algebra core to an FFT accelerator.", "DBLP authors": ["Ardavan Pedram", "John D. McCalpin", "Andreas Gerstlauer"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567572", "OA papers": [{"PaperId": "https://openalex.org/W2017813686", "PaperTitle": "Transforming a linear algebra core to an FFT accelerator", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Austin": 2.0, "Texas Advanced Computing Center, University of Texas, Austin, USA": 1.0}, "Authors": ["Ardavan Pedram", "John McCalpin", "Andreas Gerstlauer"]}]}, {"DBLP title": "Reduce, Reuse, Recycle (R3): A design methodology for Sparse Matrix Vector Multiplication on reconfigurable platforms.", "DBLP authors": ["Kevin Townsend", "Joseph Zambreno"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567573", "OA papers": [{"PaperId": "https://openalex.org/W2027455804", "PaperTitle": "Reduce, Reuse, Recycle (R&lt;sup&gt;3&lt;/sup&gt;): A design methodology for Sparse Matrix Vector Multiplication on reconfigurable platforms", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Kevin Townsend", "Joseph Zambreno"]}]}, {"DBLP title": "Power optimization of sum-of-products design for signal processing applications.", "DBLP authors": ["Seok Won Heo", "Suk Joong Huh", "Milos D. Ercegovac"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567574", "OA papers": [{"PaperId": "https://openalex.org/W2133204362", "PaperTitle": "Power optimization of sum-of-products design for signal processing applications", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Comput. Sci. Dept., Univ. of California at Los Angeles, Los Angeles, CA, USA": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Seok Heo", "Suk Joong Huh", "Milos D. Ercegovac"]}]}, {"DBLP title": "An efficient & reconfigurable FPGA and ASIC implementation of a spectral Doppler ultrasound imaging system.", "DBLP authors": ["Adam Page", "Tinoosh Mohsenin"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567575", "OA papers": [{"PaperId": "https://openalex.org/W1998437378", "PaperTitle": "An efficient &amp;amp; reconfigurable FPGA and ASIC implementation of a spectral Doppler ultrasound imaging system", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Maryland, Baltimore": 2.0}, "Authors": ["Adam Page", "Tinoosh Mohsenin"]}]}, {"DBLP title": "Hardware acceleration for Just-In-Time compilation on heterogeneous embedded systems.", "DBLP authors": ["M. Alexandre Carbon", "Yves Lhuillier", "Henri-Pierre Charles"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567576", "OA papers": [{"PaperId": "https://openalex.org/W2062215756", "PaperTitle": "Hardware acceleration for Just-In-Time compilation on heterogeneous embedded systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Embedded Comput. Lab., CEA, Gif-sur-Yvette, France": 3.0}, "Authors": ["Alexandre Carbon", "Yves Lhuillier", "Henri-Pierre Charles"]}]}, {"DBLP title": "Reconfigurable computing middleware for application portability and productivity.", "DBLP authors": ["Robert Kirchgessner", "Alan D. George", "Herman Lam"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567577", "OA papers": [{"PaperId": "https://openalex.org/W2127891110", "PaperTitle": "Reconfigurable computing middleware for application portability and productivity", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Robert Kirchgessner", "Alan D. George", "Herman Lam"]}]}, {"DBLP title": "Microkernel hypervisor for a hybrid ARM-FPGA platform.", "DBLP authors": ["Khoa Dang Pham", "Abhishek Kumar Jain", "Jin Cui", "Suhaib A. Fahmy", "Douglas L. Maskell"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567578", "OA papers": [{"PaperId": "https://openalex.org/W2149625778", "PaperTitle": "Microkernel hypervisor for a hybrid ARM-FPGA platform", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Nanyang Technological University": 4.0, "TUM CREATE Centre for Electromobility, Singapore, Singapore": 1.0}, "Authors": ["Khoa Dang Pham", "Abhishek Jain", "Jin Cui", "Suhaib A. Fahmy", "Douglas L. Maskell"]}]}, {"DBLP title": "Private configuration environments (PCE) for efficient reconfiguration, in CGRAs.", "DBLP authors": ["Muhammad Adeel Tajammul", "Syed M. A. H. Jafri", "Ahmed Hemani", "Juha Plosila", "Hannu Tenhunen"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567579", "OA papers": [{"PaperId": "https://openalex.org/W2026412731", "PaperTitle": "Private configuration environments (PCE) for efficient reconfiguration, in CGRAs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Royal Institute of Technology": 4.0, "University of Turku": 1.0}, "Authors": ["Muhammad Adeel Tajammul", "Syed M. Jafri", "Ahmed Hemani", "Juha Plosila", "Hannu Tenhunen"]}]}, {"DBLP title": "A comparison of correntropy-based feature tracking on FPGAs and GPUs.", "DBLP authors": ["Patrick Cooke", "Jeremy Fowers", "Greg Stitt", "Lee Hunt"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567580", "OA papers": [{"PaperId": "https://openalex.org/W2169120285", "PaperTitle": "A comparison of correntropy-based feature tracking on FPGAs and GPUs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 3.0, "Prioria Robotics (United States)": 1.0}, "Authors": ["Patrick Cooke", "Jeremy Fowers", "Greg Stitt", "Lee Hunt"]}]}, {"DBLP title": "BioBlaze: Multi-core SIMD ASIP for DNA sequence alignment.", "DBLP authors": ["Nuno Neves", "Nuno Sebasti\u00e3o", "Andre Patricio", "David Martins de Matos", "Pedro Tom\u00e1s", "Paulo F. Flores", "Nuno Roma"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567581", "OA papers": [{"PaperId": "https://openalex.org/W2132634714", "PaperTitle": "BioBlaze: Multi-core SIMD ASIP for DNA sequence alignment", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 7.0}, "Authors": ["Nuno Neves", "Nuno Sebastiao", "Andre Patricio", "David Martins de Matos", "Pedro Tom\u00e1s", "Paulo Flores", "Nuno Roma"]}]}, {"DBLP title": "A real-time implementation of the Total Focusing Method for rapid and precise diagnostic in non destructive evaluation.", "DBLP authors": ["Mickael Njiki", "Abdelhafid Elouardi", "Samir Bouaziz", "Olivier Casula", "Olivier Roy"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567582", "OA papers": [{"PaperId": "https://openalex.org/W2098936400", "PaperTitle": "A real-time implementation of the Total Focusing Method for rapid and precise diagnostic in non destructive evaluation", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Mickael Njiki", "Abdelhafid Elouardi", "Samir Bouaziz", "Olivier Casula", "Olivier Roy"]}]}, {"DBLP title": "Novel Multi-Layer Network Decomposition boosting acceleration of multi-core algorithms.", "DBLP authors": ["Athanasios K. Grivas", "Terrence S. T. Mak", "Alex Yakovlev", "Jonny Wray"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567583", "OA papers": [{"PaperId": "https://openalex.org/W2038725779", "PaperTitle": "Novel Multi-Layer Network Decomposition boosting acceleration of multi-core algorithms", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Newcastle University": 2.0, "Chinese University of Hong Kong": 1.0, "e-Therapeutics (United Kingdom)": 1.0}, "Authors": ["Athanasios K. Grivas", "Terrence Mak", "Alex Yakovlev", "Jonny Wray"]}]}, {"DBLP title": "On the performance of code block segmentation for LTE-advanced.", "DBLP authors": ["Karlo G. Lenzi", "Felipe A. P. Figueiredo", "Jos\u00e9 A. Bianco Filho", "Fabr\u00edcio L. Figueiredo"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567584", "OA papers": [{"PaperId": "https://openalex.org/W2156053679", "PaperTitle": "On the performance of code block segmentation for LTE-advanced", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"DRC (Convergent Networks Dept.), CPqD R&D Center on Telecommun., Campinas, Brazil": 4.0}, "Authors": ["Karlo G. Lenzi", "Felipe Campos Figueiredo", "J. Mendes Filho", "Fabr\u00edcio Lira Figueiredo"]}]}, {"DBLP title": "Accelerating the performance of stochastic encoding-based computations by sharing bits in consecutive bit streams.", "DBLP authors": ["Peng Li", "David J. Lilja"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567585", "OA papers": [{"PaperId": "https://openalex.org/W1997486381", "PaperTitle": "Accelerating the performance of stochastic encoding-based computations by sharing bits in consecutive bit streams", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Peng Li", "David J. Lilja"]}]}, {"DBLP title": "FPGA-based HPC application design for non-experts.", "DBLP authors": ["David Uliana", "Krzysztof Kepa", "Peter Athanas"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567586", "OA papers": [{"PaperId": "https://openalex.org/W2185138046", "PaperTitle": "FPGA-based HPC application design for non-experts", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["David C. Uliana", "Krzysztof Kepa", "Peter Athanas"]}]}, {"DBLP title": "Accelerating nonlinear diffusion tensor estimation for medical image processing using high performance GPU clusters.", "DBLP authors": ["Vinh Q. Dang", "Esam El-Araby", "Lam H. Dao", "Lin-Ching Chang"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567587", "OA papers": [{"PaperId": "https://openalex.org/W1975800953", "PaperTitle": "Accelerating nonlinear diffusion tensor estimation for medical image processing using high performance GPU clusters", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Catholic University of America": 4.0}, "Authors": ["Vinh N. Dang", "Esam El-Araby", "Lam Dao", "Lin-Ching Chang"]}]}, {"DBLP title": "FPGA and ASIC square root designs for high performance and power efficiency.", "DBLP authors": ["Shashank Suresh", "Spiridon F. Beldianu", "Sotirios G. Ziavras"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567588", "OA papers": [{"PaperId": "https://openalex.org/W1979147362", "PaperTitle": "FPGA and ASIC square root designs for high performance and power efficiency", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"New Jersey Institute of Technology": 3.0}, "Authors": ["Shashank Suresh", "Spiridon F. Beldianu", "Sotirios G. Ziavras"]}]}, {"DBLP title": "Linear algebra computations in heterogeneous systems.", "DBLP authors": ["Sam Skalicky", "Sonia L\u00f3pez", "Marcin Lukowiak", "James Letendre", "David Gasser"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567589", "OA papers": [{"PaperId": "https://openalex.org/W2063532530", "PaperTitle": "Linear algebra computations in heterogeneous systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rochester Institute of Technology": 5.0}, "Authors": ["Sam Skalicky", "Sonia Hernandez Lopez", "Magdalena \u0141ukowiak", "James Letendre", "David L. Gasser"]}]}, {"DBLP title": "Unifying CORDIC and Box-Muller algorithms: An accurate and efficient Gaussian Random Number generator.", "DBLP authors": ["Jamshaid Sarwar Malik", "Ahmed Hemani", "Nasirud Din Gohar"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567590", "OA papers": [{"PaperId": "https://openalex.org/W1987528813", "PaperTitle": "Unifying CORDIC and Box-Muller algorithms: An accurate and efficient Gaussian Random Number generator", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Royal Institute of Technology": 2.0, "SEECS, National University of Science & Technology,Islamabad,Pakistan": 1.0}, "Authors": ["Jamshaid Sarwar Malik", "Ahmed Hemani", "N.D. Gohar"]}]}, {"DBLP title": "A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters.", "DBLP authors": ["Christian Pinto", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567591", "OA papers": [{"PaperId": "https://openalex.org/W2057995607", "PaperTitle": "A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bologna": 2.0}, "Authors": ["Christian Pinto", "Luca Benini"]}]}, {"DBLP title": "Incorporating temperature-leakage interdependency into dynamic voltage scaling for real-time systems.", "DBLP authors": ["Junjun Gu", "Gang Qu"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567592", "OA papers": [{"PaperId": "https://openalex.org/W2071446041", "PaperTitle": "Incorporating temperature-leakage interdependency into dynamic voltage scaling for real-time systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Altera (United States)": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Junjun Gu", "Gang Qu"]}]}, {"DBLP title": "Hybrid SPM-cache architectures to achieve high time predictability and performance.", "DBLP authors": ["Wei Zhang", "Yiqiang Ding"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567593", "OA papers": [{"PaperId": "https://openalex.org/W2043199222", "PaperTitle": "Hybrid SPM-cache architectures to achieve high time predictability and performance", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Virginia Commonwealth University": 2.0}, "Authors": ["Wei Zhang", "Yiqiang Ding"]}]}, {"DBLP title": "A low-power Content-Addressable Memory based on clustered-sparse networks.", "DBLP authors": ["Hooman Jarollahi", "Vincent Gripon", "Naoya Onizawa", "Warren J. Gross"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567594", "OA papers": [{"PaperId": "https://openalex.org/W3103704822", "PaperTitle": "A low-power Content-Addressable Memory based on clustered-sparse networks", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"McGill University": 3.0, "National Institute of Advanced Technologies of Brittany": 1.0}, "Authors": ["Hooman Jarollahi", "Vincent Gripon", "Naoya Onizawa", "Warren J. Gross"]}]}, {"DBLP title": "Exploring hardware support for scaling irregular applications on multi-node multi-core architectures.", "DBLP authors": ["Simone Secchi", "Marco Ceriani", "Antonino Tumeo", "Oreste Villa", "Gianluca Palermo", "Luigi Raffo"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567595", "OA papers": [{"PaperId": "https://openalex.org/W2123921053", "PaperTitle": "Exploring hardware support for scaling irregular applications on multi-node multi-core architectures", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Cagliari": 2.0, "Politecnico di Milano": 2.0, "Pacific Northwest National Laboratory": 2.0}, "Authors": ["Simone Secchi", "Marco Ceriani", "Antonino Tumeo", "Oreste Villa", "Gianluca Palermo", "Luigi Raffo"]}]}, {"DBLP title": "Design-for-adaptivity of microarchitectures.", "DBLP authors": ["Maxim Rykunov", "Andrey Mokhov", "Danil Sokolov", "Alex Yakovlev", "Albert Koelmans"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567596", "OA papers": [{"PaperId": "https://openalex.org/W2009271959", "PaperTitle": "Design-for-adaptivity of microarchitectures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Newcastle University": 5.0}, "Authors": ["Maxim Rykunov", "Andrey Mokhov", "Danil Sokolov", "Alex Yakovlev", "Albert A. Koelmans"]}]}, {"DBLP title": "GPU acceleration of Data Assembly in Finite Element Methods and its energy implications.", "DBLP authors": ["Li Tang", "Xiaobo Sharon Hu", "Danny Z. Chen", "Michael T. Niemier", "Richard F. Barrett", "Simon D. Hammond", "Genie Hsieh"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567597", "OA papers": [{"PaperId": "https://openalex.org/W2052283284", "PaperTitle": "GPU acceleration of Data Assembly in Finite Element Methods and its energy implications", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Notre Dame": 4.0, "Sandia National Laboratories California": 3.0}, "Authors": ["Li Tang", "Xiaobo Sharon Hu", "Danny Z. Chen", "Michael Niemier", "Richard F. Barrett", "Simon D. Hammond", "Genie Hsieh"]}]}, {"DBLP title": "A distributed CPU-GPU framework for pairwise alignments on large-scale sequence datasets.", "DBLP authors": ["Da Li", "Kittisak Sajjapongse", "Huan Truong", "Gavin C. Conant", "Michela Becchi"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567598", "OA papers": [{"PaperId": "https://openalex.org/W1965278677", "PaperTitle": "A distributed CPU-GPU framework for pairwise alignments on large-scale sequence datasets", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Department of Electrical and Computer Engineering, University of Missouri, USA": 1.0, "University of Missouri": 3.0, "MU Informatics Institute, Division of Animal Sciences, University of Missouri, USA": 1.0}, "Authors": ["Da Li", "Kittisak Sajjapongse", "Huan Truong", "Gavin C. Conant", "Michela Becchi"]}]}, {"DBLP title": "A Reconfigurable Application-specific Instruction-set Processor for Fast Fourier Transform processing.", "DBLP authors": ["Waqar Hussain", "Xiaolin Chen", "Gerd Ascheid", "Jari Nurmi"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567599", "OA papers": [{"PaperId": "https://openalex.org/W2019183874", "PaperTitle": "A Reconfigurable Application-specific Instruction-set Processor for Fast Fourier Transform processing", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tampere University of Applied Sciences": 2.0, "Inst. for Commun. Technol. & Embedded Syst., Rheinisch-Westfaelische Tech. Hochschule, Aachen, Germany": 2.0}, "Authors": ["Waqar Hussain", "Xiaolin Chen", "Gerd Ascheid", "Jari Nurmi"]}]}, {"DBLP title": "Correctly rounded architectures for Floating-Point multi-operand addition and dot-product computation.", "DBLP authors": ["Tao Yao", "Deyuan Gao", "Xiaoya Fan", "Jari Nurmi"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567600", "OA papers": [{"PaperId": "https://openalex.org/W2001966371", "PaperTitle": "Correctly rounded architectures for Floating-Point multi-operand addition and dot-product computation", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northwestern Polytechnical University": 3.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["Yao Tao", "Gao Deyuan", "Fan Xiao-ya", "Jari Nurmi"]}]}, {"DBLP title": "Highly scalable on-the-fly interleaved address generation for UMTS/HSPA+ parallel turbo decoder.", "DBLP authors": ["Aida Vosoughi", "Guohui Wang", "Hao Shen", "Joseph R. Cavallaro", "Yuanbin Guo"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567601", "OA papers": [{"PaperId": "https://openalex.org/W2121896154", "PaperTitle": "Highly scalable on-the-fly interleaved address generation for UMTS/HSPA&#x002B; parallel turbo decoder", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rice University": 4.0, "Huawei Technologies (United States)": 1.0}, "Authors": ["Aida Vosoughi", "Guohui Wang", "Hao Shen", "Joseph R. Cavallaro", "Yuanbin Guo"]}]}, {"DBLP title": "Implementing high-performance, low-power FPGA-based optical flow accelerators in C.", "DBLP authors": ["Joshua S. Monson", "Michael J. Wirthlin", "Brad L. Hutchings"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567602", "OA papers": [{"PaperId": "https://openalex.org/W1967549803", "PaperTitle": "Implementing high-performance, low-power FPGA-based optical flow accelerators in C", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Brigham Young University": 3.0}, "Authors": ["Josh Monson", "Michael Wirthlin", "Brad Hutchings"]}]}, {"DBLP title": "A scalable RC architecture for mean-shift clustering.", "DBLP authors": ["Stefan Craciun", "Gongyu Wang", "Alan D. George", "Herman Lam", "Jos\u00e9 C. Pr\u00edncipe"], "year": 2013, "doi": "https://doi.org/10.1109/ASAP.2013.6567603", "OA papers": [{"PaperId": "https://openalex.org/W1994592955", "PaperTitle": "A scalable RC architecture for mean-shift clustering", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Stefan Craciun", "Gongyu Wang", "Alan D. George", "Herman Lam", "Jose C. Principe"]}]}]