<html><body><samp><pre>
<!@TC:1686853509>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: labx_7_1

<a name=compilerReport7>$ Start of Compile</a>
#Fri Jun 16 02:25:09 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1686853509> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\labx_7_1.h"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\ledscan_n.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\controller.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\counter_n.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\debouncer.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\clk_gen.v"
@I::"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.v"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module toplevel
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1686853509> | Synthesizing module counter_n

	n=32'b00000000000000000001011101110000
	counter_bits=32'b00000000000000000000000000001101
   Generated name = counter_n_6000s_13s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\counter_n.v:34:22:34:23:@N:CG179:@XP_MSG">counter_n.v(34)</a><!@TM:1686853509> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1686853509> | Synthesizing module counter_n

	n=32'b00000000000000000000100011111100
	counter_bits=32'b00000000000000000000000000001100
   Generated name = counter_n_2300s_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\clk_gen.v:1:7:1:14:@N:CG364:@XP_MSG">clk_gen.v(1)</a><!@TM:1686853509> | Synthesizing module clk_gen

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1686853509> | Synthesizing module counter_n

	n=32'b00000000000000000000000100101100
	counter_bits=32'b00000000000000000000000000001001
   Generated name = counter_n_300s_9s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\controller.v:1:7:1:17:@N:CG364:@XP_MSG">controller.v(1)</a><!@TM:1686853509> | Synthesizing module controller

	width=32'b00000000000000000000000000000001
	LOW=32'b00000000000000000000000000000000
	WAIT_HIGH=32'b00000000000000000000000000000001
	HIGH=32'b00000000000000000000000000000010
	WAIT_LOW=32'b00000000000000000000000000000011
   Generated name = controller_1s_0s_1s_2s_3s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\debouncer.v:1:7:1:16:@N:CG364:@XP_MSG">debouncer.v(1)</a><!@TM:1686853509> | Synthesizing module debouncer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v:1:7:1:11:@N:CG364:@XP_MSG">play.v(1)</a><!@TM:1686853509> | Synthesizing module play

<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v:20:9:20:20:@W:CG296:@XP_MSG">play.v(20)</a><!@TM:1686853509> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v:22:17:22:19:@W:CG290:@XP_MSG">play.v(22)</a><!@TM:1686853509> | Referenced variable en is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v:22:4:22:6:@W:CL118:@XP_MSG">play.v(22)</a><!@TM:1686853509> | Latch generated from always block for signal origin[13:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v:74:0:74:6:@A:CL282:@XP_MSG">play.v(74)</a><!@TM:1686853509> | Feedback mux created for signal tone[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\ledscan_n.v:5:7:5:14:@N:CG364:@XP_MSG">ledscan_n.v(5)</a><!@TM:1686853509> | Synthesizing module LEDscan

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.v:1:7:1:15:@N:CG364:@XP_MSG">toplevel.v(1)</a><!@TM:1686853509> | Synthesizing module toplevel

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.v:12:50:12:51:@W:CS263:@XP_MSG">toplevel.v(12)</a><!@TM:1686853509> | Port-width mismatch for port en. Formal has width 1, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.v:18:0:18:6:@W:CL118:@XP_MSG">toplevel.v(18)</a><!@TM:1686853509> | Latch generated from always block for signal play_enable; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\controller.v:12:4:12:10:@N:CL201:@XP_MSG">controller.v(12)</a><!@TM:1686853509> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\controller.v:12:4:12:10:@W:CL249:@XP_MSG">controller.v(12)</a><!@TM:1686853509> | Initial value is not supported on state machine state</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 16 02:25:09 2023

###########################################################]

@A: : <!@TM:1686853510> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
Linked File: <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synlog\toplevel_multi_srs_gen.srr:@XP_FILE">toplevel_multi_srs_gen.srr</a>

@A: : <!@TM:1686853511> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport8_head>Linked File: <a href="D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synlog\toplevel_fpga_mapper.srr:@XP_FILE">toplevel_fpga_mapper.srr</a>

</pre></samp></body></html>
