#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1018-g94b503fc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b0bcc1cf30 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x55b0bccbfaf0_0 .var "clk", 0 0;
v0x55b0bccbfb90_0 .var/i "i", 31 0;
v0x55b0bccbfc70_0 .var "reset", 0 0;
S_0x55b0bcc93ca0 .scope module, "dut" "control" 2 5, 3 3 0, S_0x55b0bcc1cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x55b0bccbe3f0_0 .var "alu_funct", 1 0;
v0x55b0bccbe4d0_0 .net "alu_ina", 15 0, L_0x55b0bccd2290;  1 drivers
v0x55b0bccbe5c0_0 .net "alu_inb", 15 0, L_0x55b0bccd2460;  1 drivers
v0x55b0bccbe6b0_0 .net "alu_out", 15 0, v0x55b0bccb80b0_0;  1 drivers
v0x55b0bccbe770_0 .net "alu_stat", 0 0, L_0x55b0bccd26f0;  1 drivers
v0x55b0bccbe810_0 .net "clk", 0 0, v0x55b0bccbfaf0_0;  1 drivers
v0x55b0bccbe8b0_0 .net "instr", 15 0, v0x55b0bccbadd0_0;  1 drivers
o0x7fdfbd7c3268 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b0bccbe9a0_0 .net "mem_dataIn", 15 0, o0x7fdfbd7c3268;  0 drivers
v0x55b0bccbea60_0 .net "mem_dataOut", 15 0, L_0x55b0bccd2c40;  1 drivers
v0x55b0bccbeb90_0 .var "mem_writeEn", 0 0;
v0x55b0bccbec30_0 .var "mux_alua", 0 0;
v0x55b0bccbecd0_0 .var "mux_alub", 0 0;
v0x55b0bccbeda0_0 .var "mux_pc", 1 0;
v0x55b0bccbee70_0 .var "mux_rt", 0 0;
v0x55b0bccbef40_0 .var "mux_tgt", 1 0;
v0x55b0bccbf010_0 .net "next_pc", 15 0, L_0x55b0bccd0200;  1 drivers
v0x55b0bccbf100_0 .net "opcode", 2 0, L_0x55b0bccd2dc0;  1 drivers
v0x55b0bccbf2b0_0 .net "reg_in", 15 0, v0x55b0bccbe250_0;  1 drivers
v0x55b0bccbf3a0_0 .net "reg_src1", 15 0, L_0x55b0bcc8c7b0;  1 drivers
v0x55b0bccbf4b0_0 .net "reg_src1_addr", 2 0, L_0x55b0bccd2030;  1 drivers
v0x55b0bccbf5c0_0 .net "reg_src2", 15 0, L_0x55b0bccd1250;  1 drivers
v0x55b0bccbf6d0_0 .net "reg_src2_addr", 2 0, L_0x55b0bccd20a0;  1 drivers
v0x55b0bccbf7e0_0 .net "reg_tgt_addr", 2 0, L_0x55b0bccd1f70;  1 drivers
v0x55b0bccbf8f0_0 .var "reg_writeEn", 0 0;
v0x55b0bccbf990_0 .net "reset", 0 0, v0x55b0bccbfc70_0;  1 drivers
o0x7fdfbd7c32f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b0bccbfa30_0 .net "rst", 0 0, o0x7fdfbd7c32f8;  0 drivers
E_0x55b0bcc53a70 .event edge, v0x55b0bccbf100_0;
L_0x55b0bccd2dc0 .part v0x55b0bccbadd0_0, 13, 3;
S_0x55b0bcc4dc90 .scope module, "decode_stage" "ID" 3 117, 4 5 0, S_0x55b0bcc93ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "outa";
    .port_info 1 /OUTPUT 16 "outb";
    .port_info 2 /OUTPUT 3 "tgt_addr";
    .port_info 3 /OUTPUT 3 "src1_addr";
    .port_info 4 /OUTPUT 3 "src2_addr";
    .port_info 5 /INPUT 16 "src1";
    .port_info 6 /INPUT 16 "src2";
    .port_info 7 /INPUT 16 "instr";
    .port_info 8 /INPUT 1 "mux_rt";
    .port_info 9 /INPUT 1 "mux_outa";
    .port_info 10 /INPUT 1 "mux_outb";
L_0x55b0bccd1f70 .functor BUFZ 3, L_0x55b0bccd1310, C4<000>, C4<000>, C4<000>;
L_0x55b0bccd2030 .functor BUFZ 3, L_0x55b0bccd13b0, C4<000>, C4<000>, C4<000>;
v0x55b0bcc82150_0 .net *"_ivl_11", 6 0, L_0x55b0bccd1930;  1 drivers
v0x55b0bcc8c8d0_0 .net *"_ivl_15", 9 0, L_0x55b0bccd1b00;  1 drivers
v0x55b0bccb6670_0 .net *"_ivl_16", 15 0, L_0x55b0bccd1bf0;  1 drivers
L_0x7fdfbd75d1c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55b0bccb6730_0 .net *"_ivl_19", 5 0, L_0x7fdfbd75d1c8;  1 drivers
v0x55b0bccb6810_0 .net *"_ivl_22", 9 0, L_0x55b0bccd1d30;  1 drivers
L_0x7fdfbd75d210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55b0bccb6940_0 .net *"_ivl_24", 5 0, L_0x7fdfbd75d210;  1 drivers
v0x55b0bccb6a20_0 .net *"_ivl_7", 0 0, L_0x55b0bccd14f0;  1 drivers
v0x55b0bccb6b00_0 .net *"_ivl_8", 8 0, L_0x55b0bccd16d0;  1 drivers
v0x55b0bccb6be0_0 .net "imm", 15 0, L_0x55b0bccd1e80;  1 drivers
v0x55b0bccb6cc0_0 .net "instr", 15 0, v0x55b0bccbadd0_0;  alias, 1 drivers
v0x55b0bccb6da0_0 .net "mux_outa", 0 0, v0x55b0bccbec30_0;  1 drivers
v0x55b0bccb6e60_0 .net "mux_outb", 0 0, v0x55b0bccbecd0_0;  1 drivers
v0x55b0bccb6f20_0 .net "mux_rt", 0 0, v0x55b0bccbee70_0;  1 drivers
v0x55b0bccb6fe0_0 .net "outa", 15 0, L_0x55b0bccd2290;  alias, 1 drivers
v0x55b0bccb70c0_0 .net "outb", 15 0, L_0x55b0bccd2460;  alias, 1 drivers
v0x55b0bccb71a0_0 .net "regA", 2 0, L_0x55b0bccd1310;  1 drivers
v0x55b0bccb7280_0 .net "regB", 2 0, L_0x55b0bccd13b0;  1 drivers
v0x55b0bccb7360_0 .net "regC", 2 0, L_0x55b0bccd1450;  1 drivers
v0x55b0bccb7440_0 .net "sig_imm", 15 0, L_0x55b0bccd1a10;  1 drivers
v0x55b0bccb7520_0 .net "src1", 15 0, L_0x55b0bcc8c7b0;  alias, 1 drivers
v0x55b0bccb7600_0 .net "src1_addr", 2 0, L_0x55b0bccd2030;  alias, 1 drivers
v0x55b0bccb76e0_0 .net "src2", 15 0, L_0x55b0bccd1250;  alias, 1 drivers
v0x55b0bccb77c0_0 .net "src2_addr", 2 0, L_0x55b0bccd20a0;  alias, 1 drivers
v0x55b0bccb78a0_0 .net "tgt_addr", 2 0, L_0x55b0bccd1f70;  alias, 1 drivers
L_0x55b0bccd1310 .part v0x55b0bccbadd0_0, 10, 3;
L_0x55b0bccd13b0 .part v0x55b0bccbadd0_0, 7, 3;
L_0x55b0bccd1450 .part v0x55b0bccbadd0_0, 0, 3;
L_0x55b0bccd14f0 .part v0x55b0bccbadd0_0, 6, 1;
LS_0x55b0bccd16d0_0_0 .concat [ 1 1 1 1], L_0x55b0bccd14f0, L_0x55b0bccd14f0, L_0x55b0bccd14f0, L_0x55b0bccd14f0;
LS_0x55b0bccd16d0_0_4 .concat [ 1 1 1 1], L_0x55b0bccd14f0, L_0x55b0bccd14f0, L_0x55b0bccd14f0, L_0x55b0bccd14f0;
LS_0x55b0bccd16d0_0_8 .concat [ 1 0 0 0], L_0x55b0bccd14f0;
L_0x55b0bccd16d0 .concat [ 4 4 1 0], LS_0x55b0bccd16d0_0_0, LS_0x55b0bccd16d0_0_4, LS_0x55b0bccd16d0_0_8;
L_0x55b0bccd1930 .part v0x55b0bccbadd0_0, 0, 7;
L_0x55b0bccd1a10 .concat [ 7 9 0 0], L_0x55b0bccd1930, L_0x55b0bccd16d0;
L_0x55b0bccd1b00 .part v0x55b0bccbadd0_0, 0, 10;
L_0x55b0bccd1bf0 .concat [ 10 6 0 0], L_0x55b0bccd1b00, L_0x7fdfbd75d1c8;
L_0x55b0bccd1d30 .part L_0x55b0bccd1bf0, 0, 10;
L_0x55b0bccd1e80 .concat [ 6 10 0 0], L_0x7fdfbd75d210, L_0x55b0bccd1d30;
L_0x55b0bccd20a0 .functor MUXZ 3, L_0x55b0bccd1310, L_0x55b0bccd1450, v0x55b0bccbee70_0, C4<>;
L_0x55b0bccd2290 .functor MUXZ 16, L_0x55b0bccd1e80, L_0x55b0bcc8c7b0, v0x55b0bccbec30_0, C4<>;
L_0x55b0bccd2460 .functor MUXZ 16, L_0x55b0bccd1a10, L_0x55b0bccd1250, v0x55b0bccbecd0_0, C4<>;
S_0x55b0bccb7b40 .scope module, "exec_stage" "alu" 3 134, 5 25 0, S_0x55b0bcc93ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /OUTPUT 1 "stat";
    .port_info 2 /INPUT 16 "ina";
    .port_info 3 /INPUT 16 "inb";
    .port_info 4 /INPUT 2 "funct";
L_0x7fdfbd75d258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b0bccb7d90_0 .net/2u *"_ivl_0", 15 0, L_0x7fdfbd75d258;  1 drivers
v0x55b0bccb7e90_0 .net "funct", 1 0, v0x55b0bccbe3f0_0;  1 drivers
v0x55b0bccb7f70_0 .net "ina", 15 0, L_0x55b0bccd2290;  alias, 1 drivers
v0x55b0bccb8010_0 .net "inb", 15 0, L_0x55b0bccd2460;  alias, 1 drivers
v0x55b0bccb80b0_0 .var "out", 15 0;
v0x55b0bccb81c0_0 .net "stat", 0 0, L_0x55b0bccd26f0;  alias, 1 drivers
E_0x55b0bcc3e0e0 .event edge, v0x55b0bccb7e90_0, v0x55b0bccb6fe0_0, v0x55b0bccb70c0_0;
L_0x55b0bccd26f0 .cmp/eq 16, v0x55b0bccb80b0_0, L_0x7fdfbd75d258;
S_0x55b0bccb8320 .scope module, "fetch_stage" "IF" 3 90, 6 3 0, S_0x55b0bcc93ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "next_pc";
    .port_info 1 /OUTPUT 16 "instr";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 16 "alu_out";
    .port_info 5 /INPUT 2 "mux_pc";
v0x55b0bccba590_0 .net *"_ivl_1", 0 0, L_0x55b0bccbfda0;  1 drivers
v0x55b0bccba670_0 .net *"_ivl_12", 15 0, L_0x55b0bccd0420;  1 drivers
v0x55b0bccba750_0 .net *"_ivl_14", 14 0, L_0x55b0bccd02f0;  1 drivers
L_0x7fdfbd75d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b0bccba810_0 .net *"_ivl_16", 0 0, L_0x7fdfbd75d060;  1 drivers
v0x55b0bccba8f0_0 .net *"_ivl_2", 8 0, L_0x55b0bccbfe40;  1 drivers
v0x55b0bccba9d0_0 .net *"_ivl_5", 6 0, L_0x55b0bccc0080;  1 drivers
L_0x7fdfbd75d018 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55b0bccbaab0_0 .net/2u *"_ivl_8", 15 0, L_0x7fdfbd75d018;  1 drivers
v0x55b0bccbab90_0 .net "alu_out", 15 0, v0x55b0bccb80b0_0;  alias, 1 drivers
v0x55b0bccbac50_0 .net "branch_pc", 15 0, L_0x55b0bccd0560;  1 drivers
v0x55b0bccbad10_0 .net "clk", 0 0, v0x55b0bccbfaf0_0;  alias, 1 drivers
v0x55b0bccbadd0_0 .var "instr", 15 0;
v0x55b0bccbaec0_0 .net "mux_pc", 1 0, v0x55b0bccbeda0_0;  1 drivers
v0x55b0bccbaf80_0 .net "next_instr", 15 0, L_0x55b0bccd0c20;  1 drivers
v0x55b0bccbb070_0 .net "next_pc", 15 0, L_0x55b0bccd0200;  alias, 1 drivers
v0x55b0bccbb130_0 .var "pc", 15 0;
v0x55b0bccbb220_0 .net "reset", 0 0, v0x55b0bccbfc70_0;  alias, 1 drivers
v0x55b0bccbb2f0_0 .net "sig_imm", 15 0, L_0x55b0bccc0120;  1 drivers
E_0x55b0bcc9c6b0 .event posedge, v0x55b0bccbad10_0;
L_0x55b0bccbfda0 .part v0x55b0bccbadd0_0, 6, 1;
LS_0x55b0bccbfe40_0_0 .concat [ 1 1 1 1], L_0x55b0bccbfda0, L_0x55b0bccbfda0, L_0x55b0bccbfda0, L_0x55b0bccbfda0;
LS_0x55b0bccbfe40_0_4 .concat [ 1 1 1 1], L_0x55b0bccbfda0, L_0x55b0bccbfda0, L_0x55b0bccbfda0, L_0x55b0bccbfda0;
LS_0x55b0bccbfe40_0_8 .concat [ 1 0 0 0], L_0x55b0bccbfda0;
L_0x55b0bccbfe40 .concat [ 4 4 1 0], LS_0x55b0bccbfe40_0_0, LS_0x55b0bccbfe40_0_4, LS_0x55b0bccbfe40_0_8;
L_0x55b0bccc0080 .part v0x55b0bccbadd0_0, 0, 7;
L_0x55b0bccc0120 .concat [ 7 9 0 0], L_0x55b0bccc0080, L_0x55b0bccbfe40;
L_0x55b0bccd0200 .arith/sum 16, v0x55b0bccbb130_0, L_0x7fdfbd75d018;
L_0x55b0bccd02f0 .part L_0x55b0bccc0120, 0, 15;
L_0x55b0bccd0420 .concat [ 1 15 0 0], L_0x7fdfbd75d060, L_0x55b0bccd02f0;
L_0x55b0bccd0560 .arith/sum 16, L_0x55b0bccd0200, L_0x55b0bccd0420;
S_0x55b0bccb85c0 .scope module, "d" "mem_instr" 6 27, 7 16 0, S_0x55b0bccb8320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 1 "rst";
L_0x7fdfbd75d0f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b0bccb8b90_0 .net/2u *"_ivl_10", 32 0, L_0x7fdfbd75d0f0;  1 drivers
v0x55b0bccb8c90_0 .net *"_ivl_12", 32 0, L_0x55b0bccd0a90;  1 drivers
v0x55b0bccb8d70_0 .net *"_ivl_2", 7 0, L_0x55b0bccd0780;  1 drivers
v0x55b0bccb8e30_0 .net *"_ivl_4", 7 0, L_0x55b0bccd0870;  1 drivers
v0x55b0bccb8f10_0 .net *"_ivl_6", 32 0, L_0x55b0bccd0910;  1 drivers
L_0x7fdfbd75d0a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b0bccb9040_0 .net *"_ivl_9", 24 0, L_0x7fdfbd75d0a8;  1 drivers
v0x55b0bccb9120_0 .net "addr", 15 0, v0x55b0bccbb130_0;  1 drivers
v0x55b0bccb9200_0 .net "addr_trunc", 7 0, L_0x55b0bccd06e0;  1 drivers
v0x55b0bccb92e0 .array "memory", 100 0, 7 0;
v0x55b0bccba370_0 .net "out", 15 0, L_0x55b0bccd0c20;  alias, 1 drivers
v0x55b0bccba450_0 .net "rst", 0 0, v0x55b0bccbfc70_0;  alias, 1 drivers
v0x55b0bccb92e0_0 .array/port v0x55b0bccb92e0, 0;
v0x55b0bccb92e0_1 .array/port v0x55b0bccb92e0, 1;
v0x55b0bccb92e0_2 .array/port v0x55b0bccb92e0, 2;
E_0x55b0bcc9c670/0 .event edge, v0x55b0bccba450_0, v0x55b0bccb92e0_0, v0x55b0bccb92e0_1, v0x55b0bccb92e0_2;
v0x55b0bccb92e0_3 .array/port v0x55b0bccb92e0, 3;
v0x55b0bccb92e0_4 .array/port v0x55b0bccb92e0, 4;
v0x55b0bccb92e0_5 .array/port v0x55b0bccb92e0, 5;
v0x55b0bccb92e0_6 .array/port v0x55b0bccb92e0, 6;
E_0x55b0bcc9c670/1 .event edge, v0x55b0bccb92e0_3, v0x55b0bccb92e0_4, v0x55b0bccb92e0_5, v0x55b0bccb92e0_6;
v0x55b0bccb92e0_7 .array/port v0x55b0bccb92e0, 7;
v0x55b0bccb92e0_8 .array/port v0x55b0bccb92e0, 8;
v0x55b0bccb92e0_9 .array/port v0x55b0bccb92e0, 9;
v0x55b0bccb92e0_10 .array/port v0x55b0bccb92e0, 10;
E_0x55b0bcc9c670/2 .event edge, v0x55b0bccb92e0_7, v0x55b0bccb92e0_8, v0x55b0bccb92e0_9, v0x55b0bccb92e0_10;
v0x55b0bccb92e0_11 .array/port v0x55b0bccb92e0, 11;
v0x55b0bccb92e0_12 .array/port v0x55b0bccb92e0, 12;
v0x55b0bccb92e0_13 .array/port v0x55b0bccb92e0, 13;
v0x55b0bccb92e0_14 .array/port v0x55b0bccb92e0, 14;
E_0x55b0bcc9c670/3 .event edge, v0x55b0bccb92e0_11, v0x55b0bccb92e0_12, v0x55b0bccb92e0_13, v0x55b0bccb92e0_14;
v0x55b0bccb92e0_15 .array/port v0x55b0bccb92e0, 15;
v0x55b0bccb92e0_16 .array/port v0x55b0bccb92e0, 16;
v0x55b0bccb92e0_17 .array/port v0x55b0bccb92e0, 17;
v0x55b0bccb92e0_18 .array/port v0x55b0bccb92e0, 18;
E_0x55b0bcc9c670/4 .event edge, v0x55b0bccb92e0_15, v0x55b0bccb92e0_16, v0x55b0bccb92e0_17, v0x55b0bccb92e0_18;
v0x55b0bccb92e0_19 .array/port v0x55b0bccb92e0, 19;
v0x55b0bccb92e0_20 .array/port v0x55b0bccb92e0, 20;
v0x55b0bccb92e0_21 .array/port v0x55b0bccb92e0, 21;
v0x55b0bccb92e0_22 .array/port v0x55b0bccb92e0, 22;
E_0x55b0bcc9c670/5 .event edge, v0x55b0bccb92e0_19, v0x55b0bccb92e0_20, v0x55b0bccb92e0_21, v0x55b0bccb92e0_22;
v0x55b0bccb92e0_23 .array/port v0x55b0bccb92e0, 23;
v0x55b0bccb92e0_24 .array/port v0x55b0bccb92e0, 24;
v0x55b0bccb92e0_25 .array/port v0x55b0bccb92e0, 25;
v0x55b0bccb92e0_26 .array/port v0x55b0bccb92e0, 26;
E_0x55b0bcc9c670/6 .event edge, v0x55b0bccb92e0_23, v0x55b0bccb92e0_24, v0x55b0bccb92e0_25, v0x55b0bccb92e0_26;
v0x55b0bccb92e0_27 .array/port v0x55b0bccb92e0, 27;
v0x55b0bccb92e0_28 .array/port v0x55b0bccb92e0, 28;
v0x55b0bccb92e0_29 .array/port v0x55b0bccb92e0, 29;
v0x55b0bccb92e0_30 .array/port v0x55b0bccb92e0, 30;
E_0x55b0bcc9c670/7 .event edge, v0x55b0bccb92e0_27, v0x55b0bccb92e0_28, v0x55b0bccb92e0_29, v0x55b0bccb92e0_30;
v0x55b0bccb92e0_31 .array/port v0x55b0bccb92e0, 31;
v0x55b0bccb92e0_32 .array/port v0x55b0bccb92e0, 32;
v0x55b0bccb92e0_33 .array/port v0x55b0bccb92e0, 33;
v0x55b0bccb92e0_34 .array/port v0x55b0bccb92e0, 34;
E_0x55b0bcc9c670/8 .event edge, v0x55b0bccb92e0_31, v0x55b0bccb92e0_32, v0x55b0bccb92e0_33, v0x55b0bccb92e0_34;
v0x55b0bccb92e0_35 .array/port v0x55b0bccb92e0, 35;
v0x55b0bccb92e0_36 .array/port v0x55b0bccb92e0, 36;
v0x55b0bccb92e0_37 .array/port v0x55b0bccb92e0, 37;
v0x55b0bccb92e0_38 .array/port v0x55b0bccb92e0, 38;
E_0x55b0bcc9c670/9 .event edge, v0x55b0bccb92e0_35, v0x55b0bccb92e0_36, v0x55b0bccb92e0_37, v0x55b0bccb92e0_38;
v0x55b0bccb92e0_39 .array/port v0x55b0bccb92e0, 39;
v0x55b0bccb92e0_40 .array/port v0x55b0bccb92e0, 40;
v0x55b0bccb92e0_41 .array/port v0x55b0bccb92e0, 41;
v0x55b0bccb92e0_42 .array/port v0x55b0bccb92e0, 42;
E_0x55b0bcc9c670/10 .event edge, v0x55b0bccb92e0_39, v0x55b0bccb92e0_40, v0x55b0bccb92e0_41, v0x55b0bccb92e0_42;
v0x55b0bccb92e0_43 .array/port v0x55b0bccb92e0, 43;
v0x55b0bccb92e0_44 .array/port v0x55b0bccb92e0, 44;
v0x55b0bccb92e0_45 .array/port v0x55b0bccb92e0, 45;
v0x55b0bccb92e0_46 .array/port v0x55b0bccb92e0, 46;
E_0x55b0bcc9c670/11 .event edge, v0x55b0bccb92e0_43, v0x55b0bccb92e0_44, v0x55b0bccb92e0_45, v0x55b0bccb92e0_46;
v0x55b0bccb92e0_47 .array/port v0x55b0bccb92e0, 47;
v0x55b0bccb92e0_48 .array/port v0x55b0bccb92e0, 48;
v0x55b0bccb92e0_49 .array/port v0x55b0bccb92e0, 49;
v0x55b0bccb92e0_50 .array/port v0x55b0bccb92e0, 50;
E_0x55b0bcc9c670/12 .event edge, v0x55b0bccb92e0_47, v0x55b0bccb92e0_48, v0x55b0bccb92e0_49, v0x55b0bccb92e0_50;
v0x55b0bccb92e0_51 .array/port v0x55b0bccb92e0, 51;
v0x55b0bccb92e0_52 .array/port v0x55b0bccb92e0, 52;
v0x55b0bccb92e0_53 .array/port v0x55b0bccb92e0, 53;
v0x55b0bccb92e0_54 .array/port v0x55b0bccb92e0, 54;
E_0x55b0bcc9c670/13 .event edge, v0x55b0bccb92e0_51, v0x55b0bccb92e0_52, v0x55b0bccb92e0_53, v0x55b0bccb92e0_54;
v0x55b0bccb92e0_55 .array/port v0x55b0bccb92e0, 55;
v0x55b0bccb92e0_56 .array/port v0x55b0bccb92e0, 56;
v0x55b0bccb92e0_57 .array/port v0x55b0bccb92e0, 57;
v0x55b0bccb92e0_58 .array/port v0x55b0bccb92e0, 58;
E_0x55b0bcc9c670/14 .event edge, v0x55b0bccb92e0_55, v0x55b0bccb92e0_56, v0x55b0bccb92e0_57, v0x55b0bccb92e0_58;
v0x55b0bccb92e0_59 .array/port v0x55b0bccb92e0, 59;
v0x55b0bccb92e0_60 .array/port v0x55b0bccb92e0, 60;
v0x55b0bccb92e0_61 .array/port v0x55b0bccb92e0, 61;
v0x55b0bccb92e0_62 .array/port v0x55b0bccb92e0, 62;
E_0x55b0bcc9c670/15 .event edge, v0x55b0bccb92e0_59, v0x55b0bccb92e0_60, v0x55b0bccb92e0_61, v0x55b0bccb92e0_62;
v0x55b0bccb92e0_63 .array/port v0x55b0bccb92e0, 63;
v0x55b0bccb92e0_64 .array/port v0x55b0bccb92e0, 64;
v0x55b0bccb92e0_65 .array/port v0x55b0bccb92e0, 65;
v0x55b0bccb92e0_66 .array/port v0x55b0bccb92e0, 66;
E_0x55b0bcc9c670/16 .event edge, v0x55b0bccb92e0_63, v0x55b0bccb92e0_64, v0x55b0bccb92e0_65, v0x55b0bccb92e0_66;
v0x55b0bccb92e0_67 .array/port v0x55b0bccb92e0, 67;
v0x55b0bccb92e0_68 .array/port v0x55b0bccb92e0, 68;
v0x55b0bccb92e0_69 .array/port v0x55b0bccb92e0, 69;
v0x55b0bccb92e0_70 .array/port v0x55b0bccb92e0, 70;
E_0x55b0bcc9c670/17 .event edge, v0x55b0bccb92e0_67, v0x55b0bccb92e0_68, v0x55b0bccb92e0_69, v0x55b0bccb92e0_70;
v0x55b0bccb92e0_71 .array/port v0x55b0bccb92e0, 71;
v0x55b0bccb92e0_72 .array/port v0x55b0bccb92e0, 72;
v0x55b0bccb92e0_73 .array/port v0x55b0bccb92e0, 73;
v0x55b0bccb92e0_74 .array/port v0x55b0bccb92e0, 74;
E_0x55b0bcc9c670/18 .event edge, v0x55b0bccb92e0_71, v0x55b0bccb92e0_72, v0x55b0bccb92e0_73, v0x55b0bccb92e0_74;
v0x55b0bccb92e0_75 .array/port v0x55b0bccb92e0, 75;
v0x55b0bccb92e0_76 .array/port v0x55b0bccb92e0, 76;
v0x55b0bccb92e0_77 .array/port v0x55b0bccb92e0, 77;
v0x55b0bccb92e0_78 .array/port v0x55b0bccb92e0, 78;
E_0x55b0bcc9c670/19 .event edge, v0x55b0bccb92e0_75, v0x55b0bccb92e0_76, v0x55b0bccb92e0_77, v0x55b0bccb92e0_78;
v0x55b0bccb92e0_79 .array/port v0x55b0bccb92e0, 79;
v0x55b0bccb92e0_80 .array/port v0x55b0bccb92e0, 80;
v0x55b0bccb92e0_81 .array/port v0x55b0bccb92e0, 81;
v0x55b0bccb92e0_82 .array/port v0x55b0bccb92e0, 82;
E_0x55b0bcc9c670/20 .event edge, v0x55b0bccb92e0_79, v0x55b0bccb92e0_80, v0x55b0bccb92e0_81, v0x55b0bccb92e0_82;
v0x55b0bccb92e0_83 .array/port v0x55b0bccb92e0, 83;
v0x55b0bccb92e0_84 .array/port v0x55b0bccb92e0, 84;
v0x55b0bccb92e0_85 .array/port v0x55b0bccb92e0, 85;
v0x55b0bccb92e0_86 .array/port v0x55b0bccb92e0, 86;
E_0x55b0bcc9c670/21 .event edge, v0x55b0bccb92e0_83, v0x55b0bccb92e0_84, v0x55b0bccb92e0_85, v0x55b0bccb92e0_86;
v0x55b0bccb92e0_87 .array/port v0x55b0bccb92e0, 87;
v0x55b0bccb92e0_88 .array/port v0x55b0bccb92e0, 88;
v0x55b0bccb92e0_89 .array/port v0x55b0bccb92e0, 89;
v0x55b0bccb92e0_90 .array/port v0x55b0bccb92e0, 90;
E_0x55b0bcc9c670/22 .event edge, v0x55b0bccb92e0_87, v0x55b0bccb92e0_88, v0x55b0bccb92e0_89, v0x55b0bccb92e0_90;
v0x55b0bccb92e0_91 .array/port v0x55b0bccb92e0, 91;
v0x55b0bccb92e0_92 .array/port v0x55b0bccb92e0, 92;
v0x55b0bccb92e0_93 .array/port v0x55b0bccb92e0, 93;
v0x55b0bccb92e0_94 .array/port v0x55b0bccb92e0, 94;
E_0x55b0bcc9c670/23 .event edge, v0x55b0bccb92e0_91, v0x55b0bccb92e0_92, v0x55b0bccb92e0_93, v0x55b0bccb92e0_94;
v0x55b0bccb92e0_95 .array/port v0x55b0bccb92e0, 95;
v0x55b0bccb92e0_96 .array/port v0x55b0bccb92e0, 96;
v0x55b0bccb92e0_97 .array/port v0x55b0bccb92e0, 97;
v0x55b0bccb92e0_98 .array/port v0x55b0bccb92e0, 98;
E_0x55b0bcc9c670/24 .event edge, v0x55b0bccb92e0_95, v0x55b0bccb92e0_96, v0x55b0bccb92e0_97, v0x55b0bccb92e0_98;
v0x55b0bccb92e0_99 .array/port v0x55b0bccb92e0, 99;
v0x55b0bccb92e0_100 .array/port v0x55b0bccb92e0, 100;
E_0x55b0bcc9c670/25 .event edge, v0x55b0bccb92e0_99, v0x55b0bccb92e0_100;
E_0x55b0bcc9c670 .event/or E_0x55b0bcc9c670/0, E_0x55b0bcc9c670/1, E_0x55b0bcc9c670/2, E_0x55b0bcc9c670/3, E_0x55b0bcc9c670/4, E_0x55b0bcc9c670/5, E_0x55b0bcc9c670/6, E_0x55b0bcc9c670/7, E_0x55b0bcc9c670/8, E_0x55b0bcc9c670/9, E_0x55b0bcc9c670/10, E_0x55b0bcc9c670/11, E_0x55b0bcc9c670/12, E_0x55b0bcc9c670/13, E_0x55b0bcc9c670/14, E_0x55b0bcc9c670/15, E_0x55b0bcc9c670/16, E_0x55b0bcc9c670/17, E_0x55b0bcc9c670/18, E_0x55b0bcc9c670/19, E_0x55b0bcc9c670/20, E_0x55b0bcc9c670/21, E_0x55b0bcc9c670/22, E_0x55b0bcc9c670/23, E_0x55b0bcc9c670/24, E_0x55b0bcc9c670/25;
L_0x55b0bccd06e0 .part v0x55b0bccbb130_0, 0, 8;
L_0x55b0bccd0780 .array/port v0x55b0bccb92e0, L_0x55b0bccd06e0;
L_0x55b0bccd0870 .array/port v0x55b0bccb92e0, L_0x55b0bccd0a90;
L_0x55b0bccd0910 .concat [ 8 25 0 0], L_0x55b0bccd06e0, L_0x7fdfbd75d0a8;
L_0x55b0bccd0a90 .arith/sum 33, L_0x55b0bccd0910, L_0x7fdfbd75d0f0;
L_0x55b0bccd0c20 .concat [ 8 8 0 0], L_0x55b0bccd0870, L_0x55b0bccd0780;
S_0x55b0bccbb5a0 .scope module, "mem_stage" "mem_data" 3 145, 8 20 0, S_0x55b0bcc93ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dataOut";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /INPUT 16 "dataIn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "writeEn";
    .port_info 5 /INPUT 1 "rst";
L_0x7fdfbd75d2e8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b0bccbb850_0 .net/2u *"_ivl_10", 32 0, L_0x7fdfbd75d2e8;  1 drivers
v0x55b0bccbb950_0 .net *"_ivl_12", 32 0, L_0x55b0bccd2ab0;  1 drivers
v0x55b0bccbba30_0 .net *"_ivl_2", 7 0, L_0x55b0bccd2830;  1 drivers
v0x55b0bccbbb20_0 .net *"_ivl_4", 7 0, L_0x55b0bccd2920;  1 drivers
v0x55b0bccbbc00_0 .net *"_ivl_6", 32 0, L_0x55b0bccd29c0;  1 drivers
L_0x7fdfbd75d2a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b0bccbbd30_0 .net *"_ivl_9", 22 0, L_0x7fdfbd75d2a0;  1 drivers
v0x55b0bccbbe10_0 .net "address", 15 0, v0x55b0bccb80b0_0;  alias, 1 drivers
v0x55b0bccbbf20_0 .net "address_trunc", 9 0, L_0x55b0bccd2790;  1 drivers
v0x55b0bccbc000_0 .net "clk", 0 0, v0x55b0bccbfaf0_0;  alias, 1 drivers
v0x55b0bccbc0a0_0 .net "dataIn", 15 0, o0x7fdfbd7c3268;  alias, 0 drivers
v0x55b0bccbc160_0 .net "dataOut", 15 0, L_0x55b0bccd2c40;  alias, 1 drivers
v0x55b0bccbc240_0 .var/i "i", 31 0;
v0x55b0bccbc320 .array "memory", 500 0, 7 0;
v0x55b0bccbc3e0_0 .net "rst", 0 0, o0x7fdfbd7c32f8;  alias, 0 drivers
v0x55b0bccbc4a0_0 .net "writeEn", 0 0, v0x55b0bccbeb90_0;  1 drivers
E_0x55b0bccbb7d0 .event negedge, v0x55b0bccbad10_0;
L_0x55b0bccd2790 .part v0x55b0bccb80b0_0, 0, 10;
L_0x55b0bccd2830 .array/port v0x55b0bccbc320, L_0x55b0bccd2790;
L_0x55b0bccd2920 .array/port v0x55b0bccbc320, L_0x55b0bccd2ab0;
L_0x55b0bccd29c0 .concat [ 10 23 0 0], L_0x55b0bccd2790, L_0x7fdfbd75d2a0;
L_0x55b0bccd2ab0 .arith/sum 33, L_0x55b0bccd29c0, L_0x7fdfbd75d2e8;
L_0x55b0bccd2c40 .concat [ 8 8 0 0], L_0x55b0bccd2920, L_0x55b0bccd2830;
S_0x55b0bccbc660 .scope module, "reg_file" "mem_reg" 3 102, 9 24 0, S_0x55b0bcc93ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out1";
    .port_info 1 /OUTPUT 16 "out2";
    .port_info 2 /INPUT 3 "src1";
    .port_info 3 /INPUT 3 "src2";
    .port_info 4 /INPUT 3 "tgt";
    .port_info 5 /INPUT 16 "in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "writeEn";
    .port_info 8 /INPUT 1 "rst";
L_0x55b0bcc8c7b0 .functor BUFZ 16, L_0x55b0bccd0df0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b0bccd1250 .functor BUFZ 16, L_0x55b0bccd1070, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b0bccbcb70_0 .net *"_ivl_0", 15 0, L_0x55b0bccd0df0;  1 drivers
v0x55b0bccbcc70_0 .net *"_ivl_10", 4 0, L_0x55b0bccd1110;  1 drivers
L_0x7fdfbd75d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b0bccbcd50_0 .net *"_ivl_13", 1 0, L_0x7fdfbd75d180;  1 drivers
v0x55b0bccbce10_0 .net *"_ivl_2", 4 0, L_0x55b0bccd0e90;  1 drivers
L_0x7fdfbd75d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b0bccbcef0_0 .net *"_ivl_5", 1 0, L_0x7fdfbd75d138;  1 drivers
v0x55b0bccbd020_0 .net *"_ivl_8", 15 0, L_0x55b0bccd1070;  1 drivers
v0x55b0bccbd100_0 .net "clk", 0 0, v0x55b0bccbfaf0_0;  alias, 1 drivers
v0x55b0bccbd1f0_0 .var/i "i", 31 0;
v0x55b0bccbd2d0_0 .net "in", 15 0, v0x55b0bccbe250_0;  alias, 1 drivers
v0x55b0bccbd440 .array "memory", 8 0, 15 0;
v0x55b0bccbd500_0 .net "out1", 15 0, L_0x55b0bcc8c7b0;  alias, 1 drivers
v0x55b0bccbd5c0_0 .net "out2", 15 0, L_0x55b0bccd1250;  alias, 1 drivers
v0x55b0bccbd660_0 .net "rst", 0 0, v0x55b0bccbfc70_0;  alias, 1 drivers
v0x55b0bccbd700_0 .net "src1", 2 0, L_0x55b0bccd2030;  alias, 1 drivers
v0x55b0bccbd7a0_0 .net "src2", 2 0, L_0x55b0bccd20a0;  alias, 1 drivers
v0x55b0bccbd840_0 .net "tgt", 2 0, L_0x55b0bccd1f70;  alias, 1 drivers
v0x55b0bccbd910_0 .net "writeEn", 0 0, v0x55b0bccbf8f0_0;  1 drivers
L_0x55b0bccd0df0 .array/port v0x55b0bccbd440, L_0x55b0bccd0e90;
L_0x55b0bccd0e90 .concat [ 3 2 0 0], L_0x55b0bccd2030, L_0x7fdfbd75d138;
L_0x55b0bccd1070 .array/port v0x55b0bccbd440, L_0x55b0bccd1110;
L_0x55b0bccd1110 .concat [ 3 2 0 0], L_0x55b0bccd20a0, L_0x7fdfbd75d180;
S_0x55b0bccbc970 .scope begin, "write_block" "write_block" 9 44, 9 44 0, S_0x55b0bccbc660;
 .timescale 0 0;
S_0x55b0bccbdc30 .scope module, "writeback_stage" "WB" 3 157, 10 3 0, S_0x55b0bcc93ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "tgt";
    .port_info 1 /INPUT 16 "alu_out";
    .port_info 2 /INPUT 16 "data_out";
    .port_info 3 /INPUT 16 "pc_next";
    .port_info 4 /INPUT 2 "mux_tgt";
v0x55b0bccbdec0_0 .net "alu_out", 15 0, v0x55b0bccb80b0_0;  alias, 1 drivers
v0x55b0bccbdfa0_0 .net "data_out", 15 0, L_0x55b0bccd2c40;  alias, 1 drivers
v0x55b0bccbe090_0 .net "mux_tgt", 1 0, v0x55b0bccbef40_0;  1 drivers
v0x55b0bccbe160_0 .net "pc_next", 15 0, L_0x55b0bccd0200;  alias, 1 drivers
v0x55b0bccbe250_0 .var "tgt", 15 0;
E_0x55b0bcc9c630/0 .event edge, v0x55b0bccbe090_0, v0x55b0bccbb070_0, v0x55b0bccb80b0_0, v0x55b0bccbc160_0;
E_0x55b0bcc9c630/1 .event edge, v0x55b0bccbd2d0_0;
E_0x55b0bcc9c630 .event/or E_0x55b0bcc9c630/0, E_0x55b0bcc9c630/1;
    .scope S_0x55b0bccb85c0;
T_0 ;
    %wait E_0x55b0bcc9c670;
    %load/vec4 v0x55b0bccba450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 7 31 "$readmemb", "code/reset.data", v0x55b0bccb92e0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b0bccb8320;
T_1 ;
    %wait E_0x55b0bcc9c6b0;
    %load/vec4 v0x55b0bccbb220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b0bccbb130_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b0bccbadd0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b0bccbaec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %load/vec4 v0x55b0bccbb130_0;
    %store/vec4 v0x55b0bccbb130_0, 0, 16;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x55b0bccbb070_0;
    %store/vec4 v0x55b0bccbb130_0, 0, 16;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x55b0bccbac50_0;
    %store/vec4 v0x55b0bccbb130_0, 0, 16;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x55b0bccbab90_0;
    %store/vec4 v0x55b0bccbb130_0, 0, 16;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55b0bccbaf80_0;
    %store/vec4 v0x55b0bccbadd0_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b0bccbc660;
T_2 ;
    %wait E_0x55b0bccbb7d0;
    %fork t_1, S_0x55b0bccbc970;
    %jmp t_0;
    .scope S_0x55b0bccbc970;
t_1 ;
    %load/vec4 v0x55b0bccbd660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b0bccbd1f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55b0bccbd1f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55b0bccbd1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b0bccbd440, 0, 4;
    %load/vec4 v0x55b0bccbd1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b0bccbd1f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b0bccbd910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55b0bccbd840_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x55b0bccbd2d0_0;
    %load/vec4 v0x55b0bccbd840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b0bccbd440, 4, 0;
T_2.6 ;
T_2.4 ;
T_2.1 ;
    %end;
    .scope S_0x55b0bccbc660;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b0bccb7b40;
T_3 ;
    %wait E_0x55b0bcc3e0e0;
    %load/vec4 v0x55b0bccb7e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b0bccb80b0_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55b0bccb7f70_0;
    %load/vec4 v0x55b0bccb8010_0;
    %add;
    %assign/vec4 v0x55b0bccb80b0_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55b0bccb7f70_0;
    %load/vec4 v0x55b0bccb8010_0;
    %and;
    %inv;
    %assign/vec4 v0x55b0bccb80b0_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55b0bccb7f70_0;
    %assign/vec4 v0x55b0bccb80b0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55b0bccb7f70_0;
    %load/vec4 v0x55b0bccb8010_0;
    %sub;
    %assign/vec4 v0x55b0bccb80b0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b0bccbb5a0;
T_4 ;
    %wait E_0x55b0bccbb7d0;
    %load/vec4 v0x55b0bccbc3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b0bccbc240_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55b0bccbc240_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55b0bccbc240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b0bccbc320, 0, 4;
    %load/vec4 v0x55b0bccbc240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b0bccbc240_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b0bccbc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55b0bccbc0a0_0;
    %split/vec4 8;
    %load/vec4 v0x55b0bccbbf20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b0bccbc320, 0, 4;
    %ix/getv 3, v0x55b0bccbbf20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b0bccbc320, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b0bccbdc30;
T_5 ;
    %wait E_0x55b0bcc9c630;
    %load/vec4 v0x55b0bccbe090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x55b0bccbe250_0;
    %assign/vec4 v0x55b0bccbe250_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55b0bccbe160_0;
    %assign/vec4 v0x55b0bccbe250_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55b0bccbdec0_0;
    %assign/vec4 v0x55b0bccbe250_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55b0bccbdfa0_0;
    %assign/vec4 v0x55b0bccbe250_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b0bcc93ca0;
T_6 ;
    %wait E_0x55b0bcc53a70;
    %load/vec4 v0x55b0bccbf100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %load/vec4 v0x55b0bccbe770_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b0bccbe3f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b0bccbeda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbee70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b0bccbef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b0bccbf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b0bccbeb90_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b0bcc1cf30;
T_7 ;
    %vpi_call 2 9 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b0bcc1cf30 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b0bccbfb90_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55b0bccbfb90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b0bccbd440, v0x55b0bccbfb90_0 > {0 0 0};
    %load/vec4 v0x55b0bccbfb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b0bccbfb90_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b0bccbfb90_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55b0bccbfb90_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b0bccb92e0, v0x55b0bccbfb90_0 > {0 0 0};
    %load/vec4 v0x55b0bccbfb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b0bccbfb90_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b0bccbfaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b0bccbfc70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b0bccbfc70_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55b0bcc1cf30;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0x55b0bccbfaf0_0;
    %inv;
    %store/vec4 v0x55b0bccbfaf0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./tb.v";
    "./control.v";
    "./ID.v";
    "./alu.v";
    "./IF.v";
    "./mem_instr.v";
    "./mem_data.v";
    "./mem_reg.v";
    "./WB.v";
