INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0_cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0_lpf
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0_proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0_sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_rst_clk_wiz_100M_0_upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_fifo
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_fifo_0
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_fifo_4
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_fifo_5
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_integer_mac_pe
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_integer_mac_pe_1
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_integer_mac_pe_2
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_integer_mac_pe_3
INFO: [VRFC 10-311] analyzing module design_1_systolic_array_2x2_s_0_1_systolic_array_2x2_syn
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module glbl
