
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SDx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 729.016 ; gain = 426.145
Command: synth_design -top top -part xczu3eg-sfva625-2-i -directive AreaOptimized_medium -resource_sharing off -control_set_opt_threshold 1 -no_lc
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 729.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'pl_top' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'reset' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reset' (1#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/reset.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLL' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLL_clk_wiz' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26154]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.750000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (3#1) [D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26154]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'PLL_clk_wiz' (5#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'PLL' (6#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.v:71]
INFO: [Synth 8-6157] synthesizing module 'axi_interface_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_interface_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'axi_read_write_master' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_read_write_master.v:24]
	Parameter axi_write_read_idle bound to: 7'b0000000 
	Parameter axi_write_read_ReadAddr bound to: 7'b0000001 
	Parameter axi_write_read_read bound to: 7'b0000010 
	Parameter axi_write_read_WriteAddr bound to: 7'b0000100 
	Parameter axi_write_read_wait_pre bound to: 7'b0001000 
	Parameter axi_write_read_write bound to: 7'b0010000 
	Parameter axi_write_read_write_resp bound to: 7'b0100000 
	Parameter axi_write_read_end bound to: 7'b1000000 
WARNING: [Synth 8-3848] Net err_out in module/entity axi_read_write_master does not have driver. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_read_write_master.v:162]
INFO: [Synth 8-6155] done synthesizing module 'axi_read_write_master' (7#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_read_write_master.v:24]
INFO: [Synth 8-6157] synthesizing module 'information_read_write' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:24]
	Parameter inf_write_read_idle bound to: 12'b000000000000 
	Parameter inf_write_read_ready bound to: 12'b000000000001 
	Parameter inf_write_read_head_rd bound to: 12'b000000000010 
	Parameter inf_write_read_iterate_head_wait bound to: 12'b000000000100 
	Parameter inf_write_read_iterate_head bound to: 12'b000000001000 
	Parameter inf_write_read_iterate_judge_wait bound to: 12'b000000010000 
	Parameter inf_write_read_iterate_judge bound to: 12'b000000100000 
	Parameter inf_write_read_image_rd bound to: 12'b000001000000 
	Parameter inf_write_read_kernel_rd bound to: 12'b000010000000 
	Parameter inf_write_read_kernel_judge bound to: 12'b000100000000 
	Parameter inf_write_read_image_wr bound to: 12'b001000000000 
	Parameter inf_write_read_end bound to: 12'b010000000000 
	Parameter inf_write_read_wait bound to: 12'b100000000000 
	Parameter HEAD_BASE_ADDR_SHIFTRIGHT3 bound to: 236978176 - type: integer 
	Parameter IMAGE_BASE_ADDR1_SHIFTRIGHT3 bound to: 237764608 - type: integer 
	Parameter KERNEL_BASE_ADDR_SHIFTRIGHT3 bound to: 237240320 - type: integer 
	Parameter IMAGE_BASE_ADDR2_SHIFTRIGHT3 bound to: 238026752 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:224]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:579]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:733]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:734]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:99]
INFO: [Synth 8-6157] synthesizing module 'mux_3to1' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_3to1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mux_3to1' (8#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_3to1.v:26]
WARNING: [Synth 8-689] width (24) of port connection 'd3' does not match port width (29) of module 'mux_3to1' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:392]
INFO: [Synth 8-6157] synthesizing module 'iterate_head' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/iterate_head.v:24]
INFO: [Synth 8-638] synthesizing module 'head_for_interate_dram' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_for_interate_dram/synth/head_for_interate_dram.vhd:72]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 64 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 1 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 1 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 1 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_for_interate_dram/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_for_interate_dram/synth/head_for_interate_dram.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'head_for_interate_dram' (12#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_for_interate_dram/synth/head_for_interate_dram.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'iterate_head' (13#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/iterate_head.v:24]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3x' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/multiplier_3x.v:26]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3x' (14#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/multiplier_3x.v:26]
INFO: [Synth 8-6157] synthesizing module 'sub_com' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/sub_com.v:24]
INFO: [Synth 8-638] synthesizing module 'sub_unit' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/sub_unit/synth/sub_unit.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 16 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram_rd_addr_add/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/sub_unit/synth/sub_unit.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'sub_unit' (21#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/sub_unit/synth/sub_unit.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'sub_com' (22#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/sub_com.v:24]
INFO: [Synth 8-6157] synthesizing module 'addr_mux' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/addr_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'addr_mux' (23#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/addr_mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_4KBboundary' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/AXI_4KBboundary.v:24]
	Parameter addrSplit_idle bound to: 8'b00000000 
	Parameter addrSplit_judge bound to: 8'b00000001 
	Parameter addrSplit_yes1 bound to: 8'b00000010 
	Parameter addrSplit_yes1_wait bound to: 8'b00000100 
	Parameter addrSplit_yes2 bound to: 8'b00001000 
	Parameter addrSplit_yes2_wait bound to: 8'b00010000 
	Parameter addrSplit_no bound to: 8'b00100000 
	Parameter addrSplit_no_wait bound to: 8'b01000000 
	Parameter addrSplit_end bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_4KBboundary' (24#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/AXI_4KBboundary.v:24]
INFO: [Synth 8-6157] synthesizing module 'wr_rd_finish_cnt_threshhold' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wr_rd_finish_cnt_threshhold.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wr_rd_finish_cnt_threshhold' (25#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wr_rd_finish_cnt_threshhold.v:23]
WARNING: [Synth 8-6014] Unused sequential element kernel_rd_need_r_reg was removed.  [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:199]
INFO: [Synth 8-6155] done synthesizing module 'information_read_write' (26#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:24]
INFO: [Synth 8-6155] done synthesizing module 'axi_interface_control' (27#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_interface_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'buffer_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux_head_image_kernel' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_head_image_kernel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_head_image_kernel' (28#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_head_image_kernel.v:23]
INFO: [Synth 8-6157] synthesizing module 'head_bufer_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/head_bufer_control.v:24]
INFO: [Synth 8-638] synthesizing module 'head_fifo' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/synth/head_fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/synth/head_fifo.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (29#1) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (30#1) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (42#1) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'head_fifo' (56#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/synth/head_fifo.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'head_bufer_control' (57#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/head_bufer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'kernel_buffer_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/kernel_buffer_control.v:24]
INFO: [Synth 8-638] synthesizing module 'kernel_fifo' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/synth/kernel_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 11 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 500 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 499 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/synth/kernel_fifo.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'kernel_fifo' (60#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/synth/kernel_fifo.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'wfifo_location_cal' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:38]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:39]
INFO: [Synth 8-6157] synthesizing module 'wfifo_mux' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:151]
INFO: [Synth 8-6155] done synthesizing module 'wfifo_mux' (61#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:151]
INFO: [Synth 8-6157] synthesizing module 'wfifo_invalid_mux' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:174]
INFO: [Synth 8-6155] done synthesizing module 'wfifo_invalid_mux' (62#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:174]
INFO: [Synth 8-6155] done synthesizing module 'wfifo_location_cal' (63#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/wfifo_location_cal.v:24]
INFO: [Synth 8-6155] done synthesizing module 'kernel_buffer_control' (64#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/kernel_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_read_buffer_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:24]
INFO: [Synth 8-638] synthesizing module 'image_ram' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram/synth/image_ram.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 5 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: image_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     8.415258 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram/synth/image_ram.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'image_ram' (67#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram/synth/image_ram.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:221]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:222]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:227]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:497]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:60]
INFO: [Synth 8-6157] synthesizing module 'multi_div' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/multi_div.v:24]
INFO: [Synth 8-6155] done synthesizing module 'multi_div' (68#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/multi_div.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter_addr' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/counter_addr.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/counter_addr.v:52]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/counter_addr.v:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/counter_addr.v:55]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/counter_addr.v:56]
INFO: [Synth 8-6155] done synthesizing module 'counter_addr' (69#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/counter_addr.v:24]
INFO: [Synth 8-638] synthesizing module 'image_ram_rd_addr_add' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram_rd_addr_add/synth/image_ram_rd_addr_add.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 13 - type: integer 
	Parameter C_B_WIDTH bound to: 13 - type: integer 
	Parameter C_OUT_WIDTH bound to: 13 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram_rd_addr_add/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram_rd_addr_add/synth/image_ram_rd_addr_add.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'image_ram_rd_addr_add' (75#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_ram_rd_addr_add/synth/image_ram_rd_addr_add.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'multi_rd_addr' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/multi_rd_addr.v:24]
INFO: [Synth 8-6155] done synthesizing module 'multi_rd_addr' (76#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/multi_rd_addr.v:24]
INFO: [Synth 8-6157] synthesizing module 'ram_to_cal_virtual_path' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/ram_to_cal_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_cal_virtual_path' (77#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/ram_to_cal_virtual_path.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:396]
WARNING: [Synth 8-6014] Unused sequential element recordImageNum_inRAM_inLoadImageClk_reg was removed.  [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:261]
WARNING: [Synth 8-6014] Unused sequential element recordImageNum_inRAM_inLoadImageClk_r_reg was removed.  [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_rd_pixelNum_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:200]
INFO: [Synth 8-6155] done synthesizing module 'image_read_buffer_control' (78#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_write_buffer_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_write_buffer_control.v:24]
INFO: [Synth 8-638] synthesizing module 'post_image_ram' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/post_image_ram/synth/post_image_ram.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: post_image_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     25.480712 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/post_image_ram/synth/post_image_ram.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'post_image_ram' (79#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/post_image_ram/synth/post_image_ram.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_write_buffer_control.v:207]
INFO: [Synth 8-638] synthesizing module 'image_prerd_toaxi_fifo' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/synth/image_prerd_toaxi_fifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 240 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 239 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 256 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 256 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/synth/image_prerd_toaxi_fifo.vhd:544]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (79#1) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'image_prerd_toaxi_fifo' (80#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/synth/image_prerd_toaxi_fifo.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'axi_read_image_cnt' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_read_image_cnt.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_read_image_cnt.v:30]
INFO: [Synth 8-6155] done synthesizing module 'axi_read_image_cnt' (81#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/axi_read_image_cnt.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux_ramtofifo_data' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_ramtofifo_data.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_ramtofifo_data.v:44]
INFO: [Synth 8-6155] done synthesizing module 'mux_ramtofifo_data' (82#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mux_ramtofifo_data.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_ram_multi_addr' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_ram_multi_addr.v:24]
INFO: [Synth 8-6155] done synthesizing module 'image_ram_multi_addr' (83#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_ram_multi_addr.v:24]
INFO: [Synth 8-6157] synthesizing module 'postImage_channel_choose' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/postImage_channel_choose.v:24]
INFO: [Synth 8-6155] done synthesizing module 'postImage_channel_choose' (84#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/postImage_channel_choose.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_write_buffer_control.v:543]
INFO: [Synth 8-6157] synthesizing module 'ram_to_post_virtual_path' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/ram_to_post_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_post_virtual_path' (85#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/ram_to_post_virtual_path.v:24]
INFO: [Synth 8-6157] synthesizing module 'post_to_ram_virtual_path' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/post_to_ram_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'post_to_ram_virtual_path' (86#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/post_to_ram_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'image_write_buffer_control' (87#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_write_buffer_control.v:24]
INFO: [Synth 8-6155] done synthesizing module 'buffer_control' (88#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_data' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_data.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_head' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_head.v:24]
INFO: [Synth 8-6155] done synthesizing module 'load_head' (89#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_head.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_image' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_shift_rc_cnt' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:332]
	Parameter numIncrease_idle bound to: 5'b00000 
	Parameter numIncrease_judge bound to: 5'b00001 
	Parameter numIncrease_clc bound to: 5'b00010 
	Parameter numIncrease_inc bound to: 5'b00100 
	Parameter numIncrease_hold bound to: 5'b01000 
	Parameter numIncrease_end bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:349]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:350]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:351]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:352]
INFO: [Synth 8-6155] done synthesizing module 'image_shift_rc_cnt' (90#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:332]
INFO: [Synth 8-6157] synthesizing module 'image_shift_rc_noaddzero_cnt' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:25]
	Parameter numIncrease_idle bound to: 5'b00000 
	Parameter numIncrease_judge bound to: 5'b00001 
	Parameter numIncrease_clc bound to: 5'b00010 
	Parameter numIncrease_inc bound to: 5'b00100 
	Parameter numIncrease_hold bound to: 5'b01000 
	Parameter numIncrease_end bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:42]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:43]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:44]
INFO: [Synth 8-6155] done synthesizing module 'image_shift_rc_noaddzero_cnt' (91#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:244]
INFO: [Synth 8-6157] synthesizing module 'CalImageChannel_replication' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/CalImageChannel_replication.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CalImageChannel_replication' (92#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/CalImageChannel_replication.v:24]
INFO: [Synth 8-6155] done synthesizing module 'load_image' (93#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_kernel' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:24]
	Parameter rd_kernel_idle bound to: 3'b000 
	Parameter rd_kernel_read bound to: 3'b001 
	Parameter rd_kernel_end bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:65]
WARNING: [Synth 8-6014] Unused sequential element buffer_kernel_rd_r1_reg was removed.  [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:166]
INFO: [Synth 8-6155] done synthesizing module 'load_kernel' (94#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_kernel.v:24]
INFO: [Synth 8-6155] done synthesizing module 'load_data' (95#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/load_data.v:24]
INFO: [Synth 8-6157] synthesizing module 'cal_image' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/cal_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'shift_window' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/shift_window.v:24]
INFO: [Synth 8-638] synthesizing module 'fifo_shift_window' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/synth/fifo_shift_window.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 250 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 249 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/synth/fifo_shift_window.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'fifo_shift_window' (96#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/synth/fifo_shift_window.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'shift_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/shift_control.v:24]
	Parameter control_idle bound to: 4'b0000 
	Parameter control_start_write bound to: 4'b0001 
	Parameter control_write bound to: 4'b0010 
	Parameter control_shift bound to: 4'b0100 
	Parameter control_col_end bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/shift_control.v:83]
INFO: [Synth 8-6155] done synthesizing module 'shift_control' (97#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/shift_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'data_from_window' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/data_from_window.v:24]
	Parameter DATA_TRUNC_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_from_window' (98#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/data_from_window.v:24]
INFO: [Synth 8-6155] done synthesizing module 'shift_window' (99#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/shift_window.v:24]
INFO: [Synth 8-6157] synthesizing module 'conv' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/conv.v:24]
INFO: [Synth 8-638] synthesizing module 'float_multiply' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/float_multiply/synth/float_multiply.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/float_multiply/synth/float_multiply.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'float_multiply' (118#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/float_multiply/synth/float_multiply.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'mul_results_adder' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mul_results_adder.v:25]
INFO: [Synth 8-638] synthesizing module 'float_add_IP_use_DSP_multilatency' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/float_add_IP_use_DSP_multilatency/synth/float_add_IP_use_DSP_multilatency.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/float_add_IP_use_DSP_multilatency/synth/float_add_IP_use_DSP_multilatency.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'float_add_IP_use_DSP_multilatency' (129#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/float_add_IP_use_DSP_multilatency/synth/float_add_IP_use_DSP_multilatency.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'sumorder_control' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mul_results_adder.v:103]
	Parameter addround_idle bound to: 4'b0000 
	Parameter addround_round1 bound to: 4'b0001 
	Parameter addround_round2 bound to: 4'b0010 
	Parameter addround_round3 bound to: 4'b0100 
	Parameter addround_round4 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mul_results_adder.v:176]
INFO: [Synth 8-6155] done synthesizing module 'sumorder_control' (130#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mul_results_adder.v:103]
INFO: [Synth 8-6155] done synthesizing module 'mul_results_adder' (131#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/mul_results_adder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'conv' (132#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/conv.v:24]
INFO: [Synth 8-6157] synthesizing module 'cal_channel_choose' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/cal_channel_choose.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cal_channel_choose' (133#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/cal_channel_choose.v:24]
INFO: [Synth 8-6157] synthesizing module 'stayInstep' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/stayInstep.v:24]
INFO: [Synth 8-638] synthesizing module 'stayInstep_fifo' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/synth/stayInstep_fifo.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/synth/stayInstep_fifo.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (134#1) [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'stayInstep_fifo' (135#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/synth/stayInstep_fifo.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'stayInstep' (136#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/stayInstep.v:24]
WARNING: [Synth 8-350] instance 'stayInstep_m' of module 'stayInstep' requires 7 connections, but only 6 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/cal_image.v:172]
INFO: [Synth 8-6155] done synthesizing module 'cal_image' (137#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/cal_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'deal_PostImage' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/deal_PostImage.v:24]
INFO: [Synth 8-6157] synthesizing module 'batch_norm' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/batch_norm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'batch_norm' (138#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/batch_norm.v:24]
INFO: [Synth 8-6157] synthesizing module 'activation' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/activation.v:24]
INFO: [Synth 8-6157] synthesizing module 'leaky_activation' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/leaky_activation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'leaky_activation' (139#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/leaky_activation.v:24]
INFO: [Synth 8-6157] synthesizing module 'linear_activation' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'linear_activation' (140#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'activation' (141#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/activation.v:24]
INFO: [Synth 8-6157] synthesizing module 'max_pooling' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:24]
	Parameter wr_fifo1 bound to: 2'b00 
	Parameter wr_fifo2 bound to: 2'b01 
	Parameter wr_fifo12 bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:122]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:324]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:327]
INFO: [Synth 8-6157] synthesizing module 'user_maxpooling_fifo' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_maxpooling_fifo.v:25]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_maxpooling_fifo.v:63]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_maxpooling_fifo.v:64]
INFO: [Synth 8-6155] done synthesizing module 'user_maxpooling_fifo' (142#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_maxpooling_fifo.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:132]
INFO: [Synth 8-638] synthesizing module 'floating_point_compare' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/synth/floating_point_compare.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/synth/floating_point_compare.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'floating_point_compare' (146#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/synth/floating_point_compare.vhd:71]
INFO: [Synth 8-638] synthesizing module 'combine2data_fifo' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/synth/combine2data_fifo.vhd:71]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1020 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/7aff/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/synth/combine2data_fifo.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'combine2data_fifo' (149#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/synth/combine2data_fifo.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'maxpooling_finish_gen' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:500]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:515]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:516]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:519]
INFO: [Synth 8-6155] done synthesizing module 'maxpooling_finish_gen' (150#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:500]
WARNING: [Synth 8-6014] Unused sequential element compare_valid_r_reg was removed.  [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:461]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling' (151#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:24]
INFO: [Synth 8-6157] synthesizing module 'summation' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/summation.v:24]
INFO: [Synth 8-6157] synthesizing module 'sumChannels' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/sumChannels.v:24]
INFO: [Synth 8-6157] synthesizing module 'addTree' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/addTree.v:24]
INFO: [Synth 8-6155] done synthesizing module 'addTree' (152#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/addTree.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sumChannels' (153#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/sumChannels.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_image_valid_temp1_reg' and it is trimmed from '8' to '1' bits. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/summation.v:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_image_valid_temp_reg' and it is trimmed from '8' to '1' bits. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/summation.v:218]
INFO: [Synth 8-6155] done synthesizing module 'summation' (154#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/summation.v:24]
INFO: [Synth 8-6157] synthesizing module 'update' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/update.v:24]
INFO: [Synth 8-6157] synthesizing module 'user_update_fifo' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_update_fifo.v:25]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_update_fifo.v:44]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_update_fifo.v:60]
INFO: [Synth 8-6155] done synthesizing module 'user_update_fifo' (155#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/user_update_fifo.v:25]
INFO: [Synth 8-6157] synthesizing module 'row_col_ptr_gen_for_2unite' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/row_col_ptr_gen_for_2unite.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/row_col_ptr_gen_for_2unite.v:30]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/row_col_ptr_gen_for_2unite.v:31]
INFO: [Synth 8-6155] done synthesizing module 'row_col_ptr_gen_for_2unite' (156#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/row_col_ptr_gen_for_2unite.v:24]
INFO: [Synth 8-6155] done synthesizing module 'update' (157#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/update.v:24]
INFO: [Synth 8-6155] done synthesizing module 'deal_PostImage' (158#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/deal_PostImage.v:24]
INFO: [Synth 8-6157] synthesizing module 'interrupt' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/interrupt.v:24]
	Parameter process_control_idle bound to: 9'b000000000 
	Parameter process_control_start bound to: 9'b000000001 
	Parameter process_control_load_head bound to: 9'b000000010 
	Parameter process_control_load_head_waitAddZero bound to: 9'b000000100 
	Parameter process_control_load_kernel bound to: 9'b000001000 
	Parameter process_control_load_image bound to: 9'b000010000 
	Parameter process_control_deal_image bound to: 9'b000100000 
	Parameter process_control_send_image bound to: 9'b001000000 
	Parameter process_control_end bound to: 9'b010000000 
	Parameter process_control_inter bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'inter_finish_counter' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/interrupt.v:385]
	Parameter conv_layer_change_idle bound to: 4'b0000 
	Parameter conv_layer_change_start bound to: 4'b0001 
	Parameter conv_layer_change_layer1 bound to: 4'b0011 
	Parameter conv_layer_change_layer2 bound to: 4'b0010 
	Parameter conv_layer_change_layer3 bound to: 4'b0110 
	Parameter conv_layer_change_layer4 bound to: 4'b0111 
	Parameter conv_layer_change_layer5 bound to: 4'b0101 
	Parameter conv_layer_change_layer6 bound to: 4'b0100 
	Parameter conv_layer_change_layer7 bound to: 4'b1100 
	Parameter conv_layer_change_end bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'inter_finish_counter' (159#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/interrupt.v:385]
INFO: [Synth 8-6155] done synthesizing module 'interrupt' (160#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/interrupt.v:24]
WARNING: [Synth 8-3848] Net soft_rst_n in module/entity pl_top does not have driver. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:90]
WARNING: [Synth 8-3848] Net pl_message in module/entity pl_top does not have driver. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:144]
WARNING: [Synth 8-3848] Net debug_clk in module/entity pl_top does not have driver. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:236]
INFO: [Synth 8-6155] done synthesizing module 'pl_top' (161#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:24]
WARNING: [Synth 8-350] instance 'pl_top_m1' of module 'pl_top' requires 50 connections, but only 48 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:94]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:591]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (162#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (162#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (162#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (162#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (163#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (164#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (165#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (166#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (167#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (168#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_1' (169#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_0' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:1137]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y9JEWS' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:304]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y9JEWS' (170#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:304]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_0_0' (171#1) [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:1137]
INFO: [Synth 8-6157] synthesizing module 'system_ps8_0_axi_periph_0' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:1557]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RR89KG' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' (172#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' (173#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' (174#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' (175#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' (176#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' (177#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' (177#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' (178#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' (179#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' (180#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' (180#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' (180#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' (181#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (182#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' (182#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' (182#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' (182#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (183#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (184#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' (185#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' (185#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' (185#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' (185#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' (185#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (185#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 60 connections, but only 58 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:243]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_149M_1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/synth/system_rst_ps8_0_149M_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/synth/system_rst_ps8_0_149M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/SDx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (191#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (192#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (193#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (194#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (195#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps8_0_149M_1' (196#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/synth/system_rst_ps8_0_149M_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps8_0_149M' of module 'system_rst_ps8_0_149M_1' requires 10 connections, but only 7 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:1031]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_149M_1_1' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/synth/system_rst_ps8_0_149M_1_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/synth/system_rst_ps8_0_149M_1_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps8_0_149M_1_1' (197#1) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/synth/system_rst_ps8_0_149M_1_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps8_0_149M_1' of module 'system_rst_ps8_0_149M_1_1' requires 10 connections, but only 7 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:1039]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:2296]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:2297]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:4638]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:4639]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:4640]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:3816]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:315]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1335]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1336]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1337]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1338]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/synth/system_zynq_ultra_ps_e_0_0.v:371]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'system_zynq_ultra_ps_e_0_0' requires 88 connections, but only 84 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/synth/system.v:1050]
WARNING: [Synth 8-689] width (32) of port connection 'AXI_TO_PL_araddr' does not match port width (49) of module 'system_wrapper' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:160]
WARNING: [Synth 8-689] width (32) of port connection 'AXI_TO_PL_awaddr' does not match port width (49) of module 'system_wrapper' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:172]
WARNING: [Synth 8-350] instance 'system_wrapper_m1' of module 'system_wrapper' requires 43 connections, but only 41 given [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:157]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:09 ; elapsed = 00:06:12 . Memory (MB): peak = 1242.406 ; gain = 513.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin axi_interface_control_m1:debug_clk to constant 0 [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:263]
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1:debug_clk to constant 0 [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/pl_top.v:356]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/synth/system_zynq_ultra_ps_e_0_0.v:371]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/synth/system_zynq_ultra_ps_e_0_0.v:371]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/synth/system_zynq_ultra_ps_e_0_0.v:371]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/synth/system_zynq_ultra_ps_e_0_0.v:371]
WARNING: [Synth 8-3295] tying undriven pin system_wrapper_m1:AXI_TO_PL_aruser to constant 0 [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:157]
WARNING: [Synth 8-3295] tying undriven pin system_wrapper_m1:AXI_TO_PL_awuser to constant 0 [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/top.v:157]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:10 ; elapsed = 00:06:14 . Memory (MB): peak = 1242.406 ; gain = 513.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:10 ; elapsed = 00:06:14 . Memory (MB): peak = 1242.406 ; gain = 513.391
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 14942 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Device 21-403] Loading part xczu3eg-sfva625-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'pl_top_m1/PLL_m1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 528 instances were transformed.
  BUFG => BUFGCE: 3 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 127 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 176 instances
  FDE => FDRE: 189 instances
  FDR => FDRE: 30 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2678.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:43 ; elapsed = 00:07:43 . Memory (MB): peak = 2678.383 ; gain = 1949.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfva625-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:43 ; elapsed = 00:07:43 . Memory (MB): peak = 2678.383 ; gain = 1949.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc, line 26).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/rst_ps8_0_149M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/rst_ps8_0_149M_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[0].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[0].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[1].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[1].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[2].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[2].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[3].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[3].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[4].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[4].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[5].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[5].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[6].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[6].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[7].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[7].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[0].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[0].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[1].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[1].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[2].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[2].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[3].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[3].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[4].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[4].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[5].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[5].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[6].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[6].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[7].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\norm_and_activation[7].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[0].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[1].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[2].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[3].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[4].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[5].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[6].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/\update_ram_summation_loop[7].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[0].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[1].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[2].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[3].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop2[0].float_add_IP_mB . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop2[1].float_add_IP_mB . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/float_add_IP_mC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[0].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[1].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[2].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[3].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[4].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[5].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[6].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[7].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[0].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[1].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[2].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[3].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[4].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[5].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[6].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[7].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[0].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[1].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[2].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[3].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[4].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[5].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[6].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[7].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/axi_interface_control_m1/information_read_write_m1/sub_com_m1/sub_unit_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/PLL_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/rst_ps8_0_149M/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for system_wrapper_m1/system_i/axi_gpio_0/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /combine2data_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].shift_window_m /fifo_shift_window_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[0].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[1].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[2].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[3].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[4].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[5].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[6].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[7].stayInstep_fifo_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for pl_top_m1/PLL_m1/inst. (constraint file  C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[0].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[1].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[2].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[3].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[4].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[5].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[6].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/\shift_window_loop[7].shift_window_m /fifo_shift_window_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[0].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[1].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[2].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[3].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[4].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[5].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[6].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[7].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[0].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[1].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[2].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[3].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[4].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[5].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[6].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/cal_image_m1/stayInstep_m/\fifo_gen[7].stayInstep_fifo_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:45 ; elapsed = 00:07:45 . Memory (MB): peak = 2678.383 ; gain = 1949.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "soft_rstArray_n_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'axi_write_read_control_reg' in module 'axi_read_write_master'
INFO: [Synth 8-5546] ROM "awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_write_read_write_duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_write_read_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "kernel_no_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'addrSplit_control_reg' in module 'AXI_4KBboundary'
INFO: [Synth 8-5544] ROM "addrSplit_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'inf_write_read_control_reg' in module 'information_read_write'
INFO: [Synth 8-5546] ROM "information_operation_temp_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iterate_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "kernel_wr_size_4bytes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "image_toaxi_num_r0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iterate_head_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iterate_judge_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inf_write_read_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kernel_wr_size_8bytes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_28_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_22_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_16_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_10_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "channel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "image_num0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "image_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'numIncrease_state_reg' in module 'image_shift_rc_cnt'
INFO: [Synth 8-5546] ROM "num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'numIncrease_state_reg' in module 'image_shift_rc_noaddzero_cnt'
INFO: [Synth 8-5546] ROM "num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_zero_en_r4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rd_kernel_state_reg' in module 'load_kernel'
INFO: [Synth 8-5544] ROM "kernel_rd_num_record" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_kernel_finish_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_kernel_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "channel_choose" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'shift_control'
INFO: [Synth 8-5544] ROM "kernel_element_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'addround_control_reg' in module 'sumorder_control'
INFO: [Synth 8-5544] ROM "nextround_addend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addround_control" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sum_q_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling'
INFO: [Synth 8-802] inferred FSM for state register 'conv_layer_change_state_reg' in module 'inter_finish_counter'
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "activation_choose" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conv_layer_change_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'process_control_state_reg' in module 'interrupt'
INFO: [Synth 8-5546] ROM "process_control_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_inter_out_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "load_head_begin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_image_begin_long_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_kernel_begin_long_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_head_delay_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inter_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "process_control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "process_control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     axi_write_read_idle |                              000 |                          0000000
 axi_write_read_ReadAddr |                              111 |                          0000001
     axi_write_read_read |                              110 |                          0000010
axi_write_read_WriteAddr |                              101 |                          0000100
 axi_write_read_wait_pre |                              100 |                          0001000
    axi_write_read_write |                              011 |                          0010000
axi_write_read_write_resp |                              010 |                          0100000
      axi_write_read_end |                              001 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_write_read_control_reg' using encoding 'sequential' in module 'axi_read_write_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          addrSplit_idle |                        000010000 |                         00000000
         addrSplit_judge |                        010000000 |                         00000001
          addrSplit_yes1 |                        000100000 |                         00000010
     addrSplit_yes1_wait |                        000000100 |                         00000100
          addrSplit_yes2 |                        000000001 |                         00001000
     addrSplit_yes2_wait |                        000000010 |                         00010000
            addrSplit_no |                        100000000 |                         00100000
       addrSplit_no_wait |                        001000000 |                         01000000
           addrSplit_end |                        000001000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'addrSplit_control_reg' using encoding 'one-hot' in module 'AXI_4KBboundary'
INFO: [Synth 8-6159] Found Keep on FSM register 'inf_write_read_control_reg' in module 'information_read_write', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        numIncrease_idle |                              000 |                            00000
         numIncrease_clc |                              001 |                            00010
       numIncrease_judge |                              010 |                            00001
         numIncrease_inc |                              011 |                            00100
        numIncrease_hold |                              100 |                            01000
         numIncrease_end |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'numIncrease_state_reg' using encoding 'sequential' in module 'image_shift_rc_cnt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        numIncrease_idle |                              000 |                            00000
         numIncrease_clc |                              001 |                            00010
       numIncrease_judge |                              010 |                            00001
         numIncrease_inc |                              011 |                            00100
        numIncrease_hold |                              100 |                            01000
         numIncrease_end |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'numIncrease_state_reg' using encoding 'sequential' in module 'image_shift_rc_noaddzero_cnt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          rd_kernel_idle |                              001 |                              000
          rd_kernel_read |                              010 |                              001
           rd_kernel_end |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_kernel_state_reg' using encoding 'one-hot' in module 'load_kernel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            control_idle |                              000 |                             0000
     control_start_write |                              001 |                             0001
           control_shift |                              010 |                             0100
         control_col_end |                              011 |                             1000
           control_write |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'shift_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           addround_idle |                              000 |                             0000
         addround_round1 |                              001 |                             0001
         addround_round2 |                              010 |                             0010
         addround_round3 |                              011 |                             0100
         addround_round4 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'addround_control_reg' using encoding 'sequential' in module 'sumorder_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  conv_layer_change_idle |                             0000 |                             0000
 conv_layer_change_start |                             0001 |                             0001
conv_layer_change_layer1 |                             0010 |                             0011
conv_layer_change_layer2 |                             0011 |                             0010
conv_layer_change_layer3 |                             0100 |                             0110
conv_layer_change_layer4 |                             0101 |                             0111
conv_layer_change_layer5 |                             0110 |                             0101
conv_layer_change_layer6 |                             0111 |                             0100
conv_layer_change_layer7 |                             1000 |                             1100
   conv_layer_change_end |                             1001 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'conv_layer_change_state_reg' using encoding 'sequential' in module 'inter_finish_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    process_control_idle |                       0000000001 |                        000000000
   process_control_start |                       0000000010 |                        000000001
process_control_load_head |                       0000000100 |                        000000010
process_control_load_head_waitAddZero |                       0000001000 |                        000000100
process_control_load_kernel |                       0000010000 |                        000001000
process_control_load_image |                       0000100000 |                        000010000
process_control_deal_image |                       0001000000 |                        000100000
process_control_send_image |                       0010000000 |                        001000000
     process_control_end |                       0100000000 |                        010000000
   process_control_inter |                       1000000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'process_control_state_reg' using encoding 'one-hot' in module 'interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:02 ; elapsed = 00:08:05 . Memory (MB): peak = 2678.383 ; gain = 1949.367
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'float_add_IP_use_DSP_multilatency:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'float_add_IP_use_DSP_multilatency:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'float_add_IP_use_DSP_multilatency:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'float_add_IP_use_DSP_multilatency:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'float_add_IP_use_DSP_multilatency:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (floating_point_v7_1_6_delay__parameterized9) to 'float_add_IP_use_DSP_multilatency:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'float_multiply:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'float_multiply:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_6_delay__parameterized9) to 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (floating_point_v7_1_6_delay__parameterized9) to 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (floating_point_v7_1_6_delay__parameterized17) to 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_6_delay__parameterized18) to 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_6_delay__parameterized18) to 'float_multiply:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_compare:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'floating_point_compare:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_compare:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'floating_point_compare:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_compare:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'floating_point_compare:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_compare:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_6_delay__parameterized9) to 'floating_point_compare:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |PLL_clk_wiz__GC0             |           1|         5|
|2     |data_from_window             |           8|     12642|
|3     |shift_window__xdcDup__1__GC0 |           1|      1162|
|4     |shift_window__xdcDup__2__GC0 |           1|      1162|
|5     |shift_window__xdcDup__3__GC0 |           1|      1162|
|6     |shift_window__xdcDup__4__GC0 |           1|      1162|
|7     |shift_window__xdcDup__5__GC0 |           1|      1162|
|8     |shift_window__xdcDup__6__GC0 |           1|      1162|
|9     |shift_window__xdcDup__7__GC0 |           1|      1162|
|10    |shift_window__GC0            |           1|      1162|
|11    |cal_image__GCB0              |           1|     28175|
|12    |conv__xdcDup__4              |           1|      9389|
|13    |cal_image__GCB2              |           1|     18778|
|14    |cal_image__GCB3              |           1|     23418|
|15    |deal_PostImage__GB0          |           1|     33821|
|16    |deal_PostImage__GB1          |           1|     11856|
|17    |deal_PostImage__GB2          |           1|     11856|
|18    |deal_PostImage__GB3          |           1|     21240|
|19    |buffer_control               |           1|     22246|
|20    |pl_top__GCB1                 |           1|     23330|
|21    |system_wrapper               |           1|      3373|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3886] merging instance 'shift_window_loop[0].shift_window_mi_0/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[0].shift_window_mi_0/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[0].shift_window_mi_0/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[0].shift_window_mi_0/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[0].shift_window_mi_0 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__1.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[1].shift_window_mi_1/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[1].shift_window_mi_1/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[1].shift_window_mi_1/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[1].shift_window_mi_1/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[1].shift_window_mi_1 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__2.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[2].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[2].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[2].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[2].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[2].shift_window_mi_2 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__3.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[3].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[3].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[3].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[3].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[3].shift_window_mi_3 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__4.
INFO: [Synth 8-3886] merging instance 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__30.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[4].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[4].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[4].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[4].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[4].shift_window_mi_4 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__5.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[5].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[5].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[5].shift_window_mi_5 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__6.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__6.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[6].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[6].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[6].shift_window_mi_6 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__7.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5__xdcDup__7.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[7].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[7].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[7].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[7].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[7].shift_window_mi_7 /\shift_control_m1/kernel_element_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized5.
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_wrapper_m1/system_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_wrapper_m1/system_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_wrapper_m1/system_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_wrapper_m1/system_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[84]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[83]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[82]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[81]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[80]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[79]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[78]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[77]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[84]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[83]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[82]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[81]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[80]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[79]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[78]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[77]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0/SEQ/pr_dec_reg[1]' (FD) to 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0/SEQ/pr_dec_reg[1]' (FD) to 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0/SEQ/bsr_dec_reg[1]' (FD) to 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg' (FDSE) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg'
INFO: [Synth 8-3886] merging instance 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg' (FDSE) to 'system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg'
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__20.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "sum_q_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/floating_point_compare/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_m1/\even_wrimage_size_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_pooling_loop[0].max_pooling_m /\maxpooling_finish_gen_m1/x2pixel_image_length_reg[1] )
INFO: [Synth 8-4471] merging register 'image_rd_size_in_load_image_clk_reg[7:0]' into 'image_rd_size_in_load_image_clk_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:193]
INFO: [Synth 8-4471] merging register 'image_rd_size_in_load_image_clk_reg[7:0]' into 'image_rd_size_in_load_image_clk_reg[7:0]' [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/image_read_buffer_control.v:193]
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_28_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_22_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_16_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_10_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ram_to_cal_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP image_ram_rd_start_addr_reg, operation Mode is: (A2*B)'.
DSP Report: register image_rd_pixelNum_reg is absorbed into DSP image_ram_rd_start_addr_reg.
DSP Report: register image_ram_rd_start_addr_reg is absorbed into DSP image_ram_rd_start_addr_reg.
DSP Report: operator image_ram_rd_start_addr_temp is absorbed into DSP image_ram_rd_start_addr_reg.
INFO: [Synth 8-5587] ROM size for "postImage_channel_choose_RD/channel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ram_to_post_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "postImage_channel_choose_WR/channel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_write_buffer_control_m1/\oneImage_occupy_ram_wr_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (image_write_buffer_control_m1/\postImage_channel_choose_WR/channel_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_read_buffer_control_m1/\multi_rd_addr_m1/result_temp_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (image_write_buffer_control_m1/\postImage_channel_choose_RD/channel_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_write_buffer_control_m1/\oneImage_occupy_ram_rd_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_read_buffer_control_m1/\multi_div_m1/result_reg[15] )
DSP Report: Generating DSP multiplier_3x_m1/operand_result_reg, operation Mode is: (A2*B)'.
DSP Report: register multiplier_3x_m1/operand_bc_reg is absorbed into DSP multiplier_3x_m1/operand_result_reg.
DSP Report: register multiplier_3x_m1/operand_result_reg is absorbed into DSP multiplier_3x_m1/operand_result_reg.
DSP Report: operator multiplier_3x_m1/operand_result0 is absorbed into DSP multiplier_3x_m1/operand_result_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'reset_m1/soft_rstArray_n_reg' and it is trimmed from '8' to '6' bits. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/reset.v:52]
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awid[5] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awid[4] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awid[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awid[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awid[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awid[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awsize[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awsize[1] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awsize[0] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awlock driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awcache[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awcache[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awprot[2] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awqos[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awqos[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awqos[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awqos[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awregion[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awregion[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awregion[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port awregion[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[7] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[6] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[5] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[4] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arid[5] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arid[4] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arid[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arid[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arid[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arid[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arsize[0] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arlock driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arcache[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arprot[2] driven by constant 1
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arregion[3] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arregion[2] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arregion[1] driven by constant 0
WARNING: [Synth 8-3917] design pl_top__GCB1 has port arregion[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_rd_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\image_base_wr_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\rd_addr_temp1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\wr_addr_temp1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\AXI_4KBboundary_read/addr_temp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interface_control_m1/information_read_write_m1 /\AXI_4KBboundary_write/addr_temp_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:14 ; elapsed = 00:09:39 . Memory (MB): peak = 2678.383 ; gain = 1949.367
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_11/i_50/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_11/i_51/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_11/i_52/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/i_15/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/i_16/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/i_17/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/i_85/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/i_86/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/i_87/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/i_15/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/i_16/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/i_17/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/i_85/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/i_86/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/i_87/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[1].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[1].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[1].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[0].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[0].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[0].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[7].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[7].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/max_pooling_loop[7].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |PLL_clk_wiz__GC0             |           1|         5|
|2     |data_from_window             |           8|      3646|
|3     |shift_window__xdcDup__1__GC0 |           1|      1074|
|4     |shift_window__xdcDup__2__GC0 |           1|      1074|
|5     |shift_window__xdcDup__3__GC0 |           1|      1074|
|6     |shift_window__xdcDup__4__GC0 |           1|      1074|
|7     |shift_window__xdcDup__5__GC0 |           1|      1074|
|8     |shift_window__xdcDup__6__GC0 |           1|      1074|
|9     |shift_window__xdcDup__7__GC0 |           1|      1074|
|10    |shift_window__GC0            |           1|      1074|
|11    |cal_image__GCB0              |           1|     23408|
|12    |conv__xdcDup__4              |           1|      7775|
|13    |cal_image__GCB2              |           1|     16205|
|14    |cal_image__GCB3              |           1|     21289|
|15    |deal_PostImage__GB0          |           1|     30512|
|16    |deal_PostImage__GB1          |           1|     10161|
|17    |deal_PostImage__GB2          |           1|     10161|
|18    |deal_PostImage__GB3          |           1|     17544|
|19    |buffer_control               |           1|     16876|
|20    |pl_top__GCB1                 |           1|     14983|
|21    |system_wrapper               |           1|      2314|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pl_top_m1/PLL_m1/inst/clk_in1' to pin 'system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:00 ; elapsed = 00:10:27 . Memory (MB): peak = 3690.879 ; gain = 2961.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:27 ; elapsed = 00:10:54 . Memory (MB): peak = 4091.914 ; gain = 3362.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |PLL_clk_wiz__GC0             |           1|         5|
|2     |data_from_window             |           8|      3646|
|3     |shift_window__xdcDup__1__GC0 |           1|      1074|
|4     |shift_window__xdcDup__2__GC0 |           1|      1074|
|5     |shift_window__xdcDup__3__GC0 |           1|      1074|
|6     |shift_window__xdcDup__4__GC0 |           1|      1074|
|7     |shift_window__xdcDup__5__GC0 |           1|      1074|
|8     |shift_window__xdcDup__6__GC0 |           1|      1074|
|9     |shift_window__xdcDup__7__GC0 |           1|      1074|
|10    |shift_window__GC0            |           1|      1074|
|11    |cal_image__GCB0              |           1|     23786|
|12    |conv__xdcDup__4              |           1|      7901|
|13    |cal_image__GCB2              |           1|     16457|
|14    |cal_image__GCB3              |           1|     21525|
|15    |deal_PostImage__GB0          |           1|     30582|
|16    |deal_PostImage__GB1          |           1|     10203|
|17    |deal_PostImage__GB2          |           1|     10203|
|18    |deal_PostImage__GB3          |           1|     17614|
|19    |buffer_control               |           1|     16876|
|20    |pl_top__GCB1                 |           1|     14956|
|21    |system_wrapper               |           1|      2314|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_11/pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_11/pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_11/pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_12/pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_13/pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1i_14/pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4765] Removing register instance (\pl_top_m1/axi_interface_control_m1/information_read_write_m1/one_layer_finish_r1_reg__0 ) from module (pl_top__GCB1_tempName) as it is equivalent to (\pl_top_m1/axi_interface_control_m1/information_read_write_m1/one_layer_finish_r1_reg ) and driving same net [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/new/information_read_write.v:593]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:19 ; elapsed = 00:12:07 . Memory (MB): peak = 4099.402 ; gain = 3370.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |PLL_clk_wiz__GC0             |           1|         5|
|2     |data_from_window             |           1|      2203|
|3     |shift_window__xdcDup__1__GC0 |           1|       899|
|4     |shift_window__xdcDup__2__GC0 |           1|       899|
|5     |shift_window__xdcDup__3__GC0 |           1|       899|
|6     |shift_window__xdcDup__4__GC0 |           1|       899|
|7     |shift_window__xdcDup__5__GC0 |           1|       899|
|8     |shift_window__xdcDup__6__GC0 |           1|       899|
|9     |shift_window__xdcDup__7__GC0 |           1|       899|
|10    |shift_window__GC0            |           1|       899|
|11    |cal_image__GCB0              |           1|     13687|
|12    |conv__xdcDup__4              |           1|      4560|
|13    |cal_image__GCB2              |           1|      9125|
|14    |cal_image__GCB3              |           1|     13599|
|15    |deal_PostImage__GB0          |           1|     17619|
|16    |deal_PostImage__GB1          |           1|      5643|
|17    |deal_PostImage__GB2          |           1|      5643|
|18    |deal_PostImage__GB3          |           1|     10157|
|19    |buffer_control               |           1|      9380|
|20    |pl_top__GCB1                 |           1|      9629|
|21    |system_wrapper               |           1|      1527|
|22    |data_from_window__8          |           1|      2203|
|23    |data_from_window__9          |           1|      2203|
|24    |data_from_window__10         |           1|      2203|
|25    |data_from_window__11         |           1|      2203|
|26    |data_from_window__12         |           1|      2203|
|27    |data_from_window__13         |           1|      2203|
|28    |data_from_window__14         |           1|      2203|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 21 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 20 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 22 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 23 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 32 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 31 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:33 ; elapsed = 00:12:21 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:34 ; elapsed = 00:12:23 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:46 ; elapsed = 00:12:35 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:47 ; elapsed = 00:12:36 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:48 ; elapsed = 00:12:37 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:49 ; elapsed = 00:12:38 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     3|
|2     |BUFG_PS         |     2|
|3     |CARRY8          |   277|
|4     |DSP48E1         |   127|
|5     |DSP_ALU         |     2|
|6     |DSP_ALU_1       |   176|
|7     |DSP_A_B_DATA    |     2|
|8     |DSP_A_B_DATA_1  |    88|
|9     |DSP_A_B_DATA_2  |    88|
|10    |DSP_C_DATA      |     2|
|11    |DSP_C_DATA_1    |   176|
|12    |DSP_MULTIPLIER  |   178|
|13    |DSP_M_DATA      |     2|
|14    |DSP_M_DATA_1    |   176|
|15    |DSP_OUTPUT      |     2|
|16    |DSP_OUTPUT_1    |    88|
|17    |DSP_OUTPUT_2    |    88|
|18    |DSP_PREADD      |   178|
|19    |DSP_PREADD_DATA |   178|
|20    |LUT1            |   854|
|21    |LUT2            |  6088|
|22    |LUT3            | 13219|
|23    |LUT4            | 12371|
|24    |LUT5            |  6714|
|25    |LUT6            | 12141|
|26    |MMCME4_ADV      |     1|
|27    |MUXCY           |  9577|
|28    |MUXF7           |  1446|
|29    |PS8             |     1|
|30    |RAM32M16        |    40|
|31    |RAM64M8         |    90|
|32    |RAMB18E2        |     8|
|33    |RAMB36E2        |    10|
|34    |RAMB36E2_1      |    64|
|35    |RAMB36E2_2      |    64|
|36    |RAMB36E2_3      |    24|
|37    |RAMB36E2_4      |     8|
|38    |SRL16           |     2|
|39    |SRL16E          |   559|
|40    |SRLC32E         |    51|
|41    |XORCY           |  4519|
|42    |FDCE            |  4098|
|43    |FDE             |   189|
|44    |FDPE            |   153|
|45    |FDR             |    16|
|46    |FDRE            | 50593|
|47    |FDSE            |   349|
|48    |IBUF            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:49 ; elapsed = 00:12:38 . Memory (MB): peak = 4128.953 ; gain = 3399.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 930 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:11 ; elapsed = 00:11:16 . Memory (MB): peak = 4128.953 ; gain = 1963.961
Synthesis Optimization Complete : Time (s): cpu = 00:11:49 ; elapsed = 00:12:39 . Memory (MB): peak = 4128.953 ; gain = 3399.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16466 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pl_top_m1/PLL_m1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2249 instances were transformed.
  (CARRY4) => CARRY8: 1604 instances
  BUFG => BUFGCE: 3 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 127 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 178 instances
  FDE => FDRE: 189 instances
  FDR => FDRE: 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 90 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1191 Infos, 452 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:55 ; elapsed = 00:13:48 . Memory (MB): peak = 4330.691 ; gain = 3601.676
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4330.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4330.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 17:48:16 2018...
