{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626983649797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626983649798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 22 16:54:09 2021 " "Processing started: Thu Jul 22 16:54:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626983649798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626983649798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626983649798 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626983650126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626983650162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626983650162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifetch.v 1 1 " "Found 1 design units, including 1 entities, in source file ifetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch " "Found entity 1: ifetch" {  } { { "ifetch.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/ifetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626983650164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626983650164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626983650167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626983650167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_2 " "Found entity 1: pratica_2" {  } { { "pratica_2.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/pratica_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626983650169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626983650169 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break tlb.v(10) " "Verilog HDL Declaration warning at tlb.v(10): \"break\" is SystemVerilog-2005 keyword" {  } { { "tlb.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/tlb.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1626983650171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlb " "Found entity 1: tlb" {  } { { "tlb.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/tlb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626983650171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626983650171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626983650173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626983650173 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluSignal proc.v(151) " "Verilog HDL error at proc.v(151): object \"aluSignal\" is not declared" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 151 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626983650175 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluSignal proc.v(157) " "Verilog HDL error at proc.v(157): object \"aluSignal\" is not declared" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 157 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626983650175 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluSignal proc.v(163) " "Verilog HDL error at proc.v(163): object \"aluSignal\" is not declared" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 163 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626983650176 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluSignal proc.v(169) " "Verilog HDL error at proc.v(169): object \"aluSignal\" is not declared" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 169 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626983650176 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluSignal proc.v(175) " "Verilog HDL error at proc.v(175): object \"aluSignal\" is not declared" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 175 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626983650176 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluSignal proc.v(181) " "Verilog HDL error at proc.v(181): object \"aluSignal\" is not declared" {  } { { "proc.v" "" { Text "C:/Users/lucas/Desktop/LAOC2/pratica_2/proc.v" 181 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626983650176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626983650224 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 22 16:54:10 2021 " "Processing ended: Thu Jul 22 16:54:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626983650224 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626983650224 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626983650224 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626983650224 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626983650824 ""}
