# Design-of-6T-CMOS-SRAM
This design is done as part of Cloud based analog IC design Hackathon conducted by IITH in collaboration with VSD and Synopsys  
