





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Registers, data types</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-310852.html">
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-310852.html">Previous</a></li>


          

<li><a href="x86-307843.html">Up</a></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <ul>
                <li><a href="index.html">Instruction set</a></li>
                <li><a href="x86-175915.html">Registers</a></li>
                <li><a href="x86-190707.html">Protection, privilege</a></li>
                <li><a href="x86-224627.html">Exceptions</a></li>
                <li><a href="x86-225699.html">Addressing modes</a></li>
                <li><a href="x86-229455.html">Opcodes</a></li>
                
              </ul>
              <li>FPU</li>
              <ul>
                <li><a href="x86-245307.html">Instruction set</a></li>
                <li><a href="x86-307843.html">Registers, data types</a></li>
                
              </ul>
              <li>MMX</li>
              <ul>
                <li><a href="x86-318646.html">Instruction set</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"> <span class="ngb">FPU condition codes</span>                           O/U# = stack over/underflow if</span><br /><span class="line"> (status word bits 14,10,9,8)                         stack exception bit set</span><br /><span class="line"></span><br /><span class="line">                        ┌───────┬───────┬───────┬───────┐</span><br /><span class="line"> <span class="ngb">Instruction</span>            │  <span class="ngb">C3</span>   │  <span class="ngb">C2</span>   │  <span class="ngb">C1</span>   │  <span class="ngb">C0</span>   │ <span class="ngb">Interpretation</span></span><br /><span class="line"> ───────────────────────┼───────┴───────┴───────┴───────┼────────────────────</span><br /><span class="line"> FCOM, FCOMP, FCOMPP,   │                   1           │ Zero result or O/U#</span><br /><span class="line"> FUCOM, FUCOMP,         │   0       0               0   │ ST &gt; operand</span><br /><span class="line"> FUCOMPP, FICOM,        │   0       0               1   │ ST &lt; operand</span><br /><span class="line"> FICOMP, FTST           │   1       0               0   │ ST = operand</span><br /><span class="line">                        │   1       1               1   │ Undefined/unordered</span><br /><span class="line">                        │           1                   │ Not comparable</span><br /><span class="line"> ───────────────────────┼───────────────┬───────┬───────┼────────────────────</span><br /><span class="line"> FCOMI, FCOMIP,         │               │   1   │ Unde- │ O/U#</span><br /><span class="line"> FUCOMI, FUCOMIP        │   Undefined   │       │ fined │</span><br /><span class="line"> ───────────────────────┼───────────────┴───────┴───────┼────────────────────</span><br /><span class="line"> FXAM                   │                   1           │ Sign or O/U#</span><br /><span class="line">                        │   0       0       0       0   │ +Unnormalized</span><br /><span class="line">                        │   0       0       1       0   │ -Unnormalized</span><br /><span class="line">                        │   0       1       0       0   │ +Normalized</span><br /><span class="line">                        │   0       1       1       0   │ -Normalized</span><br /><span class="line">                        │   1       0       0       0   │ +0</span><br /><span class="line">                        │   1       0       1       0   │ -0</span><br /><span class="line">                        │   1       1       0       0   │ +Denormalized</span><br /><span class="line">                        │   1       1       1       0   │ -Denormalized</span><br /><span class="line">                        │   0       0       0       1   │ +NaN</span><br /><span class="line">                        │   0       0       1       1   │ -NaN</span><br /><span class="line">                        │   0       1       0       1   │ +Infinity</span><br /><span class="line">                        │   0       1       1       1   │ -Infinity</span><br /><span class="line">                        │   1                       1   │ Empty register</span><br /><span class="line"> ───────────────────────┼───────────────┬───────┬───────┼────────────────────</span><br /><span class="line"> FABS, FCHS, FXCH,      │               │   1   │       │ Zero result or O/U#</span><br /><span class="line"> FDECSTP, FINCSTP,      │               │       │       │</span><br /><span class="line"> FXTRACT, FLD, FILD,    │   Undefined   │       │ Unde- │</span><br /><span class="line"> FBLD, FSTP (80 bit),   │               │       │ fined │</span><br /><span class="line"> constant loads         │               │       │       │</span><br /><span class="line"> ───────────────────────┼───────────────┼───────┼───────┼────────────────────</span><br /><span class="line"> FST, FSTP (&lt; 80 bit),  │               │   1   │       │ Roundup or O/U#</span><br /><span class="line"> FBST, FIST, FRNDINT,   │               │       │       │</span><br /><span class="line"> FADD, FDIV, FDIVR,     │               │       │       │</span><br /><span class="line"> FMUL, FSUB, FSUBR,     │   Undefined   │       │ Unde- │</span><br /><span class="line"> F2XM1, FPATAN, FSCALE, │               │       │ fined │</span><br /><span class="line"> FSQRT, FYL2X, FYL2XP1, │               │       │       │</span><br /><span class="line"> FCMOVcc                │               │       │       │</span><br /><span class="line"> ───────────────────────┼───────┬───────┴───────┼───────┼────────────────────</span><br /><span class="line"> FPTAN, FSIN, FCOS,     │       │   0           │       │ Reduction complete</span><br /><span class="line"> FSINCOS                │ Unde- │   1           │ Unde- │ Reduction incomplete</span><br /><span class="line">                        │ fined │           ?   │ fined │ Undefined if C2=1</span><br /><span class="line">                        │       │           1   │       │ Roundup or O/U#</span><br /><span class="line"> ───────────────────────┼───────┴───────────────┴───────┼────────────────────</span><br /><span class="line"> FPREM, FPREM1          │           0                   │ Reduction complete</span><br /><span class="line">                        │           1                   │ Reduction incomplete</span><br /><span class="line">                        │                   1           │ O/U#</span><br /><span class="line">                        │  Q0              Q1      Q2   │ Quotient L.O. bits</span><br /><span class="line"> ───────────────────────┼───────────────────────────────┼────────────────────</span><br /><span class="line"> FLDENV, FRSTOR         │       Loaded from memory      │</span><br /><span class="line"> ───────────────────────┼───────────────────────────────┼────────────────────</span><br /><span class="line"> FINIT, FSAVE           │         Cleared to zero       │</span><br /><span class="line"> ───────────────────────┼───────────────────────────────┼────────────────────</span><br /><span class="line"> FLDCW, FSTCW, FSTSW,   │                               │</span><br /><span class="line"> FSTENV, FCLEX          │           Undefined           │</span><br /><span class="line"> ───────────────────────┼───────┬───────┬───────┬───────┼────────────────────</span><br /><span class="line">                        │  <span class="ngb">C3</span>   │  <span class="ngb">C2</span>   │  <span class="ngb">C1</span>   │  <span class="ngb">C0</span>   │</span><br /><span class="line">                        └───────┴───────┴───────┴───────┛</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-310852.html">FPU registers</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

