#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 919;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(AOC_CMU_AOC_QCH, QCH_CON_AOC_CMU_AOC_QCH_ENABLE, QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ, QCH_CON_AOC_CMU_AOC_QCH_EXPIRE_VAL, QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AOC_SYSCTRL_APB_QCH, QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE, QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ, QCH_CON_AOC_SYSCTRL_APB_QCH_EXPIRE_VAL, QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_AOC_QCH, QCH_CON_BAAW_AOC_QCH_ENABLE, QCH_CON_BAAW_AOC_QCH_CLOCK_REQ, QCH_CON_BAAW_AOC_QCH_EXPIRE_VAL, QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AOC_QCH, QCH_CON_D_TZPC_AOC_QCH_ENABLE, QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AOC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_AOC_QCH, QCH_CON_GPC_AOC_QCH_ENABLE, QCH_CON_GPC_AOC_QCH_CLOCK_REQ, QCH_CON_GPC_AOC_QCH_EXPIRE_VAL, QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_HSI0AOC_QCH, QCH_CON_LHM_AXI_D_HSI0AOC_QCH_ENABLE, QCH_CON_LHM_AXI_D_HSI0AOC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_HSI0AOC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_HSI0AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_AOC_QCH, QCH_CON_LHM_AXI_G_AOC_QCH_ENABLE, QCH_CON_LHM_AXI_G_AOC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_AOC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_AOC_QCH, QCH_CON_LHM_AXI_P_AOC_QCH_ENABLE, QCH_CON_LHM_AXI_P_AOC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_AOC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T_AOC_QCH, QCH_CON_LHS_ATB_T_AOC_QCH_ENABLE, QCH_CON_LHS_ATB_T_AOC_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T_AOC_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_AOC_QCH, QCH_CON_LHS_AXI_D_AOC_QCH_ENABLE, QCH_CON_LHS_AXI_D_AOC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_AOC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_AOCAPM_QCH, QCH_CON_LHS_AXI_P_AOCAPM_QCH_ENABLE, QCH_CON_LHS_AXI_P_AOCAPM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_AOCAPM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_AOCHSI0_QCH, QCH_CON_LHS_AXI_P_AOCHSI0_QCH_ENABLE, QCH_CON_LHS_AXI_P_AOCHSI0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_AOCHSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_AOCHSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AOC_QCH, QCH_CON_PPMU_AOC_QCH_ENABLE, QCH_CON_PPMU_AOC_QCH_CLOCK_REQ, QCH_CON_PPMU_AOC_QCH_EXPIRE_VAL, QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_USB_QCH, QCH_CON_PPMU_USB_QCH_ENABLE, QCH_CON_PPMU_USB_QCH_CLOCK_REQ, QCH_CON_PPMU_USB_QCH_EXPIRE_VAL, QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_AOC_QCH, QCH_CON_SSMT_AOC_QCH_ENABLE, QCH_CON_SSMT_AOC_QCH_CLOCK_REQ, QCH_CON_SSMT_AOC_QCH_EXPIRE_VAL, QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AOC_QCH_S1, QCH_CON_SYSMMU_AOC_QCH_S1_ENABLE, QCH_CON_SYSMMU_AOC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_AOC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_AOC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AOC_QCH_S2, QCH_CON_SYSMMU_AOC_QCH_S2_ENABLE, QCH_CON_SYSMMU_AOC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_AOC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_AOC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AOC_QCH, QCH_CON_SYSREG_AOC_QCH_ENABLE, QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ, QCH_CON_SYSREG_AOC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_AOC_QCH, QCH_CON_UASC_AOC_QCH_ENABLE, QCH_CON_UASC_AOC_QCH_CLOCK_REQ, QCH_CON_UASC_AOC_QCH_EXPIRE_VAL, QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_FAR_ALIVE_QCH, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_QCH, QCH_CON_APBIF_RTC_QCH_ENABLE, QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_TRTC_QCH, QCH_CON_APBIF_TRTC_QCH_ENABLE, QCH_CON_APBIF_TRTC_QCH_CLOCK_REQ, QCH_CON_APBIF_TRTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_TRTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI0_UART_QCH, QCH_CON_APM_USI0_UART_QCH_ENABLE, QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ, QCH_CON_APM_USI0_UART_QCH_EXPIRE_VAL, QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI0_USI_QCH, QCH_CON_APM_USI0_USI_QCH_ENABLE, QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ, QCH_CON_APM_USI0_USI_QCH_EXPIRE_VAL, QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI1_UART_QCH, QCH_CON_APM_USI1_UART_QCH_ENABLE, QCH_CON_APM_USI1_UART_QCH_CLOCK_REQ, QCH_CON_APM_USI1_UART_QCH_EXPIRE_VAL, QCH_CON_APM_USI1_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_APM_QCH, QCH_CON_D_TZPC_APM_QCH_ENABLE, QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_APM_QCH, QCH_CON_GPC_APM_QCH_ENABLE, QCH_CON_GPC_APM_QCH_CLOCK_REQ, QCH_CON_GPC_APM_QCH_EXPIRE_VAL, QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_GREBE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_DBG, QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_EXPIRE_VAL, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_SWD_QCH, QCH_CON_LHM_AXI_G_SWD_QCH_ENABLE, QCH_CON_LHM_AXI_G_SWD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_SWD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_AOCAPM_QCH, QCH_CON_LHM_AXI_P_AOCAPM_QCH_ENABLE, QCH_CON_LHM_AXI_P_AOCAPM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_AOCAPM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_APM_QCH, QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_APM_QCH, QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_DBGCORE_QCH, QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_SCAN2DRAM_QCH, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AOC_QCH, QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE, QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AOC_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_GSA_QCH, QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE, QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_GSA_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_SWD_QCH, QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE, QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_SWD_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_TPU_QCH, QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE, QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_TPU_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOC_QCH, QCH_CON_MAILBOX_AP_AOC_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOC_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_BUS_QCH_GREBE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_APM_QCH, QCH_CON_SPEEDY_APM_QCH_ENABLE, QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_SUB_APM_QCH, QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE, QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D_APM_QCH, QCH_CON_SSMT_D_APM_QCH_ENABLE, QCH_CON_SSMT_D_APM_QCH_CLOCK_REQ, QCH_CON_SSMT_D_APM_QCH_EXPIRE_VAL, QCH_CON_SSMT_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G_DBGCORE_QCH, QCH_CON_SSMT_G_DBGCORE_QCH_ENABLE, QCH_CON_SSMT_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SSMT_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_SSMT_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_GREBE, QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_DBG, QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D_APM_QCH, QCH_CON_SYSMMU_D_APM_QCH_ENABLE, QCH_CON_SYSMMU_D_APM_QCH_CLOCK_REQ, QCH_CON_SYSMMU_D_APM_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_APM_QCH, QCH_CON_UASC_APM_QCH_ENABLE, QCH_CON_UASC_APM_QCH_CLOCK_REQ, QCH_CON_UASC_APM_QCH_EXPIRE_VAL, QCH_CON_UASC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_DBGCORE_QCH, QCH_CON_UASC_DBGCORE_QCH_ENABLE, QCH_CON_UASC_DBGCORE_QCH_CLOCK_REQ, QCH_CON_UASC_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_UASC_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_G_SWD_QCH, QCH_CON_UASC_G_SWD_QCH_ENABLE, QCH_CON_UASC_G_SWD_QCH_CLOCK_REQ, QCH_CON_UASC_G_SWD_QCH_EXPIRE_VAL, QCH_CON_UASC_G_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_P_AOCAPM_QCH, QCH_CON_UASC_P_AOCAPM_QCH_ENABLE, QCH_CON_UASC_P_AOCAPM_QCH_CLOCK_REQ, QCH_CON_UASC_P_AOCAPM_QCH_EXPIRE_VAL, QCH_CON_UASC_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_P_APM_QCH, QCH_CON_UASC_P_APM_QCH_ENABLE, QCH_CON_UASC_P_APM_QCH_CLOCK_REQ, QCH_CON_UASC_P_APM_QCH_EXPIRE_VAL, QCH_CON_UASC_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_EXPIRE_VAL, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BO_QCH, DMYQCH_CON_BO_QCH_ENABLE, DMYQCH_CON_BO_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BO_CMU_BO_QCH, QCH_CON_BO_CMU_BO_QCH_ENABLE, QCH_CON_BO_CMU_BO_QCH_CLOCK_REQ, QCH_CON_BO_CMU_BO_QCH_EXPIRE_VAL, QCH_CON_BO_CMU_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BO_QCH, QCH_CON_D_TZPC_BO_QCH_ENABLE, QCH_CON_D_TZPC_BO_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BO_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_BO_QCH, QCH_CON_GPC_BO_QCH_ENABLE, QCH_CON_GPC_BO_QCH_CLOCK_REQ, QCH_CON_GPC_BO_QCH_EXPIRE_VAL, QCH_CON_GPC_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_BO_QCH, QCH_CON_LHM_AXI_P_BO_QCH_ENABLE, QCH_CON_LHM_AXI_P_BO_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_BO_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_BO_QCH, QCH_CON_LHS_AXI_D_BO_QCH_ENABLE, QCH_CON_LHS_AXI_D_BO_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_BO_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_BO_QCH, QCH_CON_PPMU_BO_QCH_ENABLE, QCH_CON_PPMU_BO_QCH_CLOCK_REQ, QCH_CON_PPMU_BO_QCH_EXPIRE_VAL, QCH_CON_PPMU_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_BO_QCH, QCH_CON_SSMT_BO_QCH_ENABLE, QCH_CON_SSMT_BO_QCH_CLOCK_REQ, QCH_CON_SSMT_BO_QCH_EXPIRE_VAL, QCH_CON_SSMT_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BO_QCH_S1, QCH_CON_SYSMMU_BO_QCH_S1_ENABLE, QCH_CON_SYSMMU_BO_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_BO_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_BO_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BO_QCH_S2, QCH_CON_SYSMMU_BO_QCH_S2_ENABLE, QCH_CON_SYSMMU_BO_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_BO_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_BO_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BO_QCH, QCH_CON_SYSREG_BO_QCH_ENABLE, QCH_CON_SYSREG_BO_QCH_CLOCK_REQ, QCH_CON_SYSREG_BO_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_BO_QCH, QCH_CON_UASC_BO_QCH_ENABLE, QCH_CON_UASC_BO_QCH_CLOCK_REQ, QCH_CON_UASC_BO_QCH_EXPIRE_VAL, QCH_CON_UASC_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUS0_CMU_BUS0_QCH, QCH_CON_BUS0_CMU_BUS0_QCH_ENABLE, QCH_CON_BUS0_CMU_BUS0_QCH_CLOCK_REQ, QCH_CON_BUS0_CMU_BUS0_QCH_EXPIRE_VAL, QCH_CON_BUS0_CMU_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUS0_CMUREF_QCH, DMYQCH_CON_CMU_BUS0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUS0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUS0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUS0_QCH, QCH_CON_D_TZPC_BUS0_QCH_ENABLE, QCH_CON_D_TZPC_BUS0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUS0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_BUS0_QCH, QCH_CON_GPC_BUS0_QCH_ENABLE, QCH_CON_GPC_BUS0_QCH_CLOCK_REQ, QCH_CON_GPC_BUS0_QCH_EXPIRE_VAL, QCH_CON_GPC_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_HSI0_QCH, QCH_CON_LHM_ACEL_D_HSI0_QCH_ENABLE, QCH_CON_LHM_ACEL_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_HSI1_QCH, QCH_CON_LHM_ACEL_D_HSI1_QCH_ENABLE, QCH_CON_LHM_ACEL_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_AOC_QCH, QCH_CON_LHM_AXI_D_AOC_QCH_ENABLE, QCH_CON_LHM_AXI_D_AOC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_AOC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_APM_QCH, QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_GSA_QCH, QCH_CON_LHM_AXI_D_GSA_QCH_ENABLE, QCH_CON_LHM_AXI_D_GSA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_GSA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_CSSYS_QCH, QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_AOC_QCH, QCH_CON_LHS_AXI_P_AOC_QCH_ENABLE, QCH_CON_LHS_AXI_P_AOC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_AOC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_GSA_QCH, QCH_CON_LHS_AXI_P_GSA_QCH_ENABLE, QCH_CON_LHS_AXI_P_GSA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_GSA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI0_QCH, QCH_CON_LHS_AXI_P_HSI0_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI1_QCH, QCH_CON_LHS_AXI_P_HSI1_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CYCLE_AOC_QCH, DMYQCH_CON_PPC_CYCLE_AOC_QCH_ENABLE, DMYQCH_CON_PPC_CYCLE_AOC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_CYCLE_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUS0_QCH, QCH_CON_SYSREG_BUS0_QCH_ENABLE, QCH_CON_SYSREG_BUS0_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUS0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_BUS0_QCH, QCH_CON_TREX_D_BUS0_QCH_ENABLE, QCH_CON_TREX_D_BUS0_QCH_CLOCK_REQ, QCH_CON_TREX_D_BUS0_QCH_EXPIRE_VAL, QCH_CON_TREX_D_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_BUS0_QCH, QCH_CON_TREX_P_BUS0_QCH_ENABLE, QCH_CON_TREX_P_BUS0_QCH_CLOCK_REQ, QCH_CON_TREX_P_BUS0_QCH_EXPIRE_VAL, QCH_CON_TREX_P_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUS1_CMU_BUS1_QCH, QCH_CON_BUS1_CMU_BUS1_QCH_ENABLE, QCH_CON_BUS1_CMU_BUS1_QCH_CLOCK_REQ, QCH_CON_BUS1_CMU_BUS1_QCH_EXPIRE_VAL, QCH_CON_BUS1_CMU_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUS1_CMUREF_QCH, DMYQCH_CON_CMU_BUS1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUS1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUS1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUS1_QCH, QCH_CON_D_TZPC_BUS1_QCH_ENABLE, QCH_CON_D_TZPC_BUS1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUS1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_BUS1_QCH, QCH_CON_GPC_BUS1_QCH_ENABLE, QCH_CON_GPC_BUS1_QCH_CLOCK_REQ, QCH_CON_GPC_BUS1_QCH_EXPIRE_VAL, QCH_CON_GPC_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D2_G2D_QCH, QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_HSI2_QCH, QCH_CON_LHM_ACEL_D_HSI2_QCH_ENABLE, QCH_CON_LHM_ACEL_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_MISC_QCH, QCH_CON_LHM_ACEL_D_MISC_QCH_ENABLE, QCH_CON_LHM_ACEL_D_MISC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_MISC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_CSIS_QCH, QCH_CON_LHM_AXI_D0_CSIS_QCH_ENABLE, QCH_CON_LHM_AXI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_DPU_QCH, QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_G2D_QCH, QCH_CON_LHM_AXI_D0_G2D_QCH_ENABLE, QCH_CON_LHM_AXI_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_GDC_QCH, QCH_CON_LHM_AXI_D0_GDC_QCH_ENABLE, QCH_CON_LHM_AXI_D0_GDC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_MCSC_QCH, QCH_CON_LHM_AXI_D0_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_MFC_QCH, QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE, QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_TNR_QCH, QCH_CON_LHM_AXI_D0_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_CSIS_QCH, QCH_CON_LHM_AXI_D1_CSIS_QCH_ENABLE, QCH_CON_LHM_AXI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_DPU_QCH, QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_G2D_QCH, QCH_CON_LHM_AXI_D1_G2D_QCH_ENABLE, QCH_CON_LHM_AXI_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_GDC_QCH, QCH_CON_LHM_AXI_D1_GDC_QCH_ENABLE, QCH_CON_LHM_AXI_D1_GDC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_MCSC_QCH, QCH_CON_LHM_AXI_D1_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_MFC_QCH, QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE, QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_TNR_QCH, QCH_CON_LHM_AXI_D1_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_DPU_QCH, QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_GDC_QCH, QCH_CON_LHM_AXI_D2_GDC_QCH_ENABLE, QCH_CON_LHM_AXI_D2_GDC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_MCSC_QCH, QCH_CON_LHM_AXI_D2_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_TNR_QCH, QCH_CON_LHM_AXI_D2_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D2_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D3_TNR_QCH, QCH_CON_LHM_AXI_D3_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D3_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D4_TNR_QCH, QCH_CON_LHM_AXI_D4_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D4_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_BO_QCH, QCH_CON_LHM_AXI_D_BO_QCH_ENABLE, QCH_CON_LHM_AXI_D_BO_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_BO_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNS_QCH, QCH_CON_LHM_AXI_D_DNS_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_G3AA_QCH, QCH_CON_LHM_AXI_D_G3AA_QCH_ENABLE, QCH_CON_LHM_AXI_D_G3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_G3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_IPP_QCH, QCH_CON_LHM_AXI_D_IPP_QCH_ENABLE, QCH_CON_LHM_AXI_D_IPP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_IPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_BO_QCH, QCH_CON_LHS_AXI_P_BO_QCH_ENABLE, QCH_CON_LHS_AXI_P_BO_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_BO_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CSIS_QCH, QCH_CON_LHS_AXI_P_CSIS_QCH_ENABLE, QCH_CON_LHS_AXI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DISP_QCH, QCH_CON_LHS_AXI_P_DISP_QCH_ENABLE, QCH_CON_LHS_AXI_P_DISP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DISP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DNS_QCH, QCH_CON_LHS_AXI_P_DNS_QCH_ENABLE, QCH_CON_LHS_AXI_P_DNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPU_QCH, QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G2D_QCH, QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3AA_QCH, QCH_CON_LHS_AXI_P_G3AA_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_GDC_QCH, QCH_CON_LHS_AXI_P_GDC_QCH_ENABLE, QCH_CON_LHS_AXI_P_GDC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_GDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI2_QCH, QCH_CON_LHS_AXI_P_HSI2_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_IPP_QCH, QCH_CON_LHS_AXI_P_IPP_QCH_ENABLE, QCH_CON_LHS_AXI_P_IPP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_IPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_ITP_QCH, QCH_CON_LHS_AXI_P_ITP_QCH_ENABLE, QCH_CON_LHS_AXI_P_ITP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_ITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MCSC_QCH, QCH_CON_LHS_AXI_P_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MFC_QCH, QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE, QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PDP_QCH, QCH_CON_LHS_AXI_P_PDP_QCH_ENABLE, QCH_CON_LHS_AXI_P_PDP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PDP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_TNR_QCH, QCH_CON_LHS_AXI_P_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_P_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUS1_QCH, QCH_CON_SYSREG_BUS1_QCH_ENABLE, QCH_CON_SYSREG_BUS1_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUS1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_BUS1_QCH, QCH_CON_TREX_D_BUS1_QCH_ENABLE, QCH_CON_TREX_D_BUS1_QCH_CLOCK_REQ, QCH_CON_TREX_D_BUS1_QCH_EXPIRE_VAL, QCH_CON_TREX_D_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_BUS1_QCH, QCH_CON_TREX_P_BUS1_QCH_ENABLE, QCH_CON_TREX_P_BUS1_QCH_CLOCK_REQ, QCH_CON_TREX_P_BUS1_QCH_EXPIRE_VAL, QCH_CON_TREX_P_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUS2_CMU_BUS2_QCH, QCH_CON_BUS2_CMU_BUS2_QCH_ENABLE, QCH_CON_BUS2_CMU_BUS2_QCH_CLOCK_REQ, QCH_CON_BUS2_CMU_BUS2_QCH_EXPIRE_VAL, QCH_CON_BUS2_CMU_BUS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUS2_CMUREF_QCH, DMYQCH_CON_CMU_BUS2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUS2_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUS2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUS2_QCH, QCH_CON_D_TZPC_BUS2_QCH_ENABLE, QCH_CON_D_TZPC_BUS2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUS2_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_BUS2_QCH, QCH_CON_GPC_BUS2_QCH_ENABLE, QCH_CON_GPC_BUS2_QCH_CLOCK_REQ, QCH_CON_GPC_BUS2_QCH_EXPIRE_VAL, QCH_CON_GPC_BUS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D0_G3D_QCH, QCH_CON_LHM_ACEL_D0_G3D_QCH_ENABLE, QCH_CON_LHM_ACEL_D0_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D0_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D1_G3D_QCH, QCH_CON_LHM_ACEL_D1_G3D_QCH_ENABLE, QCH_CON_LHM_ACEL_D1_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D1_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D2_G3D_QCH, QCH_CON_LHM_ACEL_D2_G3D_QCH_ENABLE, QCH_CON_LHM_ACEL_D2_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D2_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D3_G3D_QCH, QCH_CON_LHM_ACEL_D3_G3D_QCH_ENABLE, QCH_CON_LHM_ACEL_D3_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D3_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_TPU_QCH, QCH_CON_LHM_AXI_D_TPU_QCH_ENABLE, QCH_CON_LHM_AXI_D_TPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_TPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3D_QCH, QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_TPU_QCH, QCH_CON_LHS_AXI_P_TPU_QCH_ENABLE, QCH_CON_LHS_AXI_P_TPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_TPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D0_QCH, QCH_CON_PPCFW_G3D0_QCH_ENABLE, QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D0_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D1_QCH, QCH_CON_PPCFW_G3D1_QCH_ENABLE, QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CYCLE_BUS2_S0_QCH, DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_ENABLE, DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CYCLE_G3D0_QCH, DMYQCH_CON_PPC_CYCLE_G3D0_QCH_ENABLE, DMYQCH_CON_PPC_CYCLE_G3D0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_CYCLE_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CYCLE_TPU_QCH, DMYQCH_CON_PPC_CYCLE_TPU_QCH_ENABLE, DMYQCH_CON_PPC_CYCLE_TPU_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_CYCLE_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D0_QCH, QCH_CON_SSMT_G3D0_QCH_ENABLE, QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D0_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D1_QCH, QCH_CON_SSMT_G3D1_QCH_ENABLE, QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D1_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D2_QCH, QCH_CON_SSMT_G3D2_QCH_ENABLE, QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D2_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D3_QCH, QCH_CON_SSMT_G3D3_QCH_ENABLE, QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D3_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D0_QCH, QCH_CON_SYSMMU_G3D0_QCH_ENABLE, QCH_CON_SYSMMU_G3D0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D1_QCH, QCH_CON_SYSMMU_G3D1_QCH_ENABLE, QCH_CON_SYSMMU_G3D1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D2_QCH, QCH_CON_SYSMMU_G3D2_QCH_ENABLE, QCH_CON_SYSMMU_G3D2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D2_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D3_QCH, QCH_CON_SYSMMU_G3D3_QCH_ENABLE, QCH_CON_SYSMMU_G3D3_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D3_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUS2_QCH, QCH_CON_SYSREG_BUS2_QCH_ENABLE, QCH_CON_SYSREG_BUS2_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUS2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_BUS2_QCH, QCH_CON_TREX_D_BUS2_QCH_ENABLE, QCH_CON_TREX_D_BUS2_QCH_CLOCK_REQ, QCH_CON_TREX_D_BUS2_QCH_EXPIRE_VAL, QCH_CON_TREX_D_BUS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_BUS2_QCH, QCH_CON_TREX_P_BUS2_QCH_ENABLE, QCH_CON_TREX_P_BUS2_QCH_CLOCK_REQ, QCH_CON_TREX_P_BUS2_QCH_EXPIRE_VAL, QCH_CON_TREX_P_BUS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK6, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK7, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_QCH, DMYQCH_CON_OTP_QCH_ENABLE, DMYQCH_CON_OTP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BDU_QCH, QCH_CON_BDU_QCH_ENABLE, QCH_CON_BDU_QCH_CLOCK_REQ, QCH_CON_BDU_QCH_EXPIRE_VAL, QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_QCH, QCH_CON_CCI_QCH_ENABLE, QCH_CON_CCI_QCH_CLOCK_REQ, QCH_CON_CCI_QCH_EXPIRE_VAL, QCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CORE_CMUREF_QCH, DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORE_CMU_CORE_QCH, QCH_CON_CORE_CMU_CORE_QCH_ENABLE, QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPE425_QCH, QCH_CON_CPE425_QCH_ENABLE, QCH_CON_CPE425_QCH_CLOCK_REQ, QCH_CON_CPE425_QCH_EXPIRE_VAL, QCH_CON_CPE425_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CORE_QCH, QCH_CON_D_TZPC_CORE_QCH_ENABLE, QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_CORE_QCH, QCH_CON_GPC_CORE_QCH_ENABLE, QCH_CON_GPC_CORE_QCH_CLOCK_REQ, QCH_CON_GPC_CORE_QCH_EXPIRE_VAL, QCH_CON_GPC_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_EH_QCH, QCH_CON_LHM_ACEL_D_EH_QCH_ENABLE, QCH_CON_LHM_ACEL_D_EH_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_EH_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D0_CLUSTER0_QCH, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D1_CLUSTER0_QCH, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_CORE_QCH, QCH_CON_LHM_AXI_G_CORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_CORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_CORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T_BDU_QCH, QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T_SLC_QCH, QCH_CON_LHS_ATB_T_SLC_QCH_ENABLE, QCH_CON_LHS_ATB_T_SLC_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T_SLC_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T_SLC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_APM_QCH, QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL0_QCH, QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_EH_QCH, QCH_CON_LHS_AXI_P_EH_QCH_ENABLE, QCH_CON_LHS_AXI_P_EH_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_EH_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_GIC_QCH, QCH_CON_LHS_AXI_P_GIC_QCH_ENABLE, QCH_CON_LHS_AXI_P_GIC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_GIC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF0_QCH, QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF1_QCH, QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF2_QCH, QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF3_QCH, QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MISC_QCH, QCH_CON_LHS_AXI_P_MISC_QCH_ENABLE, QCH_CON_LHS_AXI_P_MISC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MISC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIC0_QCH, QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIC1_QCH, QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_BUS0_M0_CYCLE_QCH, DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_ENABLE, DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_BUS2_M0_CYCLE_QCH, DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_ENABLE, DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_BUS2_M1_EVENT_QCH, QCH_CON_PPC_BUS2_M1_EVENT_QCH_ENABLE, QCH_CON_PPC_BUS2_M1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_BUS2_M1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_BUS2_M1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CCI_M1_CYCLE_QCH, DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_ENABLE, DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D0_CYCLE_QCH, DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE, DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_DBG_CC_QCH, DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE, DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_EH_CYCLE_QCH, DMYQCH_CON_PPC_EH_CYCLE_QCH_ENABLE, DMYQCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IO_CYCLE_QCH, DMYQCH_CON_PPC_IO_CYCLE_QCH_ENABLE, DMYQCH_CON_PPC_IO_CYCLE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_IO_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACE_CPUCL0_QCH, QCH_CON_PPMU_ACE_CPUCL0_QCH_ENABLE, QCH_CON_PPMU_ACE_CPUCL0_QCH_CLOCK_REQ, QCH_CON_PPMU_ACE_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACE_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACE_CPUCL1_QCH, QCH_CON_PPMU_ACE_CPUCL1_QCH_ENABLE, QCH_CON_PPMU_ACE_CPUCL1_QCH_CLOCK_REQ, QCH_CON_PPMU_ACE_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACE_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APBIF_CMU_TOPC_QCH, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CB_QCH, QCH_CON_SLC_CB_QCH_ENABLE, QCH_CON_SLC_CB_QCH_CLOCK_REQ, QCH_CON_SLC_CB_QCH_EXPIRE_VAL, QCH_CON_SLC_CB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH_QCH, DMYQCH_CON_SLC_CH_QCH_ENABLE, DMYQCH_CON_SLC_CH_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH1_QCH, DMYQCH_CON_SLC_CH1_QCH_ENABLE, DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH2_QCH, DMYQCH_CON_SLC_CH2_QCH_ENABLE, DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH3_QCH, DMYQCH_CON_SLC_CH3_QCH_ENABLE, DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CORE_QCH, QCH_CON_SYSREG_CORE_QCH_ENABLE, QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_CORE_QCH, QCH_CON_TREX_D_CORE_QCH_ENABLE, QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_CORE_QCH, QCH_CON_TREX_P_CORE_QCH_ENABLE, QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CLUSTER0_QCH, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BPS_CPUCL0_QCH, QCH_CON_BPS_CPUCL0_QCH_ENABLE, QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GIC, QCH_CON_CLUSTER0_QCH_GIC_ENABLE, QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_DBG_PD, QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PDBGCLK, QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_QCH, QCH_CON_CSSYS_QCH_ENABLE, QCH_CON_CSSYS_QCH_CLOCK_REQ, QCH_CON_CSSYS_QCH_EXPIRE_VAL, QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_CPUCL0_QCH, QCH_CON_GPC_CPUCL0_QCH_ENABLE, QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_GPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_CPUCL0_QCH, QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_IRI_GICCPU_QCH, QCH_CON_LHM_AST_IRI_GICCPU_QCH_ENABLE, QCH_CON_LHM_AST_IRI_GICCPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_IRI_GICCPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_IRI_GICCPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T0_CLUSTER0_QCH, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T0_TPUCPUCL0_QCH, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_ENABLE, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T1_CLUSTER0_QCH, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T1_TPUCPUCL0_QCH, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_ENABLE, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T2_CLUSTER0_QCH, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T3_CLUSTER0_QCH, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T4_CLUSTER0_QCH, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T5_CLUSTER0_QCH, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T6_CLUSTER0_QCH, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T7_CLUSTER0_QCH, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T_AOC_QCH, QCH_CON_LHM_ATB_T_AOC_QCH_ENABLE, QCH_CON_LHM_ATB_T_AOC_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T_AOC_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T_BDU_QCH, QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T_GSA_QCH, QCH_CON_LHM_ATB_T_GSA_QCH_ENABLE, QCH_CON_LHM_ATB_T_GSA_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T_GSA_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T_SLC_QCH, QCH_CON_LHM_ATB_T_SLC_QCH_ENABLE, QCH_CON_LHM_ATB_T_SLC_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T_SLC_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T_SLC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_DBGCORE_QCH, QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_CSSYS_QCH, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_DBGCORE_QCH, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_HSI0_QCH, QCH_CON_LHM_AXI_G_INT_HSI0_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_HSI0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_STM_QCH, QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL0_QCH, QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D0_CLUSTER0_QCH, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D1_CLUSTER0_QCH, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ICC_CPUGIC_QCH, QCH_CON_LHS_AST_ICC_CPUGIC_QCH_ENABLE, QCH_CON_LHS_AST_ICC_CPUGIC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ICC_CPUGIC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ICC_CPUGIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T0_CLUSTER0_QCH, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T1_CLUSTER0_QCH, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T2_CLUSTER0_QCH, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T3_CLUSTER0_QCH, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T4_CLUSTER0_QCH, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T5_CLUSTER0_QCH, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T6_CLUSTER0_QCH, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T7_CLUSTER0_QCH, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_CSSYS_QCH, QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_ETR_HSI0_QCH, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_ENABLE, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_CSSYS_QCH, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_DBGCORE_QCH, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_HSI0_QCH, QCH_CON_LHS_AXI_G_INT_HSI0_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_HSI0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_STM_QCH, QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_CPUCL0_QCH, QCH_CON_SSMT_CPUCL0_QCH_ENABLE, QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SSMT_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_CPUCL0_QCH, QCH_CON_SYSMMU_S2_CPUCL0_QCH_ENABLE, QCH_CON_SYSMMU_S2_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S2_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_S2_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_CPUCL0_QCH, QCH_CON_TREX_CPUCL0_QCH_ENABLE, QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_MID, DMYQCH_CON_CPUCL1_QCH_MID_ENABLE, DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_QCH_BIG, DMYQCH_CON_CPUCL2_QCH_BIG_ENABLE, DMYQCH_CON_CPUCL2_QCH_BIG_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CPUCL2_QCH_BIG_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_CMU_CPUCL2_QCH, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSISX8_QCH_C2_CSIS, QCH_CON_CSISX8_QCH_C2_CSIS_ENABLE, QCH_CON_CSISX8_QCH_C2_CSIS_CLOCK_REQ, QCH_CON_CSISX8_QCH_C2_CSIS_EXPIRE_VAL, QCH_CON_CSISX8_QCH_C2_CSIS_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSISX8_QCH_CSIS_DMA, QCH_CON_CSISX8_QCH_CSIS_DMA_ENABLE, QCH_CON_CSISX8_QCH_CSIS_DMA_CLOCK_REQ, QCH_CON_CSISX8_QCH_CSIS_DMA_EXPIRE_VAL, QCH_CON_CSISX8_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSISX8_QCH_EBUF, QCH_CON_CSISX8_QCH_EBUF_ENABLE, QCH_CON_CSISX8_QCH_EBUF_CLOCK_REQ, QCH_CON_CSISX8_QCH_EBUF_EXPIRE_VAL, QCH_CON_CSISX8_QCH_EBUF_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_CMU_CSIS_QCH, QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE, QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ, QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL, QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CSIS_QCH, QCH_CON_D_TZPC_CSIS_QCH_ENABLE, QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_CSIS_QCH, QCH_CON_GPC_CSIS_QCH_ENABLE, QCH_CON_GPC_CSIS_QCH_CLOCK_REQ, QCH_CON_GPC_CSIS_QCH_EXPIRE_VAL, QCH_CON_GPC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_PDPCSIS_QCH, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_PDPCSIS_QCH, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_PDPCSIS_QCH, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_SOTF0_IPPCSIS_QCH, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_SOTF1_IPPCSIS_QCH, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_SOTF2_IPPCSIS_QCH, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_MCSCCSIS_QCH, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_ENABLE, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ZOTF0_IPPCSIS_QCH, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ZOTF1_IPPCSIS_QCH, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ZOTF2_IPPCSIS_QCH, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_PDPCSIS_QCH, QCH_CON_LHM_AXI_D_PDPCSIS_QCH_ENABLE, QCH_CON_LHM_AXI_D_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CSIS_QCH, QCH_CON_LHM_AXI_P_CSIS_QCH_ENABLE, QCH_CON_LHM_AXI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_CSISPDP_QCH, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_CSISPDP_QCH, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_CSISPDP_QCH, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_CSISPDP_QCH, QCH_CON_LHS_AST_VO_CSISPDP_QCH_ENABLE, QCH_CON_LHS_AST_VO_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_CSIS_QCH, QCH_CON_LHS_AXI_D0_CSIS_QCH_ENABLE, QCH_CON_LHS_AXI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_CSIS_QCH, QCH_CON_LHS_AXI_D1_CSIS_QCH_ENABLE, QCH_CON_LHS_AXI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS5, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS6, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS7, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_QCH, QCH_CON_PPMU_D0_QCH_ENABLE, QCH_CON_PPMU_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_QCH, QCH_CON_PPMU_D1_QCH_ENABLE, QCH_CON_PPMU_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA0_QCH, QCH_CON_QE_CSIS_DMA0_QCH_ENABLE, QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA1_QCH, QCH_CON_QE_CSIS_DMA1_QCH_ENABLE, QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA2_QCH, QCH_CON_QE_CSIS_DMA2_QCH_ENABLE, QCH_CON_QE_CSIS_DMA2_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA2_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA3_QCH, QCH_CON_QE_CSIS_DMA3_QCH_ENABLE, QCH_CON_QE_CSIS_DMA3_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA3_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP0_QCH, QCH_CON_QE_STRP0_QCH_ENABLE, QCH_CON_QE_STRP0_QCH_CLOCK_REQ, QCH_CON_QE_STRP0_QCH_EXPIRE_VAL, QCH_CON_QE_STRP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP1_QCH, QCH_CON_QE_STRP1_QCH_ENABLE, QCH_CON_QE_STRP1_QCH_CLOCK_REQ, QCH_CON_QE_STRP1_QCH_EXPIRE_VAL, QCH_CON_QE_STRP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP2_QCH, QCH_CON_QE_STRP2_QCH_ENABLE, QCH_CON_QE_STRP2_QCH_CLOCK_REQ, QCH_CON_QE_STRP2_QCH_EXPIRE_VAL, QCH_CON_QE_STRP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL0_QCH, QCH_CON_QE_ZSL0_QCH_ENABLE, QCH_CON_QE_ZSL0_QCH_CLOCK_REQ, QCH_CON_QE_ZSL0_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL1_QCH, QCH_CON_QE_ZSL1_QCH_ENABLE, QCH_CON_QE_ZSL1_QCH_CLOCK_REQ, QCH_CON_QE_ZSL1_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL2_QCH, QCH_CON_QE_ZSL2_QCH_ENABLE, QCH_CON_QE_ZSL2_QCH_CLOCK_REQ, QCH_CON_QE_ZSL2_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_QCH, QCH_CON_SSMT_D0_QCH_ENABLE, QCH_CON_SSMT_D0_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_QCH, QCH_CON_SSMT_D1_QCH_ENABLE, QCH_CON_SSMT_D1_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_CSIS_QCH_S1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_CSIS_QCH_S2, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_CSIS_QCH_S1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_CSIS_QCH_S2, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CSIS_QCH, QCH_CON_SYSREG_CSIS_QCH_ENABLE, QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DISP_CMU_DISP_QCH, QCH_CON_DISP_CMU_DISP_QCH_ENABLE, QCH_CON_DISP_CMU_DISP_QCH_CLOCK_REQ, QCH_CON_DISP_CMU_DISP_QCH_EXPIRE_VAL, QCH_CON_DISP_CMU_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH, QCH_CON_DPUB_QCH_ENABLE, QCH_CON_DPUB_QCH_CLOCK_REQ, QCH_CON_DPUB_QCH_EXPIRE_VAL, QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DISP_QCH, QCH_CON_D_TZPC_DISP_QCH_ENABLE, QCH_CON_D_TZPC_DISP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DISP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DISP_QCH, QCH_CON_GPC_DISP_QCH_ENABLE, QCH_CON_GPC_DISP_QCH_CLOCK_REQ, QCH_CON_GPC_DISP_QCH_EXPIRE_VAL, QCH_CON_GPC_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DISP_QCH, QCH_CON_LHM_AXI_P_DISP_QCH_ENABLE, QCH_CON_LHM_AXI_P_DISP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DISP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DISP_QCH, QCH_CON_SYSREG_DISP_QCH_ENABLE, QCH_CON_SYSREG_DISP_QCH_CLOCK_REQ, QCH_CON_SYSREG_DISP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_QCH_00, QCH_CON_DNS_QCH_00_ENABLE, QCH_CON_DNS_QCH_00_CLOCK_REQ, QCH_CON_DNS_QCH_00_EXPIRE_VAL, QCH_CON_DNS_QCH_00_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_QCH_01, QCH_CON_DNS_QCH_01_ENABLE, QCH_CON_DNS_QCH_01_CLOCK_REQ, QCH_CON_DNS_QCH_01_EXPIRE_VAL, QCH_CON_DNS_QCH_01_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_CMU_DNS_QCH, QCH_CON_DNS_CMU_DNS_QCH_ENABLE, QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ, QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL, QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DNS_QCH, QCH_CON_D_TZPC_DNS_QCH_ENABLE, QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DNS_QCH, QCH_CON_GPC_DNS_QCH_ENABLE, QCH_CON_GPC_DNS_QCH_CLOCK_REQ, QCH_CON_GPC_DNS_QCH_EXPIRE_VAL, QCH_CON_GPC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_CTL_ITPDNS_QCH, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_ENABLE, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_IPPDNS_QCH, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_ENABLE, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_ITPDNS_QCH, QCH_CON_LHM_AST_OTF_ITPDNS_QCH_ENABLE, QCH_CON_LHM_AST_OTF_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_IPPDNS_QCH, QCH_CON_LHM_AST_VO_IPPDNS_QCH_ENABLE, QCH_CON_LHM_AST_VO_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_IPPDNS_QCH, QCH_CON_LHM_AXI_D_IPPDNS_QCH_ENABLE, QCH_CON_LHM_AXI_D_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MCSCDNS_QCH, QCH_CON_LHM_AXI_D_MCSCDNS_QCH_ENABLE, QCH_CON_LHM_AXI_D_MCSCDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MCSCDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MCSCDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_PDPDNS_QCH, QCH_CON_LHM_AXI_D_PDPDNS_QCH_ENABLE, QCH_CON_LHM_AXI_D_PDPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_PDPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_PDPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DNS_QCH, QCH_CON_LHM_AXI_P_DNS_QCH_ENABLE, QCH_CON_LHM_AXI_P_DNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_CTL_DNSITP_QCH, QCH_CON_LHS_AST_CTL_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_CTL_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_CTL_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_DNSITP_QCH, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_DNSMCSC_QCH, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_DNSITP_QCH, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_DNSMCSC_QCH, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_DNSITP_QCH, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_DNSMCSC_QCH, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_DNSGDC_QCH, QCH_CON_LHS_AST_OTF_DNSGDC_QCH_ENABLE, QCH_CON_LHS_AST_OTF_DNSGDC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_DNSGDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_DNSGDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_DNSTNR_QCH, QCH_CON_LHS_AST_VO_DNSTNR_QCH_ENABLE, QCH_CON_LHS_AST_VO_DNSTNR_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_DNSTNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNS_QCH, QCH_CON_LHS_AXI_D_DNS_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNS_QCH, QCH_CON_PPMU_DNS_QCH_ENABLE, QCH_CON_PPMU_DNS_QCH_CLOCK_REQ, QCH_CON_PPMU_DNS_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DNS_QCH, QCH_CON_QE_DNS_QCH_ENABLE, QCH_CON_QE_DNS_QCH_CLOCK_REQ, QCH_CON_QE_DNS_QCH_EXPIRE_VAL, QCH_CON_QE_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DNS_QCH, QCH_CON_SSMT_DNS_QCH_ENABLE, QCH_CON_SSMT_DNS_QCH_CLOCK_REQ, QCH_CON_SSMT_DNS_QCH_EXPIRE_VAL, QCH_CON_SSMT_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNS_QCH_S1, QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNS_QCH_S2, QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DNS_QCH, QCH_CON_SYSREG_DNS_QCH_ENABLE, QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ, QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF_QCH_DPU_DMA, QCH_CON_DPUF_QCH_DPU_DMA_ENABLE, QCH_CON_DPUF_QCH_DPU_DMA_CLOCK_REQ, QCH_CON_DPUF_QCH_DPU_DMA_EXPIRE_VAL, QCH_CON_DPUF_QCH_DPU_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF_QCH_DPU_DPP, QCH_CON_DPUF_QCH_DPU_DPP_ENABLE, QCH_CON_DPUF_QCH_DPU_DPP_CLOCK_REQ, QCH_CON_DPUF_QCH_DPU_DPP_EXPIRE_VAL, QCH_CON_DPUF_QCH_DPU_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_CMU_DPU_QCH, QCH_CON_DPU_CMU_DPU_QCH_ENABLE, QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPU_QCH, QCH_CON_D_TZPC_DPU_QCH_ENABLE, QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DPU_QCH, QCH_CON_GPC_DPU_QCH_ENABLE, QCH_CON_GPC_DPU_QCH_CLOCK_REQ, QCH_CON_GPC_DPU_QCH_EXPIRE_VAL, QCH_CON_GPC_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPU_QCH, QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_DPU_QCH, QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_DPU_QCH, QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_DPU_QCH, QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD0_QCH, QCH_CON_PPMU_DPUD0_QCH_ENABLE, QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD1_QCH, QCH_CON_PPMU_DPUD1_QCH_ENABLE, QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD2_QCH, QCH_CON_PPMU_DPUD2_QCH_ENABLE, QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DPU0_QCH, QCH_CON_SSMT_DPU0_QCH_ENABLE, QCH_CON_SSMT_DPU0_QCH_CLOCK_REQ, QCH_CON_SSMT_DPU0_QCH_EXPIRE_VAL, QCH_CON_SSMT_DPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DPU1_QCH, QCH_CON_SSMT_DPU1_QCH_ENABLE, QCH_CON_SSMT_DPU1_QCH_CLOCK_REQ, QCH_CON_SSMT_DPU1_QCH_EXPIRE_VAL, QCH_CON_SSMT_DPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DPU2_QCH, QCH_CON_SSMT_DPU2_QCH_ENABLE, QCH_CON_SSMT_DPU2_QCH_CLOCK_REQ, QCH_CON_SSMT_DPU2_QCH_EXPIRE_VAL, QCH_CON_SSMT_DPU2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD0_QCH_S1, QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD0_QCH_S2, QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD1_QCH_S1, QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD1_QCH_S2, QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD2_QCH_S1, QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD2_QCH_S2, QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPU_QCH, QCH_CON_SYSREG_DPU_QCH_ENABLE, QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_EH_QCH, QCH_CON_D_TZPC_EH_QCH_ENABLE, QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ, QCH_CON_D_TZPC_EH_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(EH_QCH, QCH_CON_EH_QCH_ENABLE, QCH_CON_EH_QCH_CLOCK_REQ, QCH_CON_EH_QCH_EXPIRE_VAL, QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(EH_CMU_EH_QCH, QCH_CON_EH_CMU_EH_QCH_ENABLE, QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ, QCH_CON_EH_CMU_EH_QCH_EXPIRE_VAL, QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_EH_QCH, QCH_CON_GPC_EH_QCH_ENABLE, QCH_CON_GPC_EH_QCH_CLOCK_REQ, QCH_CON_GPC_EH_QCH_EXPIRE_VAL, QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_EH_QCH, QCH_CON_LHM_AXI_P_EH_QCH_ENABLE, QCH_CON_LHM_AXI_P_EH_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_EH_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_EH_QCH, QCH_CON_LHS_ACEL_D_EH_QCH_ENABLE, QCH_CON_LHS_ACEL_D_EH_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_EH_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_EH_QCH, QCH_CON_PPMU_EH_QCH_ENABLE, QCH_CON_PPMU_EH_QCH_CLOCK_REQ, QCH_CON_PPMU_EH_QCH_EXPIRE_VAL, QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_EH_QCH, QCH_CON_QE_EH_QCH_ENABLE, QCH_CON_QE_EH_QCH_CLOCK_REQ, QCH_CON_QE_EH_QCH_EXPIRE_VAL, QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_EH_QCH, QCH_CON_SSMT_EH_QCH_ENABLE, QCH_CON_SSMT_EH_QCH_CLOCK_REQ, QCH_CON_SSMT_EH_QCH_EXPIRE_VAL, QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_EH_QCH, QCH_CON_SYSMMU_EH_QCH_ENABLE, QCH_CON_SYSMMU_EH_QCH_CLOCK_REQ, QCH_CON_SYSMMU_EH_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_EH_QCH, QCH_CON_SYSREG_EH_QCH_ENABLE, QCH_CON_SYSREG_EH_QCH_CLOCK_REQ, QCH_CON_SYSREG_EH_QCH_EXPIRE_VAL, QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_EH_QCH, QCH_CON_UASC_EH_QCH_ENABLE, QCH_CON_UASC_EH_QCH_CLOCK_REQ, QCH_CON_UASC_EH_QCH_EXPIRE_VAL, QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G2D_QCH, QCH_CON_D_TZPC_G2D_QCH_ENABLE, QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_QCH, QCH_CON_G2D_QCH_ENABLE, QCH_CON_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_CMU_G2D_QCH, QCH_CON_G2D_CMU_G2D_QCH_ENABLE, QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G2D_QCH, QCH_CON_GPC_G2D_QCH_ENABLE, QCH_CON_GPC_G2D_QCH_CLOCK_REQ, QCH_CON_GPC_G2D_QCH_EXPIRE_VAL, QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG_QCH, QCH_CON_JPEG_QCH_ENABLE, QCH_CON_JPEG_QCH_CLOCK_REQ, QCH_CON_JPEG_QCH_EXPIRE_VAL, QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G2D_QCH, QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D2_G2D_QCH, QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_G2D_QCH, QCH_CON_LHS_AXI_D0_G2D_QCH_ENABLE, QCH_CON_LHS_AXI_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_G2D_QCH, QCH_CON_LHS_AXI_D1_G2D_QCH_ENABLE, QCH_CON_LHS_AXI_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_G2D_QCH, QCH_CON_PPMU_D0_G2D_QCH_ENABLE, QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_G2D_QCH, QCH_CON_PPMU_D1_G2D_QCH_ENABLE, QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_G2D_QCH, QCH_CON_PPMU_D2_G2D_QCH_ENABLE, QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_G2D_QCH, QCH_CON_SSMT_D0_G2D_QCH_ENABLE, QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_G2D_QCH, QCH_CON_SSMT_D1_G2D_QCH_ENABLE, QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_G2D_QCH, QCH_CON_SSMT_D2_G2D_QCH_ENABLE, QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_G2D_QCH_0, QCH_CON_SYSMMU_D0_G2D_QCH_0_ENABLE, QCH_CON_SYSMMU_D0_G2D_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D0_G2D_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_G2D_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_G2D_QCH_1, QCH_CON_SYSMMU_D0_G2D_QCH_1_ENABLE, QCH_CON_SYSMMU_D0_G2D_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D0_G2D_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_G2D_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_G2D_QCH_0, QCH_CON_SYSMMU_D1_G2D_QCH_0_ENABLE, QCH_CON_SYSMMU_D1_G2D_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D1_G2D_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_G2D_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_G2D_QCH_1, QCH_CON_SYSMMU_D1_G2D_QCH_1_ENABLE, QCH_CON_SYSMMU_D1_G2D_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D1_G2D_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_G2D_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_G2D_QCH_0, QCH_CON_SYSMMU_D2_G2D_QCH_0_ENABLE, QCH_CON_SYSMMU_D2_G2D_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D2_G2D_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_G2D_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_G2D_QCH_1, QCH_CON_SYSMMU_D2_G2D_QCH_1_ENABLE, QCH_CON_SYSMMU_D2_G2D_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D2_G2D_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_G2D_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G2D_QCH, QCH_CON_SYSREG_G2D_QCH_ENABLE, QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3AA_QCH, QCH_CON_D_TZPC_G3AA_QCH_ENABLE, QCH_CON_D_TZPC_G3AA_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3AA_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3AA_QCH, DMYQCH_CON_G3AA_QCH_ENABLE, DMYQCH_CON_G3AA_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3AA_CMU_G3AA_QCH, QCH_CON_G3AA_CMU_G3AA_QCH_ENABLE, QCH_CON_G3AA_CMU_G3AA_QCH_CLOCK_REQ, QCH_CON_G3AA_CMU_G3AA_QCH_EXPIRE_VAL, QCH_CON_G3AA_CMU_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G3AA_QCH, QCH_CON_GPC_G3AA_QCH_ENABLE, QCH_CON_GPC_G3AA_QCH_CLOCK_REQ, QCH_CON_GPC_G3AA_QCH_EXPIRE_VAL, QCH_CON_GPC_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_PDPG3AA_QCH, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_PDPG3AA_QCH, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_PDPG3AA_QCH, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_YOTF0_PDPG3AA_QCH, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_ENABLE, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_YOTF1_PDPG3AA_QCH, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_ENABLE, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3AA_QCH, QCH_CON_LHM_AXI_P_G3AA_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3AA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3AA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_G3AA_QCH, QCH_CON_LHS_AXI_D_G3AA_QCH_ENABLE, QCH_CON_LHS_AXI_D_G3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_G3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3AA_QCH, QCH_CON_PPMU_G3AA_QCH_ENABLE, QCH_CON_PPMU_G3AA_QCH_CLOCK_REQ, QCH_CON_PPMU_G3AA_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3AA_QCH, QCH_CON_SSMT_G3AA_QCH_ENABLE, QCH_CON_SSMT_G3AA_QCH_CLOCK_REQ, QCH_CON_SSMT_G3AA_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3AA_QCH_S1, QCH_CON_SYSMMU_G3AA_QCH_S1_ENABLE, QCH_CON_SYSMMU_G3AA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_G3AA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_G3AA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3AA_QCH_S2, QCH_CON_SYSMMU_G3AA_QCH_S2_ENABLE, QCH_CON_SYSMMU_G3AA_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_G3AA_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_G3AA_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3AA_QCH, QCH_CON_SYSREG_G3AA_QCH_ENABLE, QCH_CON_SYSREG_G3AA_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3AA_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_G3D_QCH, QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL, QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_G3D_QCH, DMYQCH_CON_ADD_G3D_QCH_ENABLE, DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D0_G3D, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D1_G3D, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D2_G3D, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D3_G3D, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMG3D_QCH, QCH_CON_BUSIF_HPMG3D_QCH_ENABLE, QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G3D_QCH, QCH_CON_GPC_G3D_QCH_ENABLE, QCH_CON_GPC_G3D_QCH_CLOCK_REQ, QCH_CON_GPC_G3D_QCH_EXPIRE_VAL, QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH, QCH_CON_GPU_QCH_ENABLE, QCH_CON_GPU_QCH_CLOCK_REQ, QCH_CON_GPU_QCH_EXPIRE_VAL, QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3D_QCH, QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_INT_G3D_QCH, QCH_CON_LHM_AXI_P_INT_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_P_INT_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_INT_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_INT_G3D_QCH, QCH_CON_LHS_AXI_P_INT_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_P_INT_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_INT_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3D_DD_QCH, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_G3D_QCH, QCH_CON_UASC_G3D_QCH_ENABLE, QCH_CON_UASC_G3D_QCH_CLOCK_REQ, QCH_CON_UASC_G3D_QCH_EXPIRE_VAL, QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_GDC_QCH, QCH_CON_D_TZPC_GDC_QCH_ENABLE, QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_GDC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC0_QCH_CLK, QCH_CON_GDC0_QCH_CLK_ENABLE, QCH_CON_GDC0_QCH_CLK_CLOCK_REQ, QCH_CON_GDC0_QCH_CLK_EXPIRE_VAL, QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC0_QCH_C2CLK, QCH_CON_GDC0_QCH_C2CLK_ENABLE, QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ, QCH_CON_GDC0_QCH_C2CLK_EXPIRE_VAL, QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_CLK, QCH_CON_GDC1_QCH_CLK_ENABLE, QCH_CON_GDC1_QCH_CLK_CLOCK_REQ, QCH_CON_GDC1_QCH_CLK_EXPIRE_VAL, QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_C2CLK, QCH_CON_GDC1_QCH_C2CLK_ENABLE, QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ, QCH_CON_GDC1_QCH_C2CLK_EXPIRE_VAL, QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC_CMU_GDC_QCH, QCH_CON_GDC_CMU_GDC_QCH_ENABLE, QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ, QCH_CON_GDC_CMU_GDC_QCH_EXPIRE_VAL, QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_GDC_QCH, QCH_CON_GPC_GDC_QCH_ENABLE, QCH_CON_GPC_GDC_QCH_CLOCK_REQ, QCH_CON_GPC_GDC_QCH_EXPIRE_VAL, QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_INT_GDC0GDC1_QCH, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_ENABLE, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_CLOCK_REQ, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_INT_GDC1SCSC_QCH, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_ENABLE, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_DNSGDC_QCH, QCH_CON_LHM_AST_OTF_DNSGDC_QCH_ENABLE, QCH_CON_LHM_AST_OTF_DNSGDC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_DNSGDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_DNSGDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_TNRGDC_QCH, QCH_CON_LHM_AST_OTF_TNRGDC_QCH_ENABLE, QCH_CON_LHM_AST_OTF_TNRGDC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_TNRGDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_TNRGDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_TNRGDC_QCH, QCH_CON_LHM_AST_VO_TNRGDC_QCH_ENABLE, QCH_CON_LHM_AST_VO_TNRGDC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_TNRGDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_TNRGDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_GDC_QCH, QCH_CON_LHM_AXI_P_GDC_QCH_ENABLE, QCH_CON_LHM_AXI_P_GDC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_GDC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_INT_GDC0GDC1_QCH, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_ENABLE, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_CLOCK_REQ, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_INT_GDC1SCSC_QCH, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_ENABLE, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_GDCMCSC_QCH, QCH_CON_LHS_AST_VO_GDCMCSC_QCH_ENABLE, QCH_CON_LHS_AST_VO_GDCMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_GDCMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_GDCMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_GDC_QCH, QCH_CON_LHS_AXI_D0_GDC_QCH_ENABLE, QCH_CON_LHS_AXI_D0_GDC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_GDC_QCH, QCH_CON_LHS_AXI_D1_GDC_QCH_ENABLE, QCH_CON_LHS_AXI_D1_GDC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_GDC_QCH, QCH_CON_LHS_AXI_D2_GDC_QCH_ENABLE, QCH_CON_LHS_AXI_D2_GDC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_GDC_QCH, QCH_CON_PPMU_D0_GDC_QCH_ENABLE, QCH_CON_PPMU_D0_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_GDC_QCH, QCH_CON_PPMU_D1_GDC_QCH_ENABLE, QCH_CON_PPMU_D1_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_SCSC_QCH, QCH_CON_PPMU_D_SCSC_QCH_ENABLE, QCH_CON_PPMU_D_SCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D_SCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_SCSC_QCH, QCH_CON_QE_D0_SCSC_QCH_ENABLE, QCH_CON_QE_D0_SCSC_QCH_CLOCK_REQ, QCH_CON_QE_D0_SCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D0_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_SCSC_QCH, QCH_CON_QE_D1_SCSC_QCH_ENABLE, QCH_CON_QE_D1_SCSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_SCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SCSC_QCH_CLK, QCH_CON_SCSC_QCH_CLK_ENABLE, QCH_CON_SCSC_QCH_CLK_CLOCK_REQ, QCH_CON_SCSC_QCH_CLK_EXPIRE_VAL, QCH_CON_SCSC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SCSC_QCH_C2CLK, QCH_CON_SCSC_QCH_C2CLK_ENABLE, QCH_CON_SCSC_QCH_C2CLK_CLOCK_REQ, QCH_CON_SCSC_QCH_C2CLK_EXPIRE_VAL, QCH_CON_SCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_GDC_QCH, QCH_CON_SSMT_D0_GDC_QCH_ENABLE, QCH_CON_SSMT_D0_GDC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_GDC_QCH, QCH_CON_SSMT_D1_GDC_QCH_ENABLE, QCH_CON_SSMT_D1_GDC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D_SCSC_QCH, QCH_CON_SSMT_D_SCSC_QCH_ENABLE, QCH_CON_SSMT_D_SCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D_SCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_GDC_QCH_S1, QCH_CON_SYSMMU_D0_GDC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_GDC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_GDC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_GDC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_GDC_QCH_S2, QCH_CON_SYSMMU_D0_GDC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_GDC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_GDC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_GDC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_GDC_QCH_S1, QCH_CON_SYSMMU_D1_GDC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_GDC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_GDC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_GDC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_GDC_QCH_S2, QCH_CON_SYSMMU_D1_GDC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_GDC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_GDC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_GDC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_GDC_QCH_S1, QCH_CON_SYSMMU_D2_GDC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_GDC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_GDC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_GDC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_GDC_QCH_S2, QCH_CON_SYSMMU_D2_GDC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_GDC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_GDC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_GDC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GDC_QCH, QCH_CON_SYSREG_GDC_QCH_ENABLE, QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ, QCH_CON_SYSREG_GDC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_PCLK, QCH_CON_DP_LINK_QCH_PCLK_ENABLE, QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL, QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_GTC_CLK, QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL, QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI0_QCH, QCH_CON_D_TZPC_HSI0_QCH_ENABLE, QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETR_MIU_QCH_ACLK, QCH_CON_ETR_MIU_QCH_ACLK_ENABLE, QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ, QCH_CON_ETR_MIU_QCH_ACLK_EXPIRE_VAL, QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETR_MIU_QCH_PCLK, QCH_CON_ETR_MIU_QCH_PCLK_ENABLE, QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ, QCH_CON_ETR_MIU_QCH_PCLK_EXPIRE_VAL, QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI0_QCH, QCH_CON_GPC_HSI0_QCH_ENABLE, QCH_CON_GPC_HSI0_QCH_CLOCK_REQ, QCH_CON_GPC_HSI0_QCH_EXPIRE_VAL, QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI0_CMU_HSI0_QCH, QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL, QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_ETR_HSI0_QCH, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_ENABLE, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_AOCHSI0_QCH, QCH_CON_LHM_AXI_P_AOCHSI0_QCH_ENABLE, QCH_CON_LHM_AXI_P_AOCHSI0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_AOCHSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_AOCHSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI0_QCH, QCH_CON_LHM_AXI_P_HSI0_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_HSI0_QCH, QCH_CON_LHS_ACEL_D_HSI0_QCH_ENABLE, QCH_CON_LHS_ACEL_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_HSI0AOC_QCH, QCH_CON_LHS_AXI_D_HSI0AOC_QCH_ENABLE, QCH_CON_LHS_AXI_D_HSI0AOC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_HSI0AOC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_HSI0AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_AOC_QCH, QCH_CON_PPMU_HSI0_AOC_QCH_ENABLE, QCH_CON_PPMU_HSI0_AOC_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_AOC_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_BUS0_QCH, QCH_CON_PPMU_HSI0_BUS0_QCH_ENABLE, QCH_CON_PPMU_HSI0_BUS0_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_BUS0_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI0_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_USB_QCH, QCH_CON_SSMT_USB_QCH_ENABLE, QCH_CON_SSMT_USB_QCH_CLOCK_REQ, QCH_CON_SSMT_USB_QCH_EXPIRE_VAL, QCH_CON_SSMT_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_USB_QCH, QCH_CON_SYSMMU_USB_QCH_ENABLE, QCH_CON_SYSMMU_USB_QCH_CLOCK_REQ, QCH_CON_SYSMMU_USB_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI0_QCH, QCH_CON_SYSREG_HSI0_QCH_ENABLE, QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_HSI0_CTRL_QCH, QCH_CON_UASC_HSI0_CTRL_QCH_ENABLE, QCH_CON_UASC_HSI0_CTRL_QCH_CLOCK_REQ, QCH_CON_UASC_HSI0_CTRL_QCH_EXPIRE_VAL, QCH_CON_UASC_HSI0_CTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_HSI0_LINK_QCH, QCH_CON_UASC_HSI0_LINK_QCH_ENABLE, QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ, QCH_CON_UASC_HSI0_LINK_QCH_EXPIRE_VAL, QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_REF, DMYQCH_CON_USB31DRD_QCH_REF_ENABLE, DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_SLV_CTRL, QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE, QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ, QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_SLV_LINK, QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE, QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ, QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_APB, QCH_CON_USB31DRD_QCH_APB_ENABLE, QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ, QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_PCS, QCH_CON_USB31DRD_QCH_PCS_ENABLE, QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ, QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_DBG, QCH_CON_USB31DRD_QCH_DBG_ENABLE, QCH_CON_USB31DRD_QCH_DBG_CLOCK_REQ, QCH_CON_USB31DRD_QCH_DBG_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH, DMYQCH_CON_USB31DRD_QCH_ENABLE, DMYQCH_CON_USB31DRD_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB31DRD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI1_QCH, QCH_CON_D_TZPC_HSI1_QCH_ENABLE, QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI1_QCH, QCH_CON_GPC_HSI1_QCH_ENABLE, QCH_CON_GPC_HSI1_QCH_CLOCK_REQ, QCH_CON_GPC_HSI1_QCH_EXPIRE_VAL, QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI1_QCH, QCH_CON_GPIO_HSI1_QCH_ENABLE, QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI1_CMU_HSI1_QCH, QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI1_QCH, QCH_CON_LHM_AXI_P_HSI1_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_HSI1_QCH, QCH_CON_LHS_ACEL_D_HSI1_QCH_ENABLE, QCH_CON_LHS_ACEL_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_DBG_1, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_AXI_1, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_APB_1, QCH_CON_PCIE_GEN4_0_QCH_APB_1_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_APB_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_APB_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_APB_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_SCLK_1, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_ENABLE, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_PCS_APB, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_PMA_APB, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_DBG_2, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_AXI_2, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_APB_2, QCH_CON_PCIE_GEN4_0_QCH_APB_2_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_APB_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_APB_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_APB_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_UDBG, QCH_CON_PCIE_GEN4_0_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_UDBG_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH, DMYQCH_CON_PCIE_GEN4_0_QCH_ENABLE, DMYQCH_CON_PCIE_GEN4_0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4A_0_QCH, QCH_CON_PCIE_IA_GEN4A_0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4B_0_QCH, QCH_CON_PCIE_IA_GEN4B_0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI1_QCH, QCH_CON_PPMU_HSI1_QCH_ENABLE, QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4A_HSI1_QCH, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4B_HSI1_QCH, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI1_QCH, QCH_CON_SSMT_HSI1_QCH_ENABLE, QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI1_QCH_EXPIRE_VAL, QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4A_0_QCH, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4B_0_QCH, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI1_QCH, QCH_CON_SYSMMU_HSI1_QCH_ENABLE, QCH_CON_SYSMMU_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI1_QCH, QCH_CON_SYSREG_HSI1_QCH_ENABLE, QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_DBI_0_QCH, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_SLV_0_QCH, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_DBI_0_QCH, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_SLV_0_QCH, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI2_QCH, QCH_CON_D_TZPC_HSI2_QCH_ENABLE, QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI2_QCH, QCH_CON_GPC_HSI2_QCH_ENABLE, QCH_CON_GPC_HSI2_QCH_CLOCK_REQ, QCH_CON_GPC_HSI2_QCH_EXPIRE_VAL, QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI2_QCH, QCH_CON_GPIO_HSI2_QCH_ENABLE, QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2_CMU_HSI2_QCH, QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI2_QCH, QCH_CON_LHM_AXI_P_HSI2_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_HSI2_QCH, QCH_CON_LHS_ACEL_D_HSI2_QCH_ENABLE, QCH_CON_LHS_ACEL_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_AXI_1, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_APB_1, QCH_CON_PCIE_GEN4_1_QCH_APB_1_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_APB_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_APB_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_APB_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_DBG_1, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_PCS_APB, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_SCLK_1, DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_ENABLE, DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_PMA_APB, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_AXI_2, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_DBG_2, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_APB_2, QCH_CON_PCIE_GEN4_1_QCH_APB_2_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_APB_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_APB_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_APB_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_UDBG, QCH_CON_PCIE_GEN4_1_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_UDBG_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4A_1_QCH, QCH_CON_PCIE_IA_GEN4A_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4B_1_QCH, QCH_CON_PCIE_IA_GEN4B_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI2_QCH, QCH_CON_PPMU_HSI2_QCH_ENABLE, QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_MMC_CARD_HSI2_QCH, QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE, QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_MMC_CARD_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4A_HSI2_QCH, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4B_HSI2_QCH, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_UFS_EMBD_HSI2_QCH, QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE, QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_UFS_EMBD_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI2_QCH, QCH_CON_SSMT_HSI2_QCH_ENABLE, QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI2_QCH_EXPIRE_VAL, QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4A_1_QCH, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4B_1_QCH, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI2_QCH, QCH_CON_SYSMMU_HSI2_QCH_ENABLE, QCH_CON_SYSMMU_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI2_QCH, QCH_CON_SYSREG_HSI2_QCH_ENABLE, QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_DBI_1_QCH, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_SLV_1_QCH, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_DBI_1_QCH, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_SLV_1_QCH, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH, QCH_CON_UFS_EMBD_QCH_ENABLE, QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL, QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH_FMP, QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL, QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_IPP_QCH, QCH_CON_D_TZPC_IPP_QCH_ENABLE, QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_IPP_QCH, QCH_CON_GPC_IPP_QCH_ENABLE, QCH_CON_GPC_IPP_QCH_CLOCK_REQ, QCH_CON_GPC_IPP_QCH_EXPIRE_VAL, QCH_CON_GPC_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IPP_CMU_IPP_QCH, QCH_CON_IPP_CMU_IPP_QCH_ENABLE, QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ, QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL, QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_PDPIPP_QCH, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_PDPIPP_QCH, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_PDPIPP_QCH, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_PDPIPP_QCH, QCH_CON_LHM_AST_VO_PDPIPP_QCH_ENABLE, QCH_CON_LHM_AST_VO_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_IPP_QCH, QCH_CON_LHM_AXI_P_IPP_QCH_ENABLE, QCH_CON_LHM_AXI_P_IPP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_IPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_IPPDNS_QCH, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_ENABLE, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_SOTF0_IPPCSIS_QCH, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_SOTF1_IPPCSIS_QCH, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_SOTF2_IPPCSIS_QCH, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_IPPDNS_QCH, QCH_CON_LHS_AST_VO_IPPDNS_QCH_ENABLE, QCH_CON_LHS_AST_VO_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ZOTF0_IPPCSIS_QCH, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ZOTF1_IPPCSIS_QCH, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ZOTF2_IPPCSIS_QCH, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_IPP_QCH, QCH_CON_LHS_AXI_D_IPP_QCH_ENABLE, QCH_CON_LHS_AXI_D_IPP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_IPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_IPPDNS_QCH, QCH_CON_LHS_AXI_D_IPPDNS_QCH_ENABLE, QCH_CON_LHS_AXI_D_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_IPP_QCH, QCH_CON_PPMU_IPP_QCH_ENABLE, QCH_CON_PPMU_IPP_QCH_CLOCK_REQ, QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL, QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MSA_QCH, QCH_CON_PPMU_MSA_QCH_ENABLE, QCH_CON_PPMU_MSA_QCH_CLOCK_REQ, QCH_CON_PPMU_MSA_QCH_EXPIRE_VAL, QCH_CON_PPMU_MSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN0_QCH, QCH_CON_QE_ALIGN0_QCH_ENABLE, QCH_CON_QE_ALIGN0_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN0_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN1_QCH, QCH_CON_QE_ALIGN1_QCH_ENABLE, QCH_CON_QE_ALIGN1_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN1_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN2_QCH, QCH_CON_QE_ALIGN2_QCH_ENABLE, QCH_CON_QE_ALIGN2_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN2_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN3_QCH, QCH_CON_QE_ALIGN3_QCH_ENABLE, QCH_CON_QE_ALIGN3_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN3_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALN_STAT_QCH, QCH_CON_QE_ALN_STAT_QCH_ENABLE, QCH_CON_QE_ALN_STAT_QCH_CLOCK_REQ, QCH_CON_QE_ALN_STAT_QCH_EXPIRE_VAL, QCH_CON_QE_ALN_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_FDPIG_QCH, QCH_CON_QE_FDPIG_QCH_ENABLE, QCH_CON_QE_FDPIG_QCH_CLOCK_REQ, QCH_CON_QE_FDPIG_QCH_EXPIRE_VAL, QCH_CON_QE_FDPIG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RGBH0_QCH, QCH_CON_QE_RGBH0_QCH_ENABLE, QCH_CON_QE_RGBH0_QCH_CLOCK_REQ, QCH_CON_QE_RGBH0_QCH_EXPIRE_VAL, QCH_CON_QE_RGBH0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RGBH1_QCH, QCH_CON_QE_RGBH1_QCH_ENABLE, QCH_CON_QE_RGBH1_QCH_CLOCK_REQ, QCH_CON_QE_RGBH1_QCH_EXPIRE_VAL, QCH_CON_QE_RGBH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RGBH2_QCH, QCH_CON_QE_RGBH2_QCH_ENABLE, QCH_CON_QE_RGBH2_QCH_CLOCK_REQ, QCH_CON_QE_RGBH2_QCH_EXPIRE_VAL, QCH_CON_QE_RGBH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_THSTAT_QCH, QCH_CON_QE_THSTAT_QCH_ENABLE, QCH_CON_QE_THSTAT_QCH_CLOCK_REQ, QCH_CON_QE_THSTAT_QCH_EXPIRE_VAL, QCH_CON_QE_THSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_TNR_MSA0_QCH, QCH_CON_QE_TNR_MSA0_QCH_ENABLE, QCH_CON_QE_TNR_MSA0_QCH_CLOCK_REQ, QCH_CON_QE_TNR_MSA0_QCH_EXPIRE_VAL, QCH_CON_QE_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_TNR_MSA1_QCH, QCH_CON_QE_TNR_MSA1_QCH_ENABLE, QCH_CON_QE_TNR_MSA1_QCH_CLOCK_REQ, QCH_CON_QE_TNR_MSA1_QCH_EXPIRE_VAL, QCH_CON_QE_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_IPP_QCH, QCH_CON_SIPU_IPP_QCH_ENABLE, QCH_CON_SIPU_IPP_QCH_CLOCK_REQ, QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL, QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN0_QCH, QCH_CON_SSMT_ALIGN0_QCH_ENABLE, QCH_CON_SSMT_ALIGN0_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN0_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN1_QCH, QCH_CON_SSMT_ALIGN1_QCH_ENABLE, QCH_CON_SSMT_ALIGN1_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN1_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN2_QCH, QCH_CON_SSMT_ALIGN2_QCH_ENABLE, QCH_CON_SSMT_ALIGN2_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN2_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN3_QCH, QCH_CON_SSMT_ALIGN3_QCH_ENABLE, QCH_CON_SSMT_ALIGN3_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN3_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALN_STAT_QCH, QCH_CON_SSMT_ALN_STAT_QCH_ENABLE, QCH_CON_SSMT_ALN_STAT_QCH_CLOCK_REQ, QCH_CON_SSMT_ALN_STAT_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALN_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_FDPIG_QCH, QCH_CON_SSMT_FDPIG_QCH_ENABLE, QCH_CON_SSMT_FDPIG_QCH_CLOCK_REQ, QCH_CON_SSMT_FDPIG_QCH_EXPIRE_VAL, QCH_CON_SSMT_FDPIG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RGBH0_QCH, QCH_CON_SSMT_RGBH0_QCH_ENABLE, QCH_CON_SSMT_RGBH0_QCH_CLOCK_REQ, QCH_CON_SSMT_RGBH0_QCH_EXPIRE_VAL, QCH_CON_SSMT_RGBH0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RGBH1_QCH, QCH_CON_SSMT_RGBH1_QCH_ENABLE, QCH_CON_SSMT_RGBH1_QCH_CLOCK_REQ, QCH_CON_SSMT_RGBH1_QCH_EXPIRE_VAL, QCH_CON_SSMT_RGBH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RGBH2_QCH, QCH_CON_SSMT_RGBH2_QCH_ENABLE, QCH_CON_SSMT_RGBH2_QCH_CLOCK_REQ, QCH_CON_SSMT_RGBH2_QCH_EXPIRE_VAL, QCH_CON_SSMT_RGBH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_THSTAT_QCH, QCH_CON_SSMT_THSTAT_QCH_ENABLE, QCH_CON_SSMT_THSTAT_QCH_CLOCK_REQ, QCH_CON_SSMT_THSTAT_QCH_EXPIRE_VAL, QCH_CON_SSMT_THSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_TNR_MSA0_QCH, QCH_CON_SSMT_TNR_MSA0_QCH_ENABLE, QCH_CON_SSMT_TNR_MSA0_QCH_CLOCK_REQ, QCH_CON_SSMT_TNR_MSA0_QCH_EXPIRE_VAL, QCH_CON_SSMT_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_TNR_MSA1_QCH, QCH_CON_SSMT_TNR_MSA1_QCH_ENABLE, QCH_CON_SSMT_TNR_MSA1_QCH_CLOCK_REQ, QCH_CON_SSMT_TNR_MSA1_QCH_EXPIRE_VAL, QCH_CON_SSMT_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IPP_QCH_S1, QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE, QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IPP_QCH_S2, QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE, QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_IPP_QCH, QCH_CON_SYSREG_IPP_QCH_ENABLE, QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ, QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_A_QCH, QCH_CON_TNR_A_QCH_ENABLE, QCH_CON_TNR_A_QCH_CLOCK_REQ, QCH_CON_TNR_A_QCH_EXPIRE_VAL, QCH_CON_TNR_A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ITP_QCH, QCH_CON_D_TZPC_ITP_QCH_ENABLE, QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_ITP_QCH, QCH_CON_GPC_ITP_QCH_ENABLE, QCH_CON_GPC_ITP_QCH_CLOCK_REQ, QCH_CON_GPC_ITP_QCH_EXPIRE_VAL, QCH_CON_GPC_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITP_QCH, QCH_CON_ITP_QCH_ENABLE, QCH_CON_ITP_QCH_CLOCK_REQ, QCH_CON_ITP_QCH_EXPIRE_VAL, QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITP_CMU_ITP_QCH, QCH_CON_ITP_CMU_ITP_QCH_ENABLE, QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ, QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL, QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_CTL_DNSITP_QCH, QCH_CON_LHM_AST_CTL_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_CTL_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_CTL_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_DNSITP_QCH, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_DNSITP_QCH, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_DNSITP_QCH, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_ITP_QCH, QCH_CON_LHM_AXI_P_ITP_QCH_ENABLE, QCH_CON_LHM_AXI_P_ITP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_ITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_CTL_ITPDNS_QCH, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_ENABLE, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_ITPDNS_QCH, QCH_CON_LHS_AST_OTF_ITPDNS_QCH_ENABLE, QCH_CON_LHS_AST_OTF_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ITP_QCH, QCH_CON_SYSREG_ITP_QCH_ENABLE, QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ, QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(C2R_MCSC_QCH, QCH_CON_C2R_MCSC_QCH_ENABLE, QCH_CON_C2R_MCSC_QCH_CLOCK_REQ, QCH_CON_C2R_MCSC_QCH_EXPIRE_VAL, QCH_CON_C2R_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MCSC_QCH, QCH_CON_D_TZPC_MCSC_QCH_ENABLE, QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MCSC_QCH, QCH_CON_GPC_MCSC_QCH_ENABLE, QCH_CON_GPC_MCSC_QCH_CLOCK_REQ, QCH_CON_GPC_MCSC_QCH_EXPIRE_VAL, QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITSC_QCH_CLK, QCH_CON_ITSC_QCH_CLK_ENABLE, QCH_CON_ITSC_QCH_CLK_CLOCK_REQ, QCH_CON_ITSC_QCH_CLK_EXPIRE_VAL, QCH_CON_ITSC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITSC_QCH_C2, QCH_CON_ITSC_QCH_C2_ENABLE, QCH_CON_ITSC_QCH_C2_CLOCK_REQ, QCH_CON_ITSC_QCH_C2_EXPIRE_VAL, QCH_CON_ITSC_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_INT_ITSCMCSC_QCH, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_ENABLE, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_DNSMCSC_QCH, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_DNSMCSC_QCH, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_DNSMCSC_QCH, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_TNRMCSC_QCH, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_ENABLE, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_GDCMCSC_QCH, QCH_CON_LHM_AST_VO_GDCMCSC_QCH_ENABLE, QCH_CON_LHM_AST_VO_GDCMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_GDCMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_GDCMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MCSC_QCH, QCH_CON_LHM_AXI_P_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_INT_ITSCMCSC_QCH, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_ENABLE, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_MCSCTNR_QCH, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_ENABLE, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_MCSCCSIS_QCH, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_ENABLE, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MCSC_QCH, QCH_CON_LHS_AXI_D0_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MCSC_QCH, QCH_CON_LHS_AXI_D1_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_MCSC_QCH, QCH_CON_LHS_AXI_D2_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_MCSCDNS_QCH, QCH_CON_LHS_AXI_D_MCSCDNS_QCH_ENABLE, QCH_CON_LHS_AXI_D_MCSCDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_MCSCDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_MCSCDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_CLK, QCH_CON_MCSC_QCH_CLK_ENABLE, QCH_CON_MCSC_QCH_CLK_CLOCK_REQ, QCH_CON_MCSC_QCH_CLK_EXPIRE_VAL, QCH_CON_MCSC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_C2CLK, QCH_CON_MCSC_QCH_C2CLK_ENABLE, QCH_CON_MCSC_QCH_C2CLK_CLOCK_REQ, QCH_CON_MCSC_QCH_C2CLK_EXPIRE_VAL, QCH_CON_MCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_CMU_MCSC_QCH, QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL, QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_ITSC_QCH, QCH_CON_PPMU_D0_ITSC_QCH_ENABLE, QCH_CON_PPMU_D0_ITSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_ITSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MCSC_QCH, QCH_CON_PPMU_D0_MCSC_QCH_ENABLE, QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_ITSC_QCH, QCH_CON_PPMU_D1_ITSC_QCH_ENABLE, QCH_CON_PPMU_D1_ITSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_ITSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MCSC_QCH, QCH_CON_PPMU_D1_MCSC_QCH_ENABLE, QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_MCSC_QCH, QCH_CON_QE_D0_MCSC_QCH_ENABLE, QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_ITSC_QCH, QCH_CON_QE_D1_ITSC_QCH_ENABLE, QCH_CON_QE_D1_ITSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_ITSC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_MCSC_QCH, QCH_CON_QE_D1_MCSC_QCH_ENABLE, QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_ITSC_QCH, QCH_CON_QE_D2_ITSC_QCH_ENABLE, QCH_CON_QE_D2_ITSC_QCH_CLOCK_REQ, QCH_CON_QE_D2_ITSC_QCH_EXPIRE_VAL, QCH_CON_QE_D2_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_MCSC_QCH, QCH_CON_QE_D2_MCSC_QCH_ENABLE, QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_MCSC_QCH, QCH_CON_QE_D3_MCSC_QCH_ENABLE, QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D3_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_MCSC_QCH, QCH_CON_QE_D4_MCSC_QCH_ENABLE, QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D4_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_ITSC_QCH, QCH_CON_SSMT_D0_ITSC_QCH_ENABLE, QCH_CON_SSMT_D0_ITSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_ITSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MCSC_QCH, QCH_CON_SSMT_D0_MCSC_QCH_ENABLE, QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_ITSC_QCH, QCH_CON_SSMT_D1_ITSC_QCH_ENABLE, QCH_CON_SSMT_D1_ITSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_ITSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_MCSC_QCH, QCH_CON_SSMT_D1_MCSC_QCH_ENABLE, QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MCSC_QCH_S1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MCSC_QCH_S2, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MCSC_QCH_S1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MCSC_QCH_S2, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_MCSC_QCH_S1, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_MCSC_QCH_S2, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MCSC_QCH, QCH_CON_SYSREG_MCSC_QCH_ENABLE, QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC_QCH, QCH_CON_D_TZPC_MFC_QCH_ENABLE, QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MFC_QCH, QCH_CON_GPC_MFC_QCH_ENABLE, QCH_CON_GPC_MFC_QCH_CLOCK_REQ, QCH_CON_GPC_MFC_QCH_EXPIRE_VAL, QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MFC_QCH, QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE, QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MFC_QCH, QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MFC_QCH, QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_CMU_MFC_QCH, QCH_CON_MFC_CMU_MFC_QCH_ENABLE, QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MFC_QCH, QCH_CON_PPMU_D0_MFC_QCH_ENABLE, QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MFC_QCH, QCH_CON_PPMU_D1_MFC_QCH_ENABLE, QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MFC_QCH, QCH_CON_SSMT_D0_MFC_QCH_ENABLE, QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_MFC_QCH, QCH_CON_SSMT_D1_MFC_QCH_ENABLE, QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MFC_QCH_0, QCH_CON_SYSMMU_D0_MFC_QCH_0_ENABLE, QCH_CON_SYSMMU_D0_MFC_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D0_MFC_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MFC_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MFC_QCH_1, QCH_CON_SYSMMU_D0_MFC_QCH_1_ENABLE, QCH_CON_SYSMMU_D0_MFC_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D0_MFC_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MFC_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MFC_QCH_0, QCH_CON_SYSMMU_D1_MFC_QCH_0_ENABLE, QCH_CON_SYSMMU_D1_MFC_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D1_MFC_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MFC_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MFC_QCH_1, QCH_CON_SYSMMU_D1_MFC_QCH_1_ENABLE, QCH_CON_SYSMMU_D1_MFC_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D1_MFC_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MFC_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC_QCH, QCH_CON_SYSREG_MFC_QCH_ENABLE, QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY_QCH, QCH_CON_APBBR_DDRPHY_QCH_ENABLE, QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC_QCH, QCH_CON_APBBR_DMC_QCH_ENABLE, QCH_CON_APBBR_DMC_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC_QCH, QCH_CON_DMC_QCH_ENABLE, QCH_CON_DMC_QCH_CLOCK_REQ, QCH_CON_DMC_QCH_EXPIRE_VAL, QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GEN_WREN_SECURE_QCH, QCH_CON_GEN_WREN_SECURE_QCH_ENABLE, QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ, QCH_CON_GEN_WREN_SECURE_QCH_EXPIRE_VAL, QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MIF_QCH, QCH_CON_GPC_MIF_QCH_ENABLE, QCH_CON_GPC_MIF_QCH_CLOCK_REQ, QCH_CON_GPC_MIF_QCH_EXPIRE_VAL, QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF_QCH, QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_AHB_SSS_QCH, QCH_CON_ADM_AHB_SSS_QCH_ENABLE, QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DIT_QCH, QCH_CON_DIT_QCH_ENABLE, QCH_CON_DIT_QCH_CLOCK_REQ, QCH_CON_DIT_QCH_EXPIRE_VAL, QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MISC_QCH, QCH_CON_D_TZPC_MISC_QCH_ENABLE, QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MISC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_EXPIRE_VAL, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MISC_QCH, QCH_CON_GPC_MISC_QCH_ENABLE, QCH_CON_GPC_MISC_QCH_CLOCK_REQ, QCH_CON_GPC_MISC_QCH_EXPIRE_VAL, QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ICC_CPUGIC_QCH, QCH_CON_LHM_AST_ICC_CPUGIC_QCH_ENABLE, QCH_CON_LHM_AST_ICC_CPUGIC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ICC_CPUGIC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ICC_CPUGIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_SSS_QCH, QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE, QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_GIC_QCH, QCH_CON_LHM_AXI_P_GIC_QCH_ENABLE, QCH_CON_LHM_AXI_P_GIC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_GIC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MISC_QCH, QCH_CON_LHM_AXI_P_MISC_QCH_ENABLE, QCH_CON_LHM_AXI_P_MISC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MISC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_MISC_QCH, QCH_CON_LHS_ACEL_D_MISC_QCH_ENABLE, QCH_CON_LHS_ACEL_D_MISC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_MISC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_IRI_GICCPU_QCH, QCH_CON_LHS_AST_IRI_GICCPU_QCH_ENABLE, QCH_CON_LHS_AST_IRI_GICCPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_IRI_GICCPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_IRI_GICCPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_SSS_QCH, QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE, QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_EXPIRE_VAL, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MISC_CMU_MISC_QCH, QCH_CON_MISC_CMU_MISC_QCH_ENABLE, QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ, QCH_CON_MISC_CMU_MISC_QCH_EXPIRE_VAL, QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BIRA_QCH, QCH_CON_OTP_CON_BIRA_QCH_ENABLE, QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BISR_QCH, QCH_CON_OTP_CON_BISR_QCH_ENABLE, QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_QCH, QCH_CON_PDMA_QCH_ENABLE, QCH_CON_PDMA_QCH_CLOCK_REQ, QCH_CON_PDMA_QCH_EXPIRE_VAL, QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DMA_QCH, DMYQCH_CON_PPMU_DMA_QCH_ENABLE, DMYQCH_CON_PPMU_DMA_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MISC_QCH, QCH_CON_PPMU_MISC_QCH_ENABLE, QCH_CON_PPMU_MISC_QCH_CLOCK_REQ, QCH_CON_PPMU_MISC_QCH_EXPIRE_VAL, QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PUF_QCH, DMYQCH_CON_PUF_QCH_ENABLE, DMYQCH_CON_PUF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DIT_QCH, QCH_CON_QE_DIT_QCH_ENABLE, QCH_CON_QE_DIT_QCH_CLOCK_REQ, QCH_CON_QE_DIT_QCH_EXPIRE_VAL, QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA_QCH, QCH_CON_QE_PDMA_QCH_ENABLE, QCH_CON_QE_PDMA_QCH_CLOCK_REQ, QCH_CON_QE_PDMA_QCH_EXPIRE_VAL, QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PPMU_DMA_QCH, QCH_CON_QE_PPMU_DMA_QCH_ENABLE, QCH_CON_QE_PPMU_DMA_QCH_CLOCK_REQ, QCH_CON_QE_PPMU_DMA_QCH_EXPIRE_VAL, QCH_CON_QE_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RTIC_QCH, QCH_CON_QE_RTIC_QCH_ENABLE, QCH_CON_QE_RTIC_QCH_CLOCK_REQ, QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA_QCH, QCH_CON_QE_SPDMA_QCH_ENABLE, QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SSS_QCH, QCH_CON_QE_SSS_QCH_ENABLE, QCH_CON_QE_SSS_QCH_CLOCK_REQ, QCH_CON_QE_SSS_QCH_EXPIRE_VAL, QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_EXPIRE_VAL, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA_QCH, QCH_CON_SPDMA_QCH_ENABLE, QCH_CON_SPDMA_QCH_CLOCK_REQ, QCH_CON_SPDMA_QCH_EXPIRE_VAL, QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DIT_QCH, QCH_CON_SSMT_DIT_QCH_ENABLE, QCH_CON_SSMT_DIT_QCH_CLOCK_REQ, QCH_CON_SSMT_DIT_QCH_EXPIRE_VAL, QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDMA_QCH, QCH_CON_SSMT_PDMA_QCH_ENABLE, QCH_CON_SSMT_PDMA_QCH_CLOCK_REQ, QCH_CON_SSMT_PDMA_QCH_EXPIRE_VAL, QCH_CON_SSMT_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PPMU_DMA_QCH, QCH_CON_SSMT_PPMU_DMA_QCH_ENABLE, QCH_CON_SSMT_PPMU_DMA_QCH_CLOCK_REQ, QCH_CON_SSMT_PPMU_DMA_QCH_EXPIRE_VAL, QCH_CON_SSMT_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RTIC_QCH, QCH_CON_SSMT_RTIC_QCH_ENABLE, QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ, QCH_CON_SSMT_RTIC_QCH_EXPIRE_VAL, QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SPDMA_QCH, QCH_CON_SSMT_SPDMA_QCH_ENABLE, QCH_CON_SSMT_SPDMA_QCH_CLOCK_REQ, QCH_CON_SSMT_SPDMA_QCH_EXPIRE_VAL, QCH_CON_SSMT_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SSS_QCH, QCH_CON_SSMT_SSS_QCH_ENABLE, QCH_CON_SSMT_SSS_QCH_CLOCK_REQ, QCH_CON_SSMT_SSS_QCH_EXPIRE_VAL, QCH_CON_SSMT_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_QCH, QCH_CON_SSS_QCH_ENABLE, QCH_CON_SSS_QCH_CLOCK_REQ, QCH_CON_SSS_QCH_EXPIRE_VAL, QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MISC_QCH, QCH_CON_SYSMMU_MISC_QCH_ENABLE, QCH_CON_SYSMMU_MISC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_MISC_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_SSS_QCH, QCH_CON_SYSMMU_SSS_QCH_ENABLE, QCH_CON_SYSMMU_SSS_QCH_CLOCK_REQ, QCH_CON_SYSMMU_SSS_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MISC_QCH, QCH_CON_SYSREG_MISC_QCH_ENABLE, QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MISC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_SUB_QCH, QCH_CON_TMU_SUB_QCH_ENABLE, QCH_CON_TMU_SUB_QCH_CLOCK_REQ, QCH_CON_TMU_SUB_QCH_EXPIRE_VAL, QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_TOP_QCH, QCH_CON_TMU_TOP_QCH_ENABLE, QCH_CON_TMU_TOP_QCH_CLOCK_REQ, QCH_CON_TMU_TOP_QCH_EXPIRE_VAL, QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER0_QCH, QCH_CON_WDT_CLUSTER0_QCH_ENABLE, QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER1_QCH, QCH_CON_WDT_CLUSTER1_QCH_ENABLE, QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PDP_QCH, QCH_CON_D_TZPC_PDP_QCH_ENABLE, QCH_CON_D_TZPC_PDP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PDP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PDP_QCH, QCH_CON_GPC_PDP_QCH_ENABLE, QCH_CON_GPC_PDP_QCH_CLOCK_REQ, QCH_CON_GPC_PDP_QCH_EXPIRE_VAL, QCH_CON_GPC_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_CSISPDP_QCH, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_CSISPDP_QCH, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_CSISPDP_QCH, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_CSISPDP_QCH, QCH_CON_LHM_AST_VO_CSISPDP_QCH_ENABLE, QCH_CON_LHM_AST_VO_CSISPDP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_CSISPDP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_CSISPDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PDP_QCH, QCH_CON_LHM_AXI_P_PDP_QCH_ENABLE, QCH_CON_LHM_AXI_P_PDP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PDP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_PDPCSIS_QCH, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_PDPG3AA_QCH, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_PDPIPP_QCH, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_PDPCSIS_QCH, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_PDPG3AA_QCH, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_PDPIPP_QCH, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_PDPCSIS_QCH, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_PDPG3AA_QCH, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_PDPIPP_QCH, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_PDPIPP_QCH, QCH_CON_LHS_AST_VO_PDPIPP_QCH_ENABLE, QCH_CON_LHS_AST_VO_PDPIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_PDPIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_PDPIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_YOTF0_PDPG3AA_QCH, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_ENABLE, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_YOTF1_PDPG3AA_QCH, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_ENABLE, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_CLOCK_REQ, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_PDPCSIS_QCH, QCH_CON_LHS_AXI_D_PDPCSIS_QCH_ENABLE, QCH_CON_LHS_AXI_D_PDPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_PDPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_PDPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_PDPDNS_QCH, QCH_CON_LHS_AXI_D_PDPDNS_QCH_ENABLE, QCH_CON_LHS_AXI_D_PDPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_PDPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_PDPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDP_CMU_PDP_QCH, QCH_CON_PDP_CMU_PDP_QCH_ENABLE, QCH_CON_PDP_CMU_PDP_QCH_CLOCK_REQ, QCH_CON_PDP_CMU_PDP_QCH_EXPIRE_VAL, QCH_CON_PDP_CMU_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDP_TOP_QCH_C2_PDP, QCH_CON_PDP_TOP_QCH_C2_PDP_ENABLE, QCH_CON_PDP_TOP_QCH_C2_PDP_CLOCK_REQ, QCH_CON_PDP_TOP_QCH_C2_PDP_EXPIRE_VAL, QCH_CON_PDP_TOP_QCH_C2_PDP_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDP_TOP_QCH_PDP_TOP, QCH_CON_PDP_TOP_QCH_PDP_TOP_ENABLE, QCH_CON_PDP_TOP_QCH_PDP_TOP_CLOCK_REQ, QCH_CON_PDP_TOP_QCH_PDP_TOP_EXPIRE_VAL, QCH_CON_PDP_TOP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_VRA_QCH, QCH_CON_PPMU_VRA_QCH_ENABLE, QCH_CON_PPMU_VRA_QCH_CLOCK_REQ, QCH_CON_PPMU_VRA_QCH_EXPIRE_VAL, QCH_CON_PPMU_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_AF0_QCH, QCH_CON_QE_PDP_AF0_QCH_ENABLE, QCH_CON_QE_PDP_AF0_QCH_CLOCK_REQ, QCH_CON_QE_PDP_AF0_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_AF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_AF1_QCH, QCH_CON_QE_PDP_AF1_QCH_ENABLE, QCH_CON_QE_PDP_AF1_QCH_CLOCK_REQ, QCH_CON_QE_PDP_AF1_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_AF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_STAT0_QCH, QCH_CON_QE_PDP_STAT0_QCH_ENABLE, QCH_CON_QE_PDP_STAT0_QCH_CLOCK_REQ, QCH_CON_QE_PDP_STAT0_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_STAT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_STAT1_QCH, QCH_CON_QE_PDP_STAT1_QCH_ENABLE, QCH_CON_QE_PDP_STAT1_QCH_CLOCK_REQ, QCH_CON_QE_PDP_STAT1_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_STAT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_VRA_QCH, QCH_CON_QE_VRA_QCH_ENABLE, QCH_CON_QE_VRA_QCH_CLOCK_REQ, QCH_CON_QE_VRA_QCH_EXPIRE_VAL, QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDP_STAT_QCH, QCH_CON_SSMT_PDP_STAT_QCH_ENABLE, QCH_CON_SSMT_PDP_STAT_QCH_CLOCK_REQ, QCH_CON_SSMT_PDP_STAT_QCH_EXPIRE_VAL, QCH_CON_SSMT_PDP_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_VRA_QCH, QCH_CON_SSMT_VRA_QCH_ENABLE, QCH_CON_SSMT_VRA_QCH_CLOCK_REQ, QCH_CON_SSMT_VRA_QCH_EXPIRE_VAL, QCH_CON_SSMT_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PDP_QCH, QCH_CON_SYSREG_PDP_QCH_ENABLE, QCH_CON_SYSREG_PDP_QCH_CLOCK_REQ, QCH_CON_SYSREG_PDP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VRA_QCH, QCH_CON_VRA_QCH_ENABLE, QCH_CON_VRA_QCH_CLOCK_REQ, QCH_CON_VRA_QCH_EXPIRE_VAL, QCH_CON_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC0_QCH, QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PERIC0_QCH, QCH_CON_GPC_PERIC0_QCH_ENABLE, QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPC_PERIC0_QCH_EXPIRE_VAL, QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC0_QCH, QCH_CON_GPIO_PERIC0_QCH_ENABLE, QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIC0_QCH, QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_CMU_PERIC0_QCH, QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI1_USI, QCH_CON_PERIC0_TOP0_QCH_USI1_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI1_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI1_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI1_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI2_USI, QCH_CON_PERIC0_TOP0_QCH_USI2_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI2_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI2_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI2_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI3_USI, QCH_CON_PERIC0_TOP0_QCH_USI3_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI3_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI3_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI3_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI4_USI, QCH_CON_PERIC0_TOP0_QCH_USI4_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI4_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI4_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI4_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI5_USI, QCH_CON_PERIC0_TOP0_QCH_USI5_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI5_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI5_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI5_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI6_USI, QCH_CON_PERIC0_TOP0_QCH_USI6_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI6_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI6_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI6_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C1, QCH_CON_PERIC0_TOP0_QCH_I3C1_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C1_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C1_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C2, QCH_CON_PERIC0_TOP0_QCH_I3C2_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C2_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C2_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C3, QCH_CON_PERIC0_TOP0_QCH_I3C3_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C3_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C3_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C3_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C4, QCH_CON_PERIC0_TOP0_QCH_I3C4_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C4_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C4_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C4_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C5, QCH_CON_PERIC0_TOP0_QCH_I3C5_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C5_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C5_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C5_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C6, QCH_CON_PERIC0_TOP0_QCH_I3C6_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C6_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C6_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C6_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C7, QCH_CON_PERIC0_TOP0_QCH_I3C7_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C7_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C7_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C7_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_I3C8, QCH_CON_PERIC0_TOP0_QCH_I3C8_ENABLE, QCH_CON_PERIC0_TOP0_QCH_I3C8_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_I3C8_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_I3C8_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI7_USI, QCH_CON_PERIC0_TOP0_QCH_USI7_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI7_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI7_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI7_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI8_USI, QCH_CON_PERIC0_TOP0_QCH_USI8_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI8_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI8_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI8_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S1, DMYQCH_CON_PERIC0_TOP0_QCH_S1_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S2, DMYQCH_CON_PERIC0_TOP0_QCH_S2_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S3, DMYQCH_CON_PERIC0_TOP0_QCH_S3_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S3_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S3_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S4, DMYQCH_CON_PERIC0_TOP0_QCH_S4_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S4_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S4_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S5, DMYQCH_CON_PERIC0_TOP0_QCH_S5_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S5_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S5_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S6, DMYQCH_CON_PERIC0_TOP0_QCH_S6_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S6_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S6_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S7, DMYQCH_CON_PERIC0_TOP0_QCH_S7_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S7_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S7_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_S8, DMYQCH_CON_PERIC0_TOP0_QCH_S8_ENABLE, DMYQCH_CON_PERIC0_TOP0_QCH_S8_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC0_TOP0_QCH_S8_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI0_UART, QCH_CON_PERIC0_TOP1_QCH_USI0_UART_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI0_UART_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI0_UART_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI0_UART_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI14_USI, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC0_QCH, QCH_CON_SYSREG_PERIC0_QCH_ENABLE, QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC1_QCH, QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PERIC1_QCH, QCH_CON_GPC_PERIC1_QCH_ENABLE, QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPC_PERIC1_QCH_EXPIRE_VAL, QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC1_QCH, QCH_CON_GPIO_PERIC1_QCH_ENABLE, QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIC1_QCH, QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_CMU_PERIC1_QCH, QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI0_USI, QCH_CON_PERIC1_TOP0_QCH_USI0_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI0_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI0_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI0_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI10_USI, QCH_CON_PERIC1_TOP0_QCH_USI10_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI10_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI10_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI10_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI11_USI, QCH_CON_PERIC1_TOP0_QCH_USI11_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI11_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI11_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI11_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI12_USI, QCH_CON_PERIC1_TOP0_QCH_USI12_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI12_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI12_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI12_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_I3C0, QCH_CON_PERIC1_TOP0_QCH_I3C0_ENABLE, QCH_CON_PERIC1_TOP0_QCH_I3C0_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_I3C0_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_I3C0_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_PWM, QCH_CON_PERIC1_TOP0_QCH_PWM_ENABLE, QCH_CON_PERIC1_TOP0_QCH_PWM_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_PWM_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_PWM_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI9_USI, QCH_CON_PERIC1_TOP0_QCH_USI9_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI9_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI9_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI9_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI13_USI, QCH_CON_PERIC1_TOP0_QCH_USI13_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI13_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI13_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI13_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_S, DMYQCH_CON_PERIC1_TOP0_QCH_S_ENABLE, DMYQCH_CON_PERIC1_TOP0_QCH_S_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PERIC1_TOP0_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC1_QCH, QCH_CON_SYSREG_PERIC1_QCH_ENABLE, QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_SCAN2DRAM_QCH, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TNR_QCH, QCH_CON_D_TZPC_TNR_QCH_ENABLE, QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_TNR_QCH, QCH_CON_GPC_TNR_QCH_ENABLE, QCH_CON_GPC_TNR_QCH_CLOCK_REQ, QCH_CON_GPC_TNR_QCH_EXPIRE_VAL, QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_MCSCTNR_QCH, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_ENABLE, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_DNSTNR_QCH, QCH_CON_LHM_AST_VO_DNSTNR_QCH_ENABLE, QCH_CON_LHM_AST_VO_DNSTNR_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_DNSTNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_TNR_QCH, QCH_CON_LHM_AXI_P_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_P_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_TNRGDC_QCH, QCH_CON_LHS_AST_OTF_TNRGDC_QCH_ENABLE, QCH_CON_LHS_AST_OTF_TNRGDC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_TNRGDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_TNRGDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_TNRMCSC_QCH, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_ENABLE, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_TNRGDC_QCH, QCH_CON_LHS_AST_VO_TNRGDC_QCH_ENABLE, QCH_CON_LHS_AST_VO_TNRGDC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_TNRGDC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_TNRGDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_TNR_QCH, QCH_CON_LHS_AXI_D0_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_TNR_QCH, QCH_CON_LHS_AXI_D1_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_TNR_QCH, QCH_CON_LHS_AXI_D2_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D2_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D3_TNR_QCH, QCH_CON_LHS_AXI_D3_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D3_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D4_TNR_QCH, QCH_CON_LHS_AXI_D4_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D4_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_TNR_QCH, QCH_CON_PPMU_D0_TNR_QCH_ENABLE, QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_TNR_QCH, QCH_CON_PPMU_D1_TNR_QCH_ENABLE, QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_TNR_QCH, QCH_CON_PPMU_D2_TNR_QCH_ENABLE, QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_TNR_QCH, QCH_CON_PPMU_D3_TNR_QCH_ENABLE, QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_TNR_QCH, QCH_CON_PPMU_D4_TNR_QCH_ENABLE, QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D5_TNR_QCH, QCH_CON_PPMU_D5_TNR_QCH_ENABLE, QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D5_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D6_TNR_QCH, QCH_CON_PPMU_D6_TNR_QCH_ENABLE, QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D6_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D7_TNR_QCH, QCH_CON_PPMU_D7_TNR_QCH_ENABLE, QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D7_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_TNR_QCH, QCH_CON_QE_D0_TNR_QCH_ENABLE, QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_TNR_QCH, QCH_CON_QE_D1_TNR_QCH_ENABLE, QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_TNR_QCH, QCH_CON_QE_D5_TNR_QCH_ENABLE, QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D5_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D6_TNR_QCH, QCH_CON_QE_D6_TNR_QCH_ENABLE, QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D6_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D7_TNR_QCH, QCH_CON_QE_D7_TNR_QCH_ENABLE, QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D7_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_TNR_QCH, QCH_CON_SSMT_D0_TNR_QCH_ENABLE, QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_TNR_QCH, QCH_CON_SSMT_D1_TNR_QCH_ENABLE, QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_TNR_QCH, QCH_CON_SSMT_D2_TNR_QCH_ENABLE, QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_TNR_QCH, QCH_CON_SSMT_D3_TNR_QCH_ENABLE, QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_TNR_QCH, QCH_CON_SSMT_D4_TNR_QCH_ENABLE, QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D5_TNR_QCH, QCH_CON_SSMT_D5_TNR_QCH_ENABLE, QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D5_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D6_TNR_QCH, QCH_CON_SSMT_D6_TNR_QCH_ENABLE, QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D6_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D7_TNR_QCH, QCH_CON_SSMT_D7_TNR_QCH_ENABLE, QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D7_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_TNR_QCH_S1, QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_TNR_QCH_S2, QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_TNR_QCH_S1, QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_TNR_QCH_S2, QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_TNR_QCH_S2, QCH_CON_SYSMMU_D2_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_TNR_QCH_S1, QCH_CON_SYSMMU_D2_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_TNR_QCH_S2, QCH_CON_SYSMMU_D3_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D3_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D3_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D3_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_TNR_QCH_S1, QCH_CON_SYSMMU_D3_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D3_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D3_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D3_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D4_TNR_QCH_S1, QCH_CON_SYSMMU_D4_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D4_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D4_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D4_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D4_TNR_QCH_S2, QCH_CON_SYSMMU_D4_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D4_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D4_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D4_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TNR_QCH, QCH_CON_SYSREG_TNR_QCH_ENABLE, QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL, QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_QCH_C2, QCH_CON_TNR_QCH_C2_ENABLE, QCH_CON_TNR_QCH_C2_CLOCK_REQ, QCH_CON_TNR_QCH_C2_EXPIRE_VAL, QCH_CON_TNR_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_QCH_ACLK, QCH_CON_TNR_QCH_ACLK_ENABLE, QCH_CON_TNR_QCH_ACLK_CLOCK_REQ, QCH_CON_TNR_QCH_ACLK_EXPIRE_VAL, QCH_CON_TNR_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_CMU_TNR_QCH, QCH_CON_TNR_CMU_TNR_QCH_ENABLE, QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL, QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMTPU_QCH, QCH_CON_BUSIF_HPMTPU_QCH_ENABLE, QCH_CON_BUSIF_HPMTPU_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMTPU_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMTPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TPU_QCH, QCH_CON_D_TZPC_TPU_QCH_ENABLE, QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_TPU_QCH, QCH_CON_GPC_TPU_QCH_ENABLE, QCH_CON_GPC_TPU_QCH_CLOCK_REQ, QCH_CON_GPC_TPU_QCH_EXPIRE_VAL, QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_INT_T0_TPU_QCH, QCH_CON_LHM_ATB_INT_T0_TPU_QCH_ENABLE, QCH_CON_LHM_ATB_INT_T0_TPU_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_INT_T0_TPU_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_INT_T0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_INT_T1_TPU_QCH, QCH_CON_LHM_ATB_INT_T1_TPU_QCH_ENABLE, QCH_CON_LHM_ATB_INT_T1_TPU_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_INT_T1_TPU_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_INT_T1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_TPU_QCH, QCH_CON_LHM_AXI_P_TPU_QCH_ENABLE, QCH_CON_LHM_AXI_P_TPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_TPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_INT_T0_TPU_QCH, QCH_CON_LHS_ATB_INT_T0_TPU_QCH_ENABLE, QCH_CON_LHS_ATB_INT_T0_TPU_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_INT_T0_TPU_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_INT_T0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_INT_T1_TPU_QCH, QCH_CON_LHS_ATB_INT_T1_TPU_QCH_ENABLE, QCH_CON_LHS_ATB_INT_T1_TPU_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_INT_T1_TPU_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_INT_T1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T0_TPUCPUCL0_QCH, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_ENABLE, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T1_TPUCPUCL0_QCH, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_ENABLE, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_TPU_QCH, QCH_CON_LHS_AXI_D_TPU_QCH_ENABLE, QCH_CON_LHS_AXI_D_TPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_TPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TPU_QCH, QCH_CON_PPMU_TPU_QCH_ENABLE, QCH_CON_PPMU_TPU_QCH_CLOCK_REQ, QCH_CON_PPMU_TPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_TPU_DD_QCH, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_TPU_QCH, QCH_CON_SSMT_TPU_QCH_ENABLE, QCH_CON_SSMT_TPU_QCH_CLOCK_REQ, QCH_CON_SSMT_TPU_QCH_EXPIRE_VAL, QCH_CON_SSMT_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_TPU_QCH_S1, QCH_CON_SYSMMU_TPU_QCH_S1_ENABLE, QCH_CON_SYSMMU_TPU_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_TPU_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_TPU_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_TPU_QCH_S2, QCH_CON_SYSMMU_TPU_QCH_S2_ENABLE, QCH_CON_SYSMMU_TPU_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_TPU_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_TPU_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TPU_QCH, QCH_CON_SYSREG_TPU_QCH_ENABLE, QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_TPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TPU_QCH, DMYQCH_CON_TPU_QCH_ENABLE, DMYQCH_CON_TPU_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TPU_CMU_TPU_QCH, QCH_CON_TPU_CMU_TPU_QCH_ENABLE, QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ, QCH_CON_TPU_CMU_TPU_QCH_EXPIRE_VAL, QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 41;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_AOC, AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BO, BO_CMU_BO_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BO_CMU_BO_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUS0, BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUS1, BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUS2, BUS2_CMU_BUS2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUS2_CMU_BUS2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CORE, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CORE, CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CORE1, CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CORE2, CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CORE3, CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL2, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CSIS, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DISP, DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DNS, DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPU, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_EH, EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G2D, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3AA, G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_G3D, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GDC, GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI0, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI1, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI2, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_IPP, IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_ITP, ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MCSC, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MISC, MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PDP, PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC0, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TNR, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TPU, TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};
