{"vcs1":{"timestamp_begin":1744152416.212184728, "rt":0.65, "ut":0.14, "st":0.21}}
{"vcselab":{"timestamp_begin":1744152416.974898433, "rt":0.39, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1744152417.449743067, "rt":4.00, "ut":0.19, "st":3.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744152415.460193772}
{"VCS_COMP_START_TIME": 1744152415.460193772}
{"VCS_COMP_END_TIME": 1744152421.558981604}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug=none +lint=all,noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cycloneiv_atoms.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/lpm.v -o simv divide_example.sv division.v"}
{"vcs1": {"peak_mem": 3624813}}
{"stitch_vcselab": {"peak_mem": 3624880}}
