[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ValueSize/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ValueSize/dut.sv".
AST_DEBUG_BEGIN
Count: 89
LIB: work
FILE: ${SURELOG_DIR}/tests/ValueSize/dut.sv
n<> u<88> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<88> s<87> l<1:1>
  n<> u<87> t<Source_text> p<88> c<86> l<1:1> el<12:11>
    n<> u<86> t<Description> p<87> c<85> l<1:1> el<12:11>
      n<> u<85> t<Package_declaration> p<86> c<2> l<1:1> el<12:11>
        n<> u<2> t<PACKAGE> p<85> s<3> l<1:1> el<1:8>
        n<flash_ctrl_pkg> u<3> t<StringConst> p<85> s<29> l<1:9> el<1:23>
        n<> u<29> t<Package_item> p<85> c<28> s<54> l<3:3> el<5:17>
          n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:3> el<5:17>
            n<> u<27> t<Data_declaration> p<28> c<26> l<3:3> el<5:17>
              n<> u<26> t<Type_declaration> p<27> c<24> l<3:3> el<5:17>
                n<> u<24> t<Data_type> p<26> c<5> s<25> l<3:11> el<5:4>
                  n<> u<5> t<Struct_union> p<24> c<4> s<6> l<3:11> el<3:17>
                    n<> u<4> t<Struct_keyword> p<5> l<3:11> el<3:17>
                  n<> u<6> t<Packed_keyword> p<24> s<23> l<3:18> el<3:24>
                  n<> u<23> t<Struct_union_member> p<24> c<19> l<4:6> el<4:23>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<4:6> el<4:17>
                      n<> u<18> t<Data_type> p<19> c<7> l<4:6> el<4:17>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<4:6> el<4:11>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<4:12> el<4:17>
                          n<> u<16> t<Constant_range> p<17> c<11> l<4:13> el<4:16>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<4:13> el<4:14>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<4:13> el<4:14>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<4:13> el<4:14>
                                  n<3> u<8> t<IntConst> p<9> l<4:13> el<4:14>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<4:15> el<4:16>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<4:15> el<4:16>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<4:15> el<4:16>
                                  n<0> u<12> t<IntConst> p<13> l<4:15> el<4:16>
                    n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<4:18> el<4:22>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<4:18> el<4:22>
                        n<addr> u<20> t<StringConst> p<21> l<4:18> el<4:22>
                n<page_addr_t> u<25> t<StringConst> p<26> l<5:5> el<5:16>
        n<> u<54> t<Package_item> p<85> c<53> s<83> l<7:4> el<7:37>
          n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<7:4> el<7:37>
            n<> u<52> t<Parameter_declaration> p<53> c<42> l<7:4> el<7:36>
              n<> u<42> t<Data_type_or_implicit> p<52> c<41> s<51> l<7:14> el<7:23>
                n<> u<41> t<Data_type> p<42> c<30> l<7:14> el<7:23>
                  n<> u<30> t<IntVec_TypeBit> p<41> s<40> l<7:14> el<7:17>
                  n<> u<40> t<Packed_dimension> p<41> c<39> l<7:18> el<7:23>
                    n<> u<39> t<Constant_range> p<40> c<34> l<7:19> el<7:22>
                      n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<7:19> el<7:20>
                        n<> u<33> t<Constant_primary> p<34> c<32> l<7:19> el<7:20>
                          n<> u<32> t<Primary_literal> p<33> c<31> l<7:19> el<7:20>
                            n<1> u<31> t<IntConst> p<32> l<7:19> el<7:20>
                      n<> u<38> t<Constant_expression> p<39> c<37> l<7:21> el<7:22>
                        n<> u<37> t<Constant_primary> p<38> c<36> l<7:21> el<7:22>
                          n<> u<36> t<Primary_literal> p<37> c<35> l<7:21> el<7:22>
                            n<0> u<35> t<IntConst> p<36> l<7:21> el<7:22>
              n<> u<51> t<List_of_param_assignments> p<52> c<50> l<7:24> el<7:36>
                n<> u<50> t<Param_assignment> p<51> c<43> l<7:24> el<7:36>
                  n<SeedBank> u<43> t<StringConst> p<50> s<49> l<7:24> el<7:32>
                  n<> u<49> t<Constant_param_expression> p<50> c<48> l<7:35> el<7:36>
                    n<> u<48> t<Constant_mintypmax_expression> p<49> c<47> l<7:35> el<7:36>
                      n<> u<47> t<Constant_expression> p<48> c<46> l<7:35> el<7:36>
                        n<> u<46> t<Constant_primary> p<47> c<45> l<7:35> el<7:36>
                          n<> u<45> t<Primary_literal> p<46> c<44> l<7:35> el<7:36>
                            n<0> u<44> t<IntConst> p<45> l<7:35> el<7:36>
        n<> u<83> t<Package_item> p<85> c<82> s<84> l<8:4> el<10:6>
          n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<8:4> el<10:6>
            n<> u<81> t<Parameter_declaration> p<82> c<57> l<8:4> el<10:5>
              n<> u<57> t<Data_type_or_implicit> p<81> c<56> s<80> l<8:14> el<8:25>
                n<page_addr_t> u<56> t<Data_type> p<57> c<55> l<8:14> el<8:25>
                  n<page_addr_t> u<55> t<StringConst> p<56> l<8:14> el<8:25>
              n<> u<80> t<List_of_param_assignments> p<81> c<79> l<8:26> el<10:5>
                n<> u<79> t<Param_assignment> p<80> c<58> l<8:26> el<10:5>
                  n<SeedInfoPageSel> u<58> t<StringConst> p<79> s<78> l<8:26> el<8:41>
                  n<> u<78> t<Constant_param_expression> p<79> c<77> l<8:44> el<10:5>
                    n<> u<77> t<Constant_mintypmax_expression> p<78> c<76> l<8:44> el<10:5>
                      n<> u<76> t<Constant_expression> p<77> c<75> l<8:44> el<10:5>
                        n<> u<75> t<Constant_primary> p<76> c<74> l<8:44> el<10:5>
                          n<> u<74> t<Constant_assignment_pattern_expression> p<75> c<73> l<8:44> el<10:5>
                            n<> u<73> t<Assignment_pattern_expression> p<74> c<72> l<8:44> el<10:5>
                              n<> u<72> t<Assignment_pattern> p<73> c<60> l<8:44> el<10:5>
                                n<> u<60> t<Structure_pattern_key> p<72> c<59> s<71> l<9:7> el<9:11>
                                  n<addr> u<59> t<StringConst> p<60> l<9:7> el<9:11>
                                n<> u<71> t<Expression> p<72> c<70> l<9:13> el<9:30>
                                  n<> u<70> t<Primary> p<71> c<69> l<9:13> el<9:30>
                                    n<> u<69> t<Concatenation> p<70> c<64> l<9:13> el<9:30>
                                      n<> u<64> t<Expression> p<69> c<63> s<68> l<9:14> el<9:22>
                                        n<> u<63> t<Primary> p<64> c<62> l<9:14> el<9:22>
                                          n<> u<62> t<Primary_literal> p<63> c<61> l<9:14> el<9:22>
                                            n<SeedBank> u<61> t<StringConst> p<62> l<9:14> el<9:22>
                                      n<> u<68> t<Expression> p<69> c<67> l<9:24> el<9:29>
                                        n<> u<67> t<Primary> p<68> c<66> l<9:24> el<9:29>
                                          n<> u<66> t<Primary_literal> p<67> c<65> l<9:24> el<9:29>
                                            n<2'b11> u<65> t<IntConst> p<66> l<9:24> el<9:29>
        n<> u<84> t<ENDPACKAGE> p<85> l<12:1> el<12:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ValueSize/dut.sv:1:1: No timescale set for "flash_ctrl_pkg".
[INF:CP0300] Compilation...
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            1
Constant                                              10
Design                                                 1
LogicTypespec                                          1
Module                                                 1
Operation                                              6
Package                                                1
ParamAssign                                            2
Parameter                                              2
Range                                                  2
RefObj                                                 3
RefTypespec                                            8
StringTypespec                                         3
StructTypespec                                         1
TaggedPattern                                          3
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:flash_ctrl_pkg
  |vpiParameter:
  \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (flash_ctrl_pkg::SeedBank), line:7:14, endln:7:23
      |vpiParent:
      \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
      |vpiFullName:flash_ctrl_pkg::SeedBank
      |vpiActual:
      \_BitTypespec: , line:7:14, endln:7:23
    |vpiName:SeedBank
    |vpiFullName:flash_ctrl_pkg::SeedBank
  |vpiParameter:
  \_Parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:10:5
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiTypespec:
    \_RefTypespec: (flash_ctrl_pkg::SeedInfoPageSel::page_addr_t), line:8:14, endln:8:25
      |vpiParent:
      \_Parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:10:5
      |vpiName:page_addr_t
      |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel::page_addr_t
      |vpiActual:
      \_StructTypespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
    |vpiName:SeedInfoPageSel
    |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel
  |vpiParamAssign:
  \_ParamAssign: , line:7:24, endln:7:36
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRhs:
    \_Constant: , line:7:35, endln:7:36
      |vpiParent:
      \_ParamAssign: , line:7:24, endln:7:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
  |vpiParamAssign:
  \_ParamAssign: , line:8:26, endln:10:5
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRhs:
    \_Operation: , line:8:44, endln:10:5
      |vpiParent:
      \_ParamAssign: , line:8:26, endln:10:5
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:9:7, endln:9:30
        |vpiParent:
        \_Operation: , line:8:44, endln:10:5
        |vpiPattern:
        \_Operation: , line:9:13, endln:9:30
          |vpiParent:
          \_TaggedPattern: , line:9:7, endln:9:30
          |vpiOpType:33
          |vpiOperand:
          \_RefObj: (flash_ctrl_pkg::SeedBank), line:9:14, endln:9:22
            |vpiParent:
            \_Operation: , line:9:13, endln:9:30
            |vpiName:SeedBank
            |vpiFullName:flash_ctrl_pkg::SeedBank
            |vpiActual:
            \_Parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:36
          |vpiOperand:
          \_Constant: , line:9:24, endln:9:29
            |vpiParent:
            \_Operation: , line:9:13, endln:9:30
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (flash_ctrl_pkg::addr), line:9:7, endln:9:11
          |vpiParent:
          \_TaggedPattern: , line:9:7, endln:9:30
          |vpiName:addr
          |vpiFullName:flash_ctrl_pkg::addr
          |vpiActual:
          \_StringTypespec: (addr), line:9:7, endln:9:11
    |vpiLhs:
    \_Parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:10:5
  |vpiTypedef:
  \_StructTypespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:flash_ctrl_pkg::page_addr_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:4:18, endln:4:22
      |vpiParent:
      \_StructTypespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (flash_ctrl_pkg::page_addr_t::addr), line:4:6, endln:4:17
        |vpiParent:
        \_TypespecMember: (addr), line:4:18, endln:4:22
        |vpiFullName:flash_ctrl_pkg::page_addr_t::addr
        |vpiActual:
        \_LogicTypespec: , line:4:6, endln:4:17
  |vpiTypedef:
  \_LogicTypespec: , line:4:6, endln:4:17
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRange:
    \_Range: , line:4:12, endln:4:17
      |vpiParent:
      \_LogicTypespec: , line:4:6, endln:4:17
      |vpiLeftRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: , line:7:14, endln:7:23
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRange:
    \_Range: , line:7:18, endln:7:23
      |vpiParent:
      \_BitTypespec: , line:7:14, endln:7:23
      |vpiLeftRange:
      \_Constant: , line:7:19, endln:7:20
        |vpiParent:
        \_Range: , line:7:18, endln:7:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:21, endln:7:22
        |vpiParent:
        \_Range: , line:7:18, endln:7:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StringTypespec: (addr), line:9:7, endln:9:11
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:addr
  |vpiTypedef:
  \_StringTypespec: (addr), line:9:7, endln:9:11
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:addr
  |vpiTypedef:
  \_StringTypespec: (addr), line:9:7, endln:9:11
    |vpiParent:
    \_Package: flash_ctrl_pkg (flash_ctrl_pkg), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:addr
  |vpiImportTypespec:
  \_StructTypespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:6, endln:4:17
  |vpiImportTypespec:
  \_BitTypespec: , line:7:14, endln:7:23
  |vpiImportTypespec:
  \_StringTypespec: (addr), line:9:7, endln:9:11
  |vpiImportTypespec:
  \_StringTypespec: (addr), line:9:7, endln:9:11
  |vpiImportTypespec:
  \_StringTypespec: (addr), line:9:7, endln:9:11
  |vpiDefName:flash_ctrl_pkg
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
