VERSION 10 1 2
SYM_BEGIN 18
13 8
jtag_TMS
5 19
debug_req_bits_data
9 20
debug_resp_bits_data
15 10
jtag_TRSTn
4 17
debug_req_bits_op
2 15
debug_req_ready
8 20
debug_resp_bits_resp
3 19
debug_req_bits_addr
12 8
jtag_TCK
11 9
jtag_tick
6 16
debug_resp_valid
0 10
debug_tick
16 8
jtag_TDO
14 8
jtag_TDI
17 72
/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimJTAG.sv
7 16
debug_resp_ready
1 15
debug_req_valid
10 71
/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimDTM.sv
SYM_END
TYPEDEF_BEGIN 0
TYPEDEF_END 
TF_BEGIN 2
0 539 
0 -1 -1 4 9 1 0 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 0 1 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 2 0 2 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 1 0 3 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 2 0 4 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 2 0 5 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 2 0 6 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 1 0 7 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 2 0 8 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 1 0 9 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 1 1 10 4  
11 292 
11 -1 -1 4 5 1 0 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 0 12 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 2 0 13 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 2 0 14 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 2 0 15 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 2 0 16 0x0 1 0 12 0 1 4 41 1 0 0 0 0 1 0x1 1 1 17 3  
TF_END 
