#BLIF generated by VPR  from post-place-and-route implementation
.model mux_8_1
.inputs D0 D1 S0 S1 S2 
.outputs out 

#IO assignments
.names out_input_0_0 out
1 1
.names D0 D0_output_0_0
1 1
.names D1 D1_output_0_0
1 1
.names S0 S0_output_0_0
1 1
.names S1 S1_output_0_0
1 1
.names S2 S2_output_0_0
1 1

#Interconnect
.names D0_output_0_0 lut_out_input_0_1
1 1
.names D1_output_0_0 lut_out_input_0_4
1 1
.names S0_output_0_0 lut_out_input_0_2
1 1
.names S1_output_0_0 lut_out_input_0_3
1 1
.names S2_output_0_0 lut_out_input_0_0
1 1
.names lut_out_output_0_0 out_input_0_0
1 1

#Cell instances
.names lut_out_input_0_0 lut_out_input_0_1 lut_out_input_0_2 lut_out_input_0_3 lut_out_input_0_4 lut_out_output_0_0 
00000 0
10000 0
00100 0
10100 0
00010 0
10010 0
00110 0
10110 0
11110 0
00001 0
10001 0
00101 0
10101 0
00011 0
10011 0
00111 0


.end
