
******************************************
* Values loaded from proj_hasher.defines.tcl *
******************************************
TECHNOLOGY = 	TSMC65LP
SC_TECHNOLOGY = 	ARM65LP_SC
SRAM_TECHNOLOGY = 	ARM65LP_SRAM
IO_TECHNOLOGY = 	TSMC65_IO
mmmc_or_simple = 	simple
phys_synth_type = 	lef
runtype = 	synthesis
design(all_ground_nets) = 	gnd
design(MAX_TRANSITION) = 	0.35
design(CLOCK_UNCERTAINTY) = 	0.125
design(clock_period_list) = 	1.65
design(project_root) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/..
design(MAX_FANOUT) = 	16
design(CLK_NAME) = 	clk
design(CLOCK_MAX_TRANSITION) = 	0.250
design(postsyn_sdf) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.postsyn.sdf
design(functional_sdc) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.sdc
design(hdl_search_paths) = 	. /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl
design(CLOCK_MAX_CAPACITANCE) = 	0.100
design(CLK_PERIOD) = 	1.65
design(CLOCK_MAX_FANOUT) = 	20
design(digital_gnd) = 	gnd
design(scripts_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../scripts
design(testbench_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/tb
design(clock_list) = 	clk
design(OUTPUT_DELAY) = 	0.4125
design(synthesis_reports) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../reports/synthesis
design(export_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export
design(FULLCHIP_OR_MACRO) = 	MACRO
design(HAS_SCAN) = 	no
design(selected_setup_analysis_views) = 	wc_analysis_view
design(postroute_sdf) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/proj_hasher.final.sdf
design(inputs_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs
design(postsyn_netlist) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.postsyn.v
design(sourcecode_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl
design(workdir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace
design(INPUT_TRANSITION) = 	0.16499999999999998
design(digital_vdd) = 	vdd
design(mmmc_view_file) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.mmmc
design(floorplan_def) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.floorplan.def
design(TOPLEVEL) = 	proj_hasher
design(clock_port_list) = 	clk
design(clock_tree_spec) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.ccopt
design(reports_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../reports
design(RST_PORT) = 	rst_n
design(all_power_nets) = 	vdd
design(read_hdl_list) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/../dut_src_list.txt
design(CLK_PORT) = 	clk
design(INPUT_DELAY) = 	0.4125
design(selected_hold_analysis_views) = 	bc_analysis_view
design(io_file) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.io
design(postroute_netlist) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/proj_hasher.final.v

******************************************
* Values loaded from libraries.TSMC65LP.tcl *
******************************************
METAL_STACK = 	1p9m_6x2z
TRACKS = 	9
paths(QRC_ROOT) = 	/data/tsmc/65LP/QRC/1.3a/
paths(TECHNOLOGY_FILES) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0
paths(PDK_ROOT) = 	/data/tsmc/65LP
paths(ARM_ROOT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/
tech(row_height) = 	1.8
tech(layer_names) = 	M0 M1 M2 M3 M4 M5 M6 M7 M8 M9
tech(grid_unit) = 	0.2
tech_files(QRCTECH_FILE_RCWORST) = 	/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
tech_files(CAPTABLE_BC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl
tech_files(QRCTECH_FILE_BC) = 	/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
tech_files(QRCTECH_FILE_CBEST) = 	/data/tsmc/65LP/QRC/1.3a//cbest/qrcTechFile
tech_files(CAPTABLE_WC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl
tech_files(QRCTECH_FILE_WC) = 	/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
tech_files(QRCTECH_FILE_CWORST) = 	/data/tsmc/65LP/QRC/1.3a//cworst/qrcTechFile
tech_files(QRCTECH_FILE_TYPICAL) = 	/data/tsmc/65LP/QRC/1.3a//typical/qrcTechFile
tech_files(CAPTABLE_TC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/typical.captbl
tech_files(QRCTECH_FILE_TC) = 	/data/tsmc/65LP/QRC/1.3a//typical/qrcTechFile
tech_files(QRCTECH_FILE_RCBEST) = 	/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile

******************************************
* Values loaded after libraries.ARM65LP_SC.tcl *
******************************************
paths(STANDARD_CELLS_HVT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0
paths(STANDARD_CELLS_LVT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0
paths(QRC_ROOT) = 	/data/tsmc/65LP/QRC/1.3a/
paths(LIB_paths) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
paths(STANDARD_CELLS_RVT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0
paths(TECHNOLOGY_FILES) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0
paths(PDK_ROOT) = 	/data/tsmc/65LP
paths(ARM_ROOT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/
tech(CLOCK_BUFFERS) = 	BUF_X16B_A9TR BUF_X13B_A9TR BUF_X11B_A9TR BUF_X9B_A9TR BUF_X4B_A9TR
tech(row_height) = 	1.8
tech(STANDARD_CELL_GND) = 	VSS
tech(ANTENNA_DIODE) = 	ANTENNA2_A9TR
tech(CCOPT_DRIVING_PIN) = 	BUF_X6M_A9TR/Y
tech(CLOCK_INVERTERS) = 	INV_X16B_A9TR INV_X13B_A9TR INV_X11B_A9TR INV_X9B_A9TR INV_X5B_A9TR INV_X3B_A9TR
tech(TIELO) = 	TIELO_X1M_A9TR
tech(grid_unit) = 	0.2
tech(LIBRARY_HAS_ENDCAPS) = 	YES
tech(STANDARD_CELL_VDD) = 	VDD
tech(ENDCAPS) = 	ENDCAPTIE2_A9TR ENDCAPTIE2_A9TR
tech(SDC_LOAD_PIN) = 	BUF_X6M_A9TR/A
tech(TEMPERATURE_WC) = 	125
tech(WELLTAP_RULE) = 	20.0
tech(SC_LIB_SUPPRESS_MESSAGES_INNOVUS) = 	TECHLIB-436 TECHLIB-1318 TECHLIB-302
tech(SC_LIB_SUPPRESS_MESSAGES_GENUS) = 	LBR-9 LBR-76 LBR-40 LBR-436 LBR-170
tech(layer_names) = 	M0 M1 M2 M3 M4 M5 M6 M7 M8 M9
tech(SC_LEF_SUPPRESS_MESSAGES_GENUS) = 	PHYS-279 PHYS-129 PHYS-15 PHYS-12 LBR-162 LBR-155
tech(SC_LEF_SUPPRESS_MESSAGES_INNOVUS) = 	IMPLF-200
tech(CLOCK_LOGIC) = 	MX2_X8B_A9TR MX2_X4B_A9TR NAND2_X8B_A9TR NAND2_X4B_A9TR NOR2_X8B_A9TR NOR2_X4B_A9TR
tech(FILLTIE) = 	FILLTIE128_A9TR FILLTIE64_A9TR FILLTIE32_A9TR FILLTIE16_A9TR FILLTIE8_A9TR FILLTIE4_A9TR FILLTIE2_A9TR
tech(FILLERS) = 	FILL128_A9TR FILL64_A9TR FILL32_A9TR FILL16_A9TR FILL8_A9TR FILL4_A9TR FILL2_A9TR FILL1_A9TR
tech(WELLTAP) = 	FILLTIE2_A9TR
tech(TEMPERATURE_BC) = 	-40
tech(TIEHI) = 	TIEHI_X1M_A9TR
tech(SDC_DRIVING_CELL) = 	BUF_X6M_A9TR
tech(STANDARD_CELL_SITE) = 	sc9_cln65lp
tech(TEMPERATURE_TC) = 	25
tech(CLOCK_DELAYS) = 	DLY4_X4M_A9TR DLY4_X2M_A9TR DLY4_X1M_A9TR DLY4_X0P5M_A9TR DLY2_X4M_A9TR DLY2_X2M_A9TR DLY2_X1M_A9TR DLY2_X0P5M_A9TR
tech(DECAP) = 	FILLCAP128_A9TR FILLCAP64_A9TR FILLCAP32_A9TR FILLCAP16_A9TR FILLCAP8_A9TR FILLCAP4_A9TR FILLCAP3_A9TR
tech(CLOCK_GATES) = 	POSTICG_X9B_A9TR POSTICG_X6B_A9TR POSTICG_X4B_A9TR POSTICG_X1P4B_A9TR POSTICG_X1B_A9TR
tech(DECAPTIE) = 	FILLCAPTIE128_A9TR FILLCAPTIE64_A9TR FILLCAPTIE32_A9TR FILLCAPTIE16_A9TR FILLCAPTIE8_A9TR FILLCAPTIE6_A9TR
tech_files(ALL_BEHAVIORAL_MODELS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/verilog/sc9_cln65lp_base_rvt.v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/verilog/sc9_cln65lp_base_lvt.v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/verilog/sc9_cln65lp_base_hvt.v
tech_files(STANDARD_CELLS_RVT_BC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib
tech_files(CAPTABLE_BC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl
tech_files(QRCTECH_FILE_CBEST) = 	/data/tsmc/65LP/QRC/1.3a//cbest/qrcTechFile
tech_files(STANDARD_CELLS_RVT_TC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_tt_typical_max_1p00v_25c.lib
tech_files(STANDARD_CELLS_HVT_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef
tech_files(CAPTABLE_TC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/typical.captbl
tech_files(QRCTECH_FILE_CWORST) = 	/data/tsmc/65LP/QRC/1.3a//cworst/qrcTechFile
tech_files(TECHNOLOGY_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef
tech_files(STANDARD_CELLS_HVT_OA) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/oa
tech_files(STANDARD_CELLS_HVT_VERILOG) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/verilog/sc9_cln65lp_base_hvt.v
tech_files(STANDARD_CELLS_HVT_WC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib
tech_files(QRCTECH_FILE_RCBEST) = 	/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
tech_files(QRCTECH_FILE_RCWORST) = 	/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
tech_files(STANDARD_CELLS_HVT_BC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib
tech_files(ALL_BC_LIBS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib
tech_files(STANDARD_CELLS_LVT_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef
tech_files(QRCTECH_FILE_TYPICAL) = 	/data/tsmc/65LP/QRC/1.3a//typical/qrcTechFile
tech_files(STANDARD_CELLS_LVT_OA) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/oa
tech_files(STANDARD_CELLS_LVT_VERILOG) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/verilog/sc9_cln65lp_base_lvt.v
tech_files(STANDARD_CELLS_LVT_WC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib
tech_files(STANDARD_CELLS_HVT_TC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_tt_typical_max_1p00v_25c.lib
tech_files(ALL_TC_LIBS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_tt_typical_max_1p00v_25c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_tt_typical_max_1p00v_25c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_tt_typical_max_1p00v_25c.lib
tech_files(STANDARD_CELLS_LVT_BC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib
tech_files(ALL_LEFS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef
tech_files(QRCTECH_FILE_WC) = 	/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
tech_files(ALL_WC_LIBS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib
tech_files(STANDARD_CELLS_LVT_TC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_tt_typical_max_1p00v_25c.lib
tech_files(STANDARD_CELLS_RVT_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef
tech_files(STANDARD_CELLS_RVT_OA) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/oa
tech_files(STANDARD_CELLS_RVT_VERILOG) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/verilog/sc9_cln65lp_base_rvt.v
tech_files(STANDARD_CELLS_RVT_WC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib
tech_files(CAPTABLE_WC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl
tech_files(QRCTECH_FILE_BC) = 	/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
tech_files(QRCTECH_FILE_TC) = 	/data/tsmc/65LP/QRC/1.3a//typical/qrcTechFile

******************************************
* Debug values after everything was loaded *
******************************************
paths(STANDARD_CELLS_HVT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0
paths(STANDARD_CELLS_LVT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0
paths(QRC_ROOT) = 	/data/tsmc/65LP/QRC/1.3a/
paths(LIB_paths) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
paths(STANDARD_CELLS_RVT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0
paths(TECHNOLOGY_FILES) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0
paths(PDK_ROOT) = 	/data/tsmc/65LP
paths(ARM_ROOT) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/
tech(CLOCK_BUFFERS) = 	BUF_X16B_A9TR BUF_X13B_A9TR BUF_X11B_A9TR BUF_X9B_A9TR BUF_X4B_A9TR
tech(row_height) = 	1.8
tech(STANDARD_CELL_GND) = 	VSS
tech(ANTENNA_DIODE) = 	ANTENNA2_A9TR
tech(CCOPT_DRIVING_PIN) = 	BUF_X6M_A9TR/Y
tech(CLOCK_INVERTERS) = 	INV_X16B_A9TR INV_X13B_A9TR INV_X11B_A9TR INV_X9B_A9TR INV_X5B_A9TR INV_X3B_A9TR
tech(TIELO) = 	TIELO_X1M_A9TR
tech(grid_unit) = 	0.2
tech(LIBRARY_HAS_ENDCAPS) = 	YES
tech(STANDARD_CELL_VDD) = 	VDD
tech(SRAM_VDDPERIPHERY_PIN) = 	VDDPE
tech(ENDCAPS) = 	ENDCAPTIE2_A9TR ENDCAPTIE2_A9TR
tech(SDC_LOAD_PIN) = 	BUF_X6M_A9TR/A
tech(TEMPERATURE_WC) = 	125
tech(WELLTAP_RULE) = 	20.0
tech(SC_LIB_SUPPRESS_MESSAGES_INNOVUS) = 	TECHLIB-436 TECHLIB-1318 TECHLIB-302
tech(SC_LIB_SUPPRESS_MESSAGES_GENUS) = 	LBR-9 LBR-76 LBR-40 LBR-436 LBR-170
tech(layer_names) = 	M0 M1 M2 M3 M4 M5 M6 M7 M8 M9
tech(SC_LEF_SUPPRESS_MESSAGES_GENUS) = 	PHYS-279 PHYS-129 PHYS-15 PHYS-12 LBR-162 LBR-155
tech(SC_LEF_SUPPRESS_MESSAGES_INNOVUS) = 	IMPLF-200
tech(SRAM_GND_PIN) = 	VSSE
tech(CLOCK_LOGIC) = 	MX2_X8B_A9TR MX2_X4B_A9TR NAND2_X8B_A9TR NAND2_X4B_A9TR NOR2_X8B_A9TR NOR2_X4B_A9TR
tech(FILLTIE) = 	FILLTIE128_A9TR FILLTIE64_A9TR FILLTIE32_A9TR FILLTIE16_A9TR FILLTIE8_A9TR FILLTIE4_A9TR FILLTIE2_A9TR
tech(FILLERS) = 	FILL128_A9TR FILL64_A9TR FILL32_A9TR FILL16_A9TR FILL8_A9TR FILL4_A9TR FILL2_A9TR FILL1_A9TR
tech(WELLTAP) = 	FILLTIE2_A9TR
tech(TEMPERATURE_BC) = 	-40
tech(TIEHI) = 	TIEHI_X1M_A9TR
tech(SDC_DRIVING_CELL) = 	BUF_X6M_A9TR
tech(STANDARD_CELL_SITE) = 	sc9_cln65lp
tech(TEMPERATURE_TC) = 	25
tech(CLOCK_DELAYS) = 	DLY4_X4M_A9TR DLY4_X2M_A9TR DLY4_X1M_A9TR DLY4_X0P5M_A9TR DLY2_X4M_A9TR DLY2_X2M_A9TR DLY2_X1M_A9TR DLY2_X0P5M_A9TR
tech(DECAP) = 	FILLCAP128_A9TR FILLCAP64_A9TR FILLCAP32_A9TR FILLCAP16_A9TR FILLCAP8_A9TR FILLCAP4_A9TR FILLCAP3_A9TR
tech(SRAM_VDDCORE_PIN) = 	VDDCE
tech(CLOCK_GATES) = 	POSTICG_X9B_A9TR POSTICG_X6B_A9TR POSTICG_X4B_A9TR POSTICG_X1P4B_A9TR POSTICG_X1B_A9TR
tech(DECAPTIE) = 	FILLCAPTIE128_A9TR FILLCAPTIE64_A9TR FILLCAPTIE32_A9TR FILLCAPTIE16_A9TR FILLCAPTIE8_A9TR FILLCAPTIE6_A9TR
tech_files(ALL_BEHAVIORAL_MODELS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/verilog/sc9_cln65lp_base_rvt.v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/verilog/sc9_cln65lp_base_lvt.v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/verilog/sc9_cln65lp_base_hvt.v
tech_files(STANDARD_CELLS_RVT_BC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib
tech_files(CAPTABLE_BC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl
tech_files(QRCTECH_FILE_CBEST) = 	/data/tsmc/65LP/QRC/1.3a//cbest/qrcTechFile
tech_files(STANDARD_CELLS_RVT_TC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_tt_typical_max_1p00v_25c.lib
tech_files(STANDARD_CELLS_HVT_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef
tech_files(CAPTABLE_TC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/typical.captbl
tech_files(QRCTECH_FILE_CWORST) = 	/data/tsmc/65LP/QRC/1.3a//cworst/qrcTechFile
tech_files(TECHNOLOGY_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef
tech_files(STANDARD_CELLS_HVT_OA) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/oa
tech_files(STANDARD_CELLS_HVT_VERILOG) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/verilog/sc9_cln65lp_base_hvt.v
tech_files(STANDARD_CELLS_HVT_WC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib
tech_files(QRCTECH_FILE_RCBEST) = 	/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
tech_files(QRCTECH_FILE_RCWORST) = 	/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
tech_files(STANDARD_CELLS_HVT_BC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib
tech_files(ALL_BC_LIBS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib
tech_files(STANDARD_CELLS_LVT_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef
tech_files(QRCTECH_FILE_TYPICAL) = 	/data/tsmc/65LP/QRC/1.3a//typical/qrcTechFile
tech_files(STANDARD_CELLS_LVT_OA) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/oa
tech_files(STANDARD_CELLS_LVT_VERILOG) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/verilog/sc9_cln65lp_base_lvt.v
tech_files(STANDARD_CELLS_LVT_WC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib
tech_files(STANDARD_CELLS_HVT_TC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_tt_typical_max_1p00v_25c.lib
tech_files(ALL_TC_LIBS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_tt_typical_max_1p00v_25c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_tt_typical_max_1p00v_25c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_tt_typical_max_1p00v_25c.lib
tech_files(STANDARD_CELLS_LVT_BC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib
tech_files(ALL_LEFS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef
tech_files(QRCTECH_FILE_WC) = 	/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
tech_files(ALL_WC_LIBS) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib
tech_files(STANDARD_CELLS_LVT_TC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_tt_typical_max_1p00v_25c.lib
tech_files(STANDARD_CELLS_RVT_LEF) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef
tech_files(STANDARD_CELLS_RVT_OA) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/oa
tech_files(STANDARD_CELLS_RVT_VERILOG) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/verilog/sc9_cln65lp_base_rvt.v
tech_files(STANDARD_CELLS_RVT_WC_LIB) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib
tech_files(CAPTABLE_WC) = 	/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl
tech_files(QRCTECH_FILE_BC) = 	/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
tech_files(QRCTECH_FILE_TC) = 	/data/tsmc/65LP/QRC/1.3a//typical/qrcTechFile
design(all_ground_nets) = 	gnd
design(MAX_TRANSITION) = 	0.35
design(CLOCK_UNCERTAINTY) = 	0.125
design(clock_period_list) = 	1.65
design(project_root) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/..
design(MAX_FANOUT) = 	16
design(CLK_NAME) = 	clk
design(CLOCK_MAX_TRANSITION) = 	0.250
design(postsyn_sdf) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.postsyn.sdf
design(functional_sdc) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.sdc
design(hdl_search_paths) = 	. /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl
design(CLOCK_MAX_CAPACITANCE) = 	0.100
design(CLK_PERIOD) = 	1.65
design(CLOCK_MAX_FANOUT) = 	20
design(digital_gnd) = 	gnd
design(scripts_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../scripts
design(testbench_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/tb
design(clock_list) = 	clk
design(OUTPUT_DELAY) = 	0.4125
design(synthesis_reports) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../reports/synthesis
design(export_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export
design(FULLCHIP_OR_MACRO) = 	MACRO
design(HAS_SCAN) = 	no
design(selected_setup_analysis_views) = 	wc_analysis_view
design(postroute_sdf) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/proj_hasher.final.sdf
design(inputs_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs
design(postsyn_netlist) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.postsyn.v
design(sourcecode_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl
design(workdir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace
design(INPUT_TRANSITION) = 	0.16499999999999998
design(digital_vdd) = 	vdd
design(mmmc_view_file) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.mmmc
design(floorplan_def) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.floorplan.def
design(TOPLEVEL) = 	proj_hasher
design(clock_port_list) = 	clk
design(clock_tree_spec) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.ccopt
design(reports_dir) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../reports
design(RST_PORT) = 	rst_n
design(all_power_nets) = 	vdd
design(read_hdl_list) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/../dut_src_list.txt
design(CLK_PORT) = 	clk
design(INPUT_DELAY) = 	0.4125
design(selected_hold_analysis_views) = 	bc_analysis_view
design(io_file) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_hasher.io
design(postroute_netlist) = 	/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/proj_hasher.final.v
