#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 12 09:18:03 2019
# Process ID: 3317
# Current directory: /home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1
# Command line: vivado -log stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl
# Log file: /home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1/stopwatch.vds
# Journal file: /home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3497 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1395.941 ; gain = 14.863 ; free physical = 2683 ; free virtual = 13072
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:29]
	Parameter FAST_SIMULATION bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'freq_divider' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/freq_divider.vhd:7' bound to instance 'i_freq_divider' of component 'freq_divider' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:142]
INFO: [Synth 8-638] synthesizing module 'freq_divider' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/freq_divider.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'freq_divider' (1#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/freq_divider.vhd:23]
	Parameter COUNT_LENGTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:22' bound to instance 'i_count_tenths' of component 'counter' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:151]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:45]
	Parameter COUNT_LENGTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:45]
	Parameter COUNT_LENGTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:22' bound to instance 'i_count_seconds' of component 'counter' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:166]
	Parameter COUNT_LENGTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:22' bound to instance 'i_count_tens' of component 'counter' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:181]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:45]
	Parameter COUNT_LENGTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (2#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/counter.vhd:45]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/debounce.vhd:19' bound to instance 'i_debounce_StartStop' of component 'debounce' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:196]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/debounce.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/debounce.vhd:32]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/debounce.vhd:19' bound to instance 'i_debounce_Lap' of component 'debounce' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:206]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/debounce.vhd:19' bound to instance 'i_debounce_SetToZero' of component 'debounce' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:216]
	Parameter META_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rst_adapt' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/rst_adapt.vhd:19' bound to instance 'i_rst_adapt' of component 'rst_adapt' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:226]
INFO: [Synth 8-638] synthesizing module 'rst_adapt' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/rst_adapt.vhd:38]
	Parameter META_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rst_adapt' (4#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/rst_adapt.vhd:38]
INFO: [Synth 8-3491] module 'stopwatch_fsm' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch_fsm.vhd:29' bound to instance 'i_stopwatch_fsm' of component 'stopwatch_fsm' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:235]
INFO: [Synth 8-638] synthesizing module 'stopwatch_fsm' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch_fsm.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch_fsm.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_fsm' (5#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch_fsm.vhd:46]
INFO: [Synth 8-3491] module 'display_ctrl' declared at '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1/.Xil/Vivado-3317-11-12-11-12/realtime/display_ctrl_stub.v:5' bound to instance 'i_display_ctrl' of component 'display_ctrl' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'display_ctrl' [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1/.Xil/Vivado-3317-11-12-11-12/realtime/display_ctrl_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'display_ctrl' (6#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1/.Xil/Vivado-3317-11-12-11-12/realtime/display_ctrl_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (7#1) [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/rtl/stopwatch.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.691 ; gain = 60.613 ; free physical = 2710 ; free virtual = 13100
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.691 ; gain = 60.613 ; free physical = 2709 ; free virtual = 13099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.691 ; gain = 60.613 ; free physical = 2709 ; free virtual = 13099
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/netlist/display_ctrl/display_ctrl_in_context.xdc] for cell 'i_display_ctrl'
Finished Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/netlist/display_ctrl/display_ctrl_in_context.xdc] for cell 'i_display_ctrl'
Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/stopwatch.xdc]
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/stopwatch.xdc:10]
Finished Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/stopwatch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/stopwatch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.039 ; gain = 0.000 ; free physical = 2492 ; free virtual = 12919
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.039 ; gain = 0.000 ; free physical = 2493 ; free virtual = 12919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.039 ; gain = 0.000 ; free physical = 2493 ; free virtual = 12919
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.039 ; gain = 0.000 ; free physical = 2493 ; free virtual = 12919
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2563 ; free virtual = 12996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2562 ; free virtual = 12995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2563 ; free virtual = 12997
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "EnableOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_fsm'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                 running |                             0010 |                               01
                 showlap |                             1000 |                               11
                 stopped |                             0100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2544 ; free virtual = 12981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module freq_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rst_adapt 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module stopwatch_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "i_freq_divider/EnableOut" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2402 ; free virtual = 12949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2279 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1764.039 ; gain = 382.961 ; free physical = 2273 ; free virtual = 12816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2272 ; free virtual = 12816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|stopwatch   | i_rst_adapt/resetMeta_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |display_ctrl  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |display_ctrl |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     6|
|4     |LUT2         |     4|
|5     |LUT3         |     4|
|6     |LUT4         |    29|
|7     |LUT5         |     7|
|8     |LUT6         |    15|
|9     |SRL16E       |     1|
|10    |FDCE         |    48|
|11    |FDPE         |     1|
|12    |FDRE         |     4|
|13    |IBUF         |     5|
|14    |OBUF         |     3|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------+------+
|      |Instance               |Module                  |Cells |
+------+-----------------------+------------------------+------+
|1     |top                    |                        |   131|
|2     |  i_count_seconds      |counter                 |     9|
|3     |  i_count_tens         |counter__parameterized2 |     6|
|4     |  i_count_tenths       |counter_0               |     9|
|5     |  i_debounce_Lap       |debounce                |     4|
|6     |  i_debounce_SetToZero |debounce_1              |     5|
|7     |  i_debounce_StartStop |debounce_2              |     5|
|8     |  i_freq_divider       |freq_divider            |    62|
|9     |  i_rst_adapt          |rst_adapt               |     3|
|10    |  i_stopwatch_fsm      |stopwatch_fsm           |    16|
+------+-----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.047 ; gain = 383.969 ; free physical = 2279 ; free virtual = 12815
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.047 ; gain = 61.621 ; free physical = 2336 ; free virtual = 12873
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1765.055 ; gain = 383.969 ; free physical = 2336 ; free virtual = 12873
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.055 ; gain = 0.000 ; free physical = 2298 ; free virtual = 12813
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1765.055 ; gain = 384.113 ; free physical = 2354 ; free virtual = 12870
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.055 ; gain = 0.000 ; free physical = 2354 ; free virtual = 12870
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/synth_1/stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 09:18:47 2019...
