

================================================================
== Vivado HLS Report for 'avg_pooling_layer1'
================================================================
* Date:           Fri Mar 20 20:33:19 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2704|  2704|  2704|  2704|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- avg_pooling_layer1_0_loop_avg_pooling_layer1_1_loop_avg_pooling_layer1_2_loop  |  2702|  2702|         5|          2|          1|  1350|    yes   |
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     578|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     156|
|Register         |        -|      -|     174|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     174|     734|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |fmap_2_fu_237_p2                |     +    |      0|  0|  12|           1|           3|
    |height_2_fu_319_p2              |     +    |      0|  0|  15|           2|           5|
    |indvar_flatten_next3_fu_231_p2  |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_op_fu_403_p2     |     +    |      0|  0|  15|           1|           8|
    |p_Val2_35_fu_668_p2             |     +    |      0|  0|   8|           9|           9|
    |ret_V_5_fu_634_p2               |     +    |      0|  0|   8|          10|          10|
    |ret_V_6_fu_648_p2               |     +    |      0|  0|   8|          10|          10|
    |ret_V_fu_617_p2                 |     +    |      0|  0|  16|           9|           9|
    |tmp1_fu_662_p2                  |     +    |      0|  0|   8|           9|           9|
    |tmp_1218_fu_355_p2              |     +    |      0|  0|  16|           9|           9|
    |tmp_1220_fu_456_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_1222_fu_508_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_1224_fu_397_p2              |     +    |      0|  0|   8|          12|          12|
    |tmp_1225_fu_547_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_1226_fu_558_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_1227_fu_573_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_1228_fu_584_p2              |     +    |      0|  0|  21|          14|          14|
    |width_2_fu_590_p2               |     +    |      0|  0|  15|           2|           5|
    |p_neg_fu_769_p2                 |     -    |      0|  0|  17|           1|          10|
    |p_neg_t_fu_789_p2               |     -    |      0|  0|  16|           1|           9|
    |tmp_1214_fu_431_p2              |     -    |      0|  0|  16|           9|           9|
    |tmp_1216_fu_289_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_1219_fu_377_p2              |     -    |      0|  0|   8|          12|          12|
    |tmp_1221_fu_486_p2              |     -    |      0|  0|  21|          14|          14|
    |tmp_1223_fu_538_p2              |     -    |      0|  0|  21|          14|          14|
    |brmerge22_demorgan_fu_708_p2    |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_702_p2              |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_718_p2             |    and   |      0|  0|   6|           1|           1|
    |exitcond_flatten3_fu_225_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_243_p2      |   icmp   |      0|  0|  11|           8|           6|
    |tmp_1217_fu_307_p2              |   icmp   |      0|  0|  11|           5|           3|
    |brmerge1_fu_723_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_693_p2               |    or    |      0|  0|   6|           1|           1|
    |p_392_not_fu_729_p2             |    or    |      0|  0|   6|           1|           1|
    |tmp_56_fu_219_p2                |    or    |      0|  0|   6|           5|           1|
    |tmp_56_mid1_fu_492_p2           |    or    |      0|  0|   6|           5|           1|
    |tmp_58_mid_fu_313_p2            |    or    |      0|  0|   6|           1|           1|
    |tmp_61_fu_564_p2                |    or    |      0|  0|   6|           5|           1|
    |height_mid_fu_249_p3            |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_595_p3   |  select  |      0|  0|   8|           1|           1|
    |output_V_d0                     |  select  |      0|  0|   9|           1|           9|
    |p_Val2_38_fu_749_p3             |  select  |      0|  0|   9|           1|           9|
    |p_mux_fu_735_p3                 |  select  |      0|  0|   9|           1|           8|
    |p_s_fu_742_p3                   |  select  |      0|  0|  10|           1|          10|
    |tmp_54_mid2_fu_343_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_54_mid_fu_299_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp_55_mid2_fu_447_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_57_mid2_fu_497_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_57_mid_fu_441_p3            |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_265_p3            |  select  |      0|  0|   3|           1|           3|
    |width_mid2_fu_325_p3            |  select  |      0|  0|   5|           1|           5|
    |width_mid_fu_257_p3             |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   6|           1|           2|
    |brmerge9_fu_712_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_63_fu_697_p2                |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 578|         283|         341|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_fmap_phi_fu_169_p4             |   9|          2|    3|          6|
    |ap_phi_mux_height_phi_fu_191_p4           |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten3_phi_fu_158_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_180_p4   |   9|          2|    8|         16|
    |ap_phi_mux_width_phi_fu_202_p4            |   9|          2|    5|         10|
    |fmap_reg_165                              |   9|          2|    3|          6|
    |height_reg_187                            |   9|          2|    5|         10|
    |indvar_flatten3_reg_154                   |   9|          2|   11|         22|
    |indvar_flatten_reg_176                    |   9|          2|    8|         16|
    |input_V_address0                          |  15|          3|   13|         39|
    |input_V_address1                          |  15|          3|   13|         39|
    |width_reg_198                             |   9|          2|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 156|         33|   92|        213|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |exitcond_flatten3_reg_827                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_827_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_836                 |   1|   0|    1|          0|
    |fmap_reg_165                             |   3|   0|    3|          0|
    |height_2_reg_860                         |   5|   0|    5|          0|
    |height_mid_reg_842                       |   5|   0|    5|          0|
    |height_reg_187                           |   5|   0|    5|          0|
    |indvar_flatten3_reg_154                  |  11|   0|   11|          0|
    |indvar_flatten_next3_reg_831             |  11|   0|   11|          0|
    |indvar_flatten_next_reg_913              |   8|   0|    8|          0|
    |indvar_flatten_op_reg_878                |   8|   0|    8|          0|
    |indvar_flatten_reg_176                   |   8|   0|    8|          0|
    |p_Result_12_reg_946                      |   1|   0|    1|          0|
    |p_Result_s_reg_934                       |   1|   0|    1|          0|
    |p_Val2_35_reg_940                        |   9|   0|    9|          0|
    |ret_V_reg_928                            |   9|   0|    9|          0|
    |tmp_1224_reg_873                         |  12|   0|   12|          0|
    |tmp_1224_reg_873_pp0_iter1_reg           |  12|   0|   12|          0|
    |tmp_1226_reg_893                         |  14|   0|   14|          0|
    |tmp_1228_reg_903                         |  13|   0|   14|          1|
    |tmp_3099_reg_952                         |   1|   0|    1|          0|
    |tmp_55_mid2_reg_883                      |   5|   0|    5|          0|
    |tmp_56_reg_822                           |   4|   0|    5|          1|
    |tmp_58_mid_reg_854                       |   1|   0|    1|          0|
    |tmp_mid2_v_reg_847                       |   3|   0|    3|          0|
    |width_2_reg_908                          |   5|   0|    5|          0|
    |width_mid2_reg_866                       |   5|   0|    5|          0|
    |width_reg_198                            |   5|   0|    5|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 174|   0|  176|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|input_V_address0   | out |   13|  ap_memory |       input_V      |     array    |
|input_V_ce0        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q0         |  in |    8|  ap_memory |       input_V      |     array    |
|input_V_address1   | out |   13|  ap_memory |       input_V      |     array    |
|input_V_ce1        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q1         |  in |    8|  ap_memory |       input_V      |     array    |
|output_V_address0  | out |   11|  ap_memory |      output_V      |     array    |
|output_V_ce0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0        | out |    9|  ap_memory |      output_V      |     array    |
+-------------------+-----+-----+------------+--------------------+--------------+

