$date
	Fri Nov  3 14:50:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module core_main_tb $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 32 # instruction [31:0] $end
$var reg 1 $ rst $end
$scope module u_core_main0 $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 32 % instruction [31:0] $end
$var wire 1 $ rst $end
$var wire 32 & store_data [31:0] $end
$var wire 32 ' pc_address [31:0] $end
$var wire 4 ( mask [3:0] $end
$var wire 32 ) load_data_out [31:0] $end
$var wire 1 * instruction_mem_we_re $end
$var wire 1 + instruction_mem_request $end
$var wire 32 , instruction_data [31:0] $end
$var wire 1 - instruc_mem_valid $end
$var wire 4 . instruc_mask_singal [3:0] $end
$var wire 1 / data_mem_we_re $end
$var wire 1 0 data_mem_valid $end
$var wire 1 1 data_mem_request $end
$var wire 32 2 alu_out_address [31:0] $end
$scope module u_core $end
$var wire 32 3 alu_out_address [31:0] $end
$var wire 1 ! clk $end
$var wire 4 4 mask_singal [3:0] $end
$var wire 32 5 pc_address [31:0] $end
$var wire 1 $ rst $end
$var wire 32 6 wrap_load_out [31:0] $end
$var wire 32 7 u_immediate [31:0] $end
$var wire 32 8 store_data_out [31:0] $end
$var wire 1 9 store $end
$var wire 32 : rd_wb_data [31:0] $end
$var wire 2 ; rd_sel [1:0] $end
$var wire 32 < pc_address_out [31:0] $end
$var wire 32 = opb_mux_out [31:0] $end
$var wire 32 > opa_mux_out [31:0] $end
$var wire 32 ? op_b [31:0] $end
$var wire 4 @ mask [3:0] $end
$var wire 32 A load_data_in [31:0] $end
$var wire 1 B load $end
$var wire 1 * instruction_mem_we_re $end
$var wire 1 + instruction_mem_request $end
$var wire 32 C instruction [31:0] $end
$var wire 1 - instruc_mem_valid $end
$var wire 4 D instruc_mask_singal [3:0] $end
$var wire 32 E instruc_data_out [31:0] $end
$var wire 1 / data_mem_we_re $end
$var wire 1 0 data_mem_valid $end
$var wire 1 1 data_mem_request $end
$var wire 1 F branch_result $end
$var wire 32 G alu_res_out [31:0] $end
$var wire 4 H alu_control [3:0] $end
$var wire 1 I Jalr $end
$var wire 1 J Jal $end
$var wire 1 K Branch_on $end
$scope module u_dec0 $end
$var wire 1 K branch_on $end
$var wire 1 ! clk $end
$var wire 32 L opb_data [31:0] $end
$var wire 1 $ rst $end
$var wire 32 M u_immediate [31:0] $end
$var wire 32 N uj_immo [31:0] $end
$var wire 32 O u_immo [31:0] $end
$var wire 1 9 store $end
$var wire 32 P sb_immo [31:0] $end
$var wire 32 Q s_immo [31:0] $end
$var wire 1 R reg_write $end
$var wire 32 S rd_wb_data [31:0] $end
$var wire 2 T rd_sel [1:0] $end
$var wire 32 U program_counter [31:0] $end
$var wire 1 V operand_b $end
$var wire 1 W operand_a $end
$var wire 32 X opb_mux_out [31:0] $end
$var wire 32 Y opa_mux_out [31:0] $end
$var wire 32 Z op_b [31:0] $end
$var wire 32 [ op_a [31:0] $end
$var wire 1 \ mem_to_reg $end
$var wire 1 ] mem_en $end
$var wire 32 ^ m2out [31:0] $end
$var wire 1 B load $end
$var wire 3 _ imm_sel [2:0] $end
$var wire 32 ` i_immo [31:0] $end
$var wire 32 a data1 [31:0] $end
$var wire 1 b branchen $end
$var wire 1 F branch_result $end
$var wire 1 c auipc_en $end
$var wire 4 d alu_control [3:0] $end
$var wire 1 e Lui $end
$var wire 1 I Jalr $end
$var wire 1 J Jal $end
$scope module u_branch0 $end
$var wire 3 f fun3 [2:0] $end
$var wire 32 g op_b [31:0] $end
$var wire 32 h op_a [31:0] $end
$var wire 1 b en $end
$var reg 1 F result $end
$upscope $end
$scope module u_cu0 $end
$var wire 3 i fun3 [2:0] $end
$var wire 1 j fun7 $end
$var wire 7 k opcode [6:0] $end
$var wire 1 l store $end
$var wire 1 R reg_write $end
$var wire 2 m rd_sel [1:0] $end
$var wire 1 n r_type $end
$var wire 1 V operand_b $end
$var wire 1 W operand_a $end
$var wire 1 \ mem_to_reg $end
$var wire 1 ] mem_en $end
$var wire 1 o lui $end
$var wire 1 p load $end
$var wire 1 q jalr $end
$var wire 1 r jal $end
$var wire 3 s imm_sel [2:0] $end
$var wire 1 t i_type $end
$var wire 1 u branch $end
$var wire 1 v auipc $end
$var wire 4 w alu_control [3:0] $end
$var wire 1 9 Store $end
$var wire 1 e Lui $end
$var wire 1 B Load $end
$var wire 1 I Jalr $end
$var wire 1 J Jal $end
$var wire 1 b Branch $end
$var wire 1 c Auipc $end
$scope module ucd0 $end
$var wire 3 x fun3 [2:0] $end
$var wire 1 j fun7 $end
$var wire 1 l store $end
$var wire 1 n r_type $end
$var wire 1 o lui $end
$var wire 1 p load $end
$var wire 1 q jalr $end
$var wire 1 r jal $end
$var wire 1 t i_type $end
$var wire 1 u branch $end
$var wire 1 v auipc $end
$var reg 1 c Auipc $end
$var reg 1 b Branch $end
$var reg 1 J Jal $end
$var reg 1 I Jalr $end
$var reg 1 B Load $end
$var reg 1 e Lui $end
$var reg 1 9 Store $end
$var reg 4 y alu_control [3:0] $end
$var reg 3 z imm_sel [2:0] $end
$var reg 1 ] mem_en $end
$var reg 1 \ mem_to_reg $end
$var reg 1 W operand_a $end
$var reg 1 V operand_b $end
$var reg 2 { rd_sel [1:0] $end
$var reg 1 R reg_write $end
$var reg 1 | write_read $end
$upscope $end
$scope module utd0 $end
$var wire 7 } opcode [6:0] $end
$var reg 1 v auipc $end
$var reg 1 u branch $end
$var reg 1 t i_type $end
$var reg 1 r jal $end
$var reg 1 q jalr $end
$var reg 1 p load $end
$var reg 1 o lui $end
$var reg 1 n r_type $end
$var reg 1 l store $end
$upscope $end
$upscope $end
$scope module u_ig0 $end
$var wire 32 ~ instr [31:0] $end
$var reg 32 !" i_imme [31:0] $end
$var reg 32 "" s_imme [31:0] $end
$var reg 32 #" sb_imme [31:0] $end
$var reg 32 $" u_imme [31:0] $end
$var reg 32 %" uj_imme [31:0] $end
$upscope $end
$scope module u_mux $end
$var wire 32 &" a [31:0] $end
$var wire 32 '" b [31:0] $end
$var wire 32 (" c [31:0] $end
$var wire 32 )" d [31:0] $end
$var wire 32 *" e [31:0] $end
$var wire 3 +" sel [2:0] $end
$var wire 32 ," out [31:0] $end
$upscope $end
$scope module u_mux0 $end
$var wire 32 -" b [31:0] $end
$var wire 1 V sel $end
$var wire 32 ." out [31:0] $end
$var wire 32 /" a [31:0] $end
$upscope $end
$scope module u_mux4 $end
$var wire 1 W sel $end
$var wire 32 0" out [31:0] $end
$var wire 32 1" b [31:0] $end
$var wire 32 2" a [31:0] $end
$upscope $end
$scope module u_rf0 $end
$var wire 1 ! clk $end
$var wire 1 R en $end
$var wire 5 3" rd [4:0] $end
$var wire 5 4" rs1 [4:0] $end
$var wire 5 5" rs2 [4:0] $end
$var wire 1 $ rst $end
$var wire 32 6" op_b [31:0] $end
$var wire 32 7" op_a [31:0] $end
$var wire 32 8" data [31:0] $end
$var integer 32 9" i [31:0] $end
$upscope $end
$upscope $end
$scope module u_execute0 $end
$var wire 32 :" a_i [31:0] $end
$var wire 4 ;" alu_control [3:0] $end
$var wire 32 <" b_i [31:0] $end
$var wire 32 =" alu_out [31:0] $end
$scope module u_alu0 $end
$var wire 32 >" a_i [31:0] $end
$var wire 32 ?" b_i [31:0] $end
$var wire 4 @" op_i [3:0] $end
$var reg 32 A" res_o [31:0] $end
$upscope $end
$upscope $end
$scope module u_fetch_stage0 $end
$var wire 1 K Branch $end
$var wire 32 B" address_in [31:0] $end
$var wire 32 C" alu_res [31:0] $end
$var wire 1 F b_result $end
$var wire 1 ! clk $end
$var wire 1 J jal $end
$var wire 1 I jalr $end
$var wire 1 B load $end
$var wire 1 $ rst $end
$var wire 1 0 valid $end
$var wire 32 D" instruction_fetch [31:0] $end
$var wire 32 E" address_out [31:0] $end
$var reg 32 F" instruction [31:0] $end
$var reg 4 G" mask [3:0] $end
$var reg 1 + request $end
$var reg 1 * we_re $end
$scope module u_pc0 $end
$var wire 1 K Branch $end
$var wire 32 H" address_in [31:0] $end
$var wire 1 F b_result $end
$var wire 32 I" branch_address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 J jal $end
$var wire 32 J" jal_address [31:0] $end
$var wire 1 I jalr $end
$var wire 32 K" jalr_address [31:0] $end
$var wire 1 B load $end
$var wire 1 $ rst $end
$var wire 1 0 dmem_valid $end
$var reg 32 L" address_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_memory_stage $end
$var wire 32 M" alu_out_address [31:0] $end
$var wire 32 N" instruction [31:0] $end
$var wire 1 B load $end
$var wire 32 O" op_b [31:0] $end
$var wire 1 9 store $end
$var wire 32 P" wrap_load_out [31:0] $end
$var wire 32 Q" wrap_load_in [31:0] $end
$var wire 1 - valid $end
$var wire 32 R" store_data_out [31:0] $end
$var wire 4 S" mask [3:0] $end
$var reg 1 1 request $end
$var reg 1 / we_re $end
$scope module u_wm0 $end
$var wire 1 B Load $end
$var wire 2 T" byteadd [1:0] $end
$var wire 32 U" data_i [31:0] $end
$var wire 3 V" fun3 [2:0] $end
$var wire 1 9 mem_en $end
$var wire 32 W" wrap_load_in [31:0] $end
$var reg 32 X" data_o [31:0] $end
$var reg 4 Y" masking [3:0] $end
$var reg 32 Z" wrap_load_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_writeback_stage2 $end
$var wire 32 [" alu_out [31:0] $end
$var wire 32 \" data_mem_out [31:0] $end
$var wire 2 ]" mem_to_reg [1:0] $end
$var wire 32 ^" pc_address [31:0] $end
$var wire 32 _" u_immo [31:0] $end
$var wire 32 `" rd_sel_mux_out [31:0] $end
$scope module u_0 $end
$var wire 32 a" alu_out [31:0] $end
$var wire 32 b" jal_addr [31:0] $end
$var wire 32 c" lui_addr [31:0] $end
$var wire 2 d" sel [1:0] $end
$var wire 32 e" wrapermout [31:0] $end
$var wire 32 f" out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_data_memory0 $end
$var wire 8 g" address [7:0] $end
$var wire 1 ! clk $end
$var wire 4 h" masking [3:0] $end
$var wire 1 1 request $end
$var wire 1 $ rst $end
$var wire 32 i" w_data [31:0] $end
$var wire 1 / we_re $end
$var wire 32 j" r_data [31:0] $end
$var reg 1 0 valid $end
$scope module u_mem0 $end
$var wire 8 k" address [7:0] $end
$var wire 1 ! clk $end
$var wire 4 l" masking [3:0] $end
$var wire 1 1 request $end
$var wire 32 m" w_data [31:0] $end
$var wire 1 / we_re $end
$var reg 32 n" r_data [31:0] $end
$upscope $end
$upscope $end
$scope module u_instruction_mem0 $end
$var wire 8 o" address [7:0] $end
$var wire 1 ! clk $end
$var wire 4 p" masking [3:0] $end
$var wire 1 + request $end
$var wire 1 $ rst $end
$var wire 32 q" w_data [31:0] $end
$var wire 1 * we_re $end
$var wire 32 r" r_data [31:0] $end
$var reg 1 - valid $end
$scope module u_mem0 $end
$var wire 8 s" address [7:0] $end
$var wire 1 ! clk $end
$var wire 4 t" masking [3:0] $end
$var wire 1 + request $end
$var wire 32 u" w_data [31:0] $end
$var wire 1 * we_re $end
$var reg 32 v" r_data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
b0 H"
bx G"
bx F"
bx E"
bx D"
bx C"
b0 B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
x|
bx {
bx z
bx y
bx x
bx w
xv
xu
xt
bx s
xr
xq
xp
xo
xn
bx m
xl
bx k
xj
bx i
bx h
bx g
bx f
xe
bx d
xc
xb
bx a
bx `
bx _
bx ^
x]
x\
bx [
bx Z
bx Y
bx X
xW
xV
bx U
bx T
bx S
xR
bx Q
bx P
bx O
bx N
bx M
bx L
xK
xJ
xI
bx H
bx G
xF
bx E
bx D
bx C
xB
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
x9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
x1
x0
x/
bx .
x-
bx ,
x+
x*
bx )
bx (
bx '
bx &
bx %
1$
bx #
x"
0!
$end
#5000
1!
#10000
1+
0*
b1111 .
b1111 D
b1111 G"
b1111 p"
b1111 t"
b0 o"
b0 s"
0/
01
00
b0 '
b0 5
b0 <
b0 U
b0 1"
b0 E"
b0 L"
b0 ^"
b0 b"
0-
b100000 9"
0!
0"
0$
#15000
b1010 :
b1010 S
b1010 8"
b1010 `"
b1010 f"
b10 T"
b10 g"
b10 k"
b1010 2
b1010 3
b1010 G
b1010 ="
b1010 A"
b1010 C"
b1010 I"
b1010 J"
b1010 K"
b1010 M"
b1010 ["
b1010 a"
b1010 =
b1010 X
b1010 ."
b1010 <"
b1010 ?"
b1010 ^
b1010 ,"
b1010 -"
b0 >
b0 Y
b0 0"
b0 :"
b0 >"
0F
b0 ?
b0 L
b0 O"
b0 U"
b0 Z
b0 g
b0 /"
b0 6"
b0 [
b0 h
b0 2"
b0 7"
b0 H
b0 d
b0 w
b0 y
b0 ;"
b0 @"
b1 _
b1 s
b1 z
b1 +"
b0 ;
b0 T
b0 m
b0 {
b0 ]"
b0 d"
0c
0e
0I
0J
0K
0b
0\
09
0B
0W
1V
1R
0v
0o
0q
0r
0u
0l
0p
0n
1t
b0 V"
b0 f
b10 3"
b1010 5"
b0 4"
0j
b0 i
b0 x
b10011 k
b10011 }
b101000000000000000000000 7
b101000000000000000000000 M
b101000000000000000000000 _"
b101000000000000000000000 c"
b101000000000000000000000 O
b101000000000000000000000 $"
b101000000000000000000000 *"
b1010 N
b1010 %"
b1010 )"
b10 P
b10 #"
b10 ("
b10 Q
b10 ""
b10 '"
b1010 `
b1010 !"
b1010 &"
b101000000000000100010011 E
b101000000000000100010011 a
b101000000000000100010011 ~
b101000000000000100010011 F"
b101000000000000100010011 N"
b101000000000000100010011 ,
b101000000000000100010011 C
b101000000000000100010011 D"
b101000000000000100010011 r"
b101000000000000100010011 v"
b100000 9"
1!
#20000
0!
1$
#25000
b1 o"
b1 s"
b100 '
b100 5
b100 <
b100 U
b100 1"
b100 E"
b100 L"
b100 ^"
b100 b"
1-
1!
#30000
0!
#35000
b10100 :
b10100 S
b10100 8"
b10100 `"
b10100 f"
b0 T"
b101 g"
b101 k"
b10100 2
b10100 3
b10100 G
b10100 ="
b10100 A"
b10100 C"
b10100 I"
b10100 J"
b10100 K"
b10100 M"
b10100 ["
b10100 a"
b1010 >
b1010 Y
b1010 0"
b1010 :"
b1010 >"
0V
b10 ^
b10 ,"
b10 -"
b1010 ?
b1010 L
b1010 O"
b1010 U"
b1010 Z
b1010 g
b1010 /"
b1010 6"
b1010 [
b1010 h
b1010 2"
b1010 7"
0t
1n
b10 5"
b10 4"
b110011 k
b110011 }
b1000010000000000000000 7
b1000010000000000000000 M
b1000010000000000000000 _"
b1000010000000000000000 c"
b1000010000000000000000 O
b1000010000000000000000 $"
b1000010000000000000000 *"
b10000000000000010 N
b10000000000000010 %"
b10000000000000010 )"
b10 `
b10 !"
b10 &"
b10 o"
b10 s"
b1000010000000100110011 E
b1000010000000100110011 a
b1000010000000100110011 ~
b1000010000000100110011 F"
b1000010000000100110011 N"
b1000 '
b1000 5
b1000 <
b1000 U
b1000 1"
b1000 E"
b1000 L"
b1000 ^"
b1000 b"
b1000010000000100110011 ,
b1000010000000100110011 C
b1000010000000100110011 D"
b1000010000000100110011 r"
b1000010000000100110011 v"
1!
#40000
0!
#45000
b10000 :
b10000 S
b10000 8"
b10000 `"
b10000 f"
b1001 g"
b1001 k"
b11 _
b11 s
b11 z
b11 +"
1J
b10 ;
b10 T
b10 m
b10 {
b10 ]"
b10 d"
1W
1V
b11000 ^
b11000 ,"
b11000 -"
b100100 2
b100100 3
b100100 G
b100100 ="
b100100 A"
b100100 C"
b100100 I"
b100100 J"
b100100 K"
b100100 M"
b100100 ["
b100100 a"
0n
1r
b1100 >
b1100 Y
b1100 0"
b1100 :"
b1100 >"
b11000 =
b11000 X
b11000 ."
b11000 <"
b11000 ?"
b1 3"
b11000 5"
b0 4"
b1101111 k
b1101111 }
b1100000000000000000000000 7
b1100000000000000000000000 M
b1100000000000000000000000 _"
b1100000000000000000000000 c"
b1100000000000000000000000 O
b1100000000000000000000000 $"
b1100000000000000000000000 *"
b11000 N
b11000 %"
b11000 )"
b100000000000 P
b100000000000 #"
b100000000000 ("
b1 Q
b1 ""
b1 '"
b11000 `
b11000 !"
b11000 &"
b0 [
b0 h
b0 2"
b0 7"
b0 ?
b0 L
b0 O"
b0 U"
b0 Z
b0 g
b0 /"
b0 6"
b11 o"
b11 s"
b1100000000000000011101111 E
b1100000000000000011101111 a
b1100000000000000011101111 ~
b1100000000000000011101111 F"
b1100000000000000011101111 N"
b1100 '
b1100 5
b1100 <
b1100 U
b1100 1"
b1100 E"
b1100 L"
b1100 ^"
b1100 b"
b1100000000000000011101111 ,
b1100000000000000011101111 C
b1100000000000000011101111 D"
b1100000000000000011101111 r"
b1100000000000000011101111 v"
1!
#50000
0!
#55000
b0 ^
b0 ,"
b0 -"
b0 =
b0 X
b0 ."
b0 <"
b0 ?"
b0 ;
b0 T
b0 m
b0 {
b0 ]"
b0 d"
0J
0W
0V
b0 :
b0 S
b0 8"
b0 `"
b0 f"
b0 g"
b0 k"
0r
1n
b0 2
b0 3
b0 G
b0 ="
b0 A"
b0 C"
b0 I"
b0 J"
b0 K"
b0 M"
b0 ["
b0 a"
b0 3"
b0 5"
b110011 k
b110011 }
b0 7
b0 M
b0 _"
b0 c"
b0 O
b0 $"
b0 *"
b0 N
b0 %"
b0 )"
b0 P
b0 #"
b0 ("
b0 Q
b0 ""
b0 '"
b0 `
b0 !"
b0 &"
b0 >
b0 Y
b0 0"
b0 :"
b0 >"
b1001 o"
b1001 s"
b110011 E
b110011 a
b110011 ~
b110011 F"
b110011 N"
b100100 '
b100100 5
b100100 <
b100100 U
b100100 1"
b100100 E"
b100100 L"
b100100 ^"
b100100 b"
b110011 ,
b110011 C
b110011 D"
b110011 r"
b110011 v"
1!
#60000
0!
#65000
b10100 :
b10100 S
b10100 8"
b10100 `"
b10100 f"
b101 g"
b101 k"
b11000000000000010 ^
b11000000000000010 ,"
b11000000000000010 -"
b10100 2
b10100 3
b10100 G
b10100 ="
b10100 A"
b10100 C"
b10100 I"
b10100 J"
b10100 K"
b10100 M"
b10100 ["
b10100 a"
b10100 =
b10100 X
b10100 ."
b10100 <"
b10100 ?"
b10100 ?
b10100 L
b10100 O"
b10100 U"
b10100 Z
b10100 g
b10100 /"
b10100 6"
b110 3"
b10 5"
b11 4"
b1000011000000000000000 7
b1000011000000000000000 M
b1000011000000000000000 _"
b1000011000000000000000 c"
b1000011000000000000000 O
b1000011000000000000000 $"
b1000011000000000000000 *"
b11000000000000010 N
b11000000000000010 %"
b11000000000000010 )"
b110 P
b110 #"
b110 ("
b110 Q
b110 ""
b110 '"
b10 `
b10 !"
b10 &"
b1010 o"
b1010 s"
b1000011000001100110011 E
b1000011000001100110011 a
b1000011000001100110011 ~
b1000011000001100110011 F"
b1000011000001100110011 N"
b101000 '
b101000 5
b101000 <
b101000 U
b101000 1"
b101000 E"
b101000 L"
b101000 ^"
b101000 b"
b1000011000001100110011 ,
b1000011000001100110011 C
b1000011000001100110011 D"
b1000011000001100110011 r"
b1000011000001100110011 v"
1!
#70000
0!
#75000
b0 T"
b100 g"
b100 k"
b110000 :
b110000 S
b110000 8"
b110000 `"
b110000 f"
b0 ^
b0 ,"
b0 -"
b10000 2
b10000 3
b10000 G
b10000 ="
b10000 A"
b10000 C"
b10000 I"
b10000 J"
b10000 K"
b10000 M"
b10000 ["
b10000 a"
b0 =
b0 X
b0 ."
b0 <"
b0 ?"
b10000 >
b10000 Y
b10000 0"
b10000 :"
b10000 >"
b1 _
b1 s
b1 z
b1 +"
b10 ;
b10 T
b10 m
b10 {
b10 ]"
b10 d"
1I
1V
b0 ?
b0 L
b0 O"
b0 U"
b0 Z
b0 g
b0 /"
b0 6"
b10000 [
b10000 h
b10000 2"
b10000 7"
0n
1q
b0 3"
b0 5"
b1 4"
b1100111 k
b1100111 }
b1000000000000000 7
b1000000000000000 M
b1000000000000000 _"
b1000000000000000 c"
b1000000000000000 O
b1000000000000000 $"
b1000000000000000 *"
b1000000000000000 N
b1000000000000000 %"
b1000000000000000 )"
b0 P
b0 #"
b0 ("
b0 Q
b0 ""
b0 '"
b0 `
b0 !"
b0 &"
b1011 o"
b1011 s"
b1000000001100111 E
b1000000001100111 a
b1000000001100111 ~
b1000000001100111 F"
b1000000001100111 N"
b101100 '
b101100 5
b101100 <
b101100 U
b101100 1"
b101100 E"
b101100 L"
b101100 ^"
b101100 b"
b1000000001100111 ,
b1000000001100111 C
b1000000001100111 D"
b1000000001100111 r"
b1000000001100111 v"
1!
#80000
0!
#85000
b110 g"
b110 k"
b11000 2
b11000 3
b11000 G
b11000 ="
b11000 A"
b11000 C"
b11000 I"
b11000 J"
b11000 K"
b11000 M"
b11000 ["
b11000 a"
b100 =
b100 X
b100 ."
b100 <"
b100 ?"
b10100 >
b10100 Y
b10100 0"
b10100 :"
b10100 >"
1/
11
b100 ^
b100 ,"
b100 -"
b10100 :
b10100 S
b10100 8"
b10100 `"
b10100 f"
b10100 &
b10100 8
b10100 R"
b10100 X"
b10100 i"
b10100 m"
b1111 (
b1111 4
b1111 h"
b1111 l"
b1111 @
b1111 S"
b1111 Y"
b10100 ?
b10100 L
b10100 O"
b10100 U"
b10100 Z
b10100 g
b10100 /"
b10100 6"
b10100 [
b10100 h
b10100 2"
b10100 7"
1]
b0 _
b0 s
b0 z
b0 +"
0I
19
0R
0q
1l
b10 V"
b10 f
b100 3"
b110 5"
b10 4"
b10 i
b10 x
b100011 k
b100011 }
b11000010010000000000000 7
b11000010010000000000000 M
b11000010010000000000000 _"
b11000010010000000000000 c"
b11000010010000000000000 O
b11000010010000000000000 $"
b11000010010000000000000 *"
b10010000000000110 N
b10010000000000110 %"
b10010000000000110 )"
b100 P
b100 #"
b100 ("
b100 Q
b100 ""
b100 '"
b110 `
b110 !"
b110 &"
b100 o"
b100 s"
b11000010010001000100011 E
b11000010010001000100011 a
b11000010010001000100011 ~
b11000010010001000100011 F"
b11000010010001000100011 N"
b10000 '
b10000 5
b10000 <
b10000 U
b10000 1"
b10000 E"
b10000 L"
b10000 ^"
b10000 b"
b11000010010001000100011 ,
b11000010010001000100011 C
b11000010010001000100011 D"
b11000010010001000100011 r"
b11000010010001000100011 v"
1!
#90000
0!
#95000
b10 T"
b1100 g"
b1100 k"
b110010 2
b110010 3
b110010 G
b110010 ="
b110010 A"
b110010 C"
b110010 I"
b110010 J"
b110010 K"
b110010 M"
b110010 ["
b110010 a"
0/
01
b11110 =
b11110 X
b11110 ."
b11110 <"
b11110 ?"
b110010 :
b110010 S
b110010 8"
b110010 `"
b110010 f"
b0 ?
b0 L
b0 O"
b0 U"
b0 Z
b0 g
b0 /"
b0 6"
b1 _
b1 s
b1 z
b1 +"
b0 ;
b0 T
b0 m
b0 {
b0 ]"
b0 d"
09
1R
0l
1t
b11110 ^
b11110 ,"
b11110 -"
b0 V"
b0 f
b11 3"
b11110 5"
b0 i
b0 x
b10011 k
b10011 }
b1111000010000000000000000 7
b1111000010000000000000000 M
b1111000010000000000000000 _"
b1111000010000000000000000 c"
b1111000010000000000000000 O
b1111000010000000000000000 $"
b1111000010000000000000000 *"
b10000000000011110 N
b10000000000011110 %"
b10000000000011110 )"
b100000000010 P
b100000000010 #"
b100000000010 ("
b11 Q
b11 ""
b11 '"
b11110 `
b11110 !"
b11110 &"
b101 o"
b101 s"
b1111000010000000110010011 E
b1111000010000000110010011 a
b1111000010000000110010011 ~
b1111000010000000110010011 F"
b1111000010000000110010011 N"
b10100 '
b10100 5
b10100 <
b10100 U
b10100 1"
b10100 E"
b10100 L"
b10100 ^"
b10100 b"
10
b1111000010000000110010011 ,
b1111000010000000110010011 C
b1111000010000000110010011 D"
b1111000010000000110010011 r"
b1111000010000000110010011 v"
1!
#100000
0!
#105000
b0 T"
b0 g"
b0 k"
b0 2
b0 3
b0 G
b0 ="
b0 A"
b0 C"
b0 I"
b0 J"
b0 K"
b0 M"
b0 ["
b0 a"
b0 >
b0 Y
b0 0"
b0 :"
b0 >"
b1000000000000 :
b1000000000000 S
b1000000000000 8"
b1000000000000 `"
b1000000000000 f"
b0 =
b0 X
b0 ."
b0 <"
b0 ?"
b1000000000000 ^
b1000000000000 ,"
b1000000000000 -"
b0 [
b0 h
b0 2"
b0 7"
b100 _
b100 s
b100 z
b100 +"
b11 ;
b11 T
b11 m
b11 {
b11 ]"
b11 d"
1e
0V
0t
1o
b1 V"
b1 f
b100 3"
b0 5"
b0 4"
b1 i
b1 x
b110111 k
b110111 }
b1000000000000 7
b1000000000000 M
b1000000000000 _"
b1000000000000 c"
b1000000000000 O
b1000000000000 $"
b1000000000000 *"
b1000000000000 N
b1000000000000 %"
b1000000000000 )"
b100 P
b100 #"
b100 ("
b100 Q
b100 ""
b100 '"
b0 `
b0 !"
b0 &"
b110 o"
b110 s"
b1001000110111 E
b1001000110111 a
b1001000110111 ~
b1001000110111 F"
b1001000110111 N"
00
b11000 '
b11000 5
b11000 <
b11000 U
b11000 1"
b11000 E"
b11000 L"
b11000 ^"
b11000 b"
b1001000110111 ,
b1001000110111 C
b1001000110111 D"
b1001000110111 r"
b1001000110111 v"
1!
#110000
0!
#115000
b111 g"
b111 k"
b1000000000000000000000000 ^
b1000000000000000000000000 ,"
b1000000000000000000000000 -"
b1000000000000000000011100 2
b1000000000000000000011100 3
b1000000000000000000011100 G
b1000000000000000000011100 ="
b1000000000000000000011100 A"
b1000000000000000000011100 C"
b1000000000000000000011100 I"
b1000000000000000000011100 J"
b1000000000000000000011100 K"
b1000000000000000000011100 M"
b1000000000000000000011100 ["
b1000000000000000000011100 a"
b11100 >
b11100 Y
b11100 0"
b11100 :"
b11100 >"
b1000000000000000000000000 =
b1000000000000000000000000 X
b1000000000000000000000000 ."
b1000000000000000000000000 <"
b1000000000000000000000000 ?"
b0 ;
b0 T
b0 m
b0 {
b0 ]"
b0 d"
1c
0e
1W
1V
0o
1v
b1000000000000000000011100 :
b1000000000000000000011100 S
b1000000000000000000011100 8"
b1000000000000000000011100 `"
b1000000000000000000011100 f"
b0 V"
b0 f
b101 3"
b10000 5"
b0 i
b0 x
b10111 k
b10111 }
b1000000000000000000000000 7
b1000000000000000000000000 M
b1000000000000000000000000 _"
b1000000000000000000000000 c"
b1000000000000000000000000 O
b1000000000000000000000000 $"
b1000000000000000000000000 *"
b10000 N
b10000 %"
b10000 )"
b100000000100 P
b100000000100 #"
b100000000100 ("
b101 Q
b101 ""
b101 '"
b10000 `
b10000 !"
b10000 &"
b111 o"
b111 s"
b1000000000000001010010111 E
b1000000000000001010010111 a
b1000000000000001010010111 ~
b1000000000000001010010111 F"
b1000000000000001010010111 N"
b11100 '
b11100 5
b11100 <
b11100 U
b11100 1"
b11100 E"
b11100 L"
b11100 ^"
b11100 b"
b1000000000000001010010111 ,
b1000000000000001010010111 C
b1000000000000001010010111 D"
b1000000000000001010010111 r"
b1000000000000001010010111 v"
1!
#120000
0!
#125000
b10000 =
b10000 X
b10000 ."
b10000 <"
b10000 ?"
b10000 ^
b10000 ,"
b10000 -"
b110000 :
b110000 S
b110000 8"
b110000 `"
b110000 f"
b1100 g"
b1100 k"
1F
b110010 ?
b110010 L
b110010 O"
b110010 U"
b110010 Z
b110010 g
b110010 /"
b110010 6"
b10100 [
b10100 h
b10100 2"
b10100 7"
b10 _
b10 s
b10 z
b10 +"
0c
1K
1b
0R
0v
1u
b110000 2
b110000 3
b110000 G
b110000 ="
b110000 A"
b110000 C"
b110000 I"
b110000 J"
b110000 K"
b110000 M"
b110000 ["
b110000 a"
b1 V"
b1 f
b10000 3"
b11 5"
b10 4"
b1 i
b1 x
b1100011 k
b1100011 }
b1100010001000000000000 7
b1100010001000000000000 M
b1100010001000000000000 _"
b1100010001000000000000 c"
b1100010001000000000000 O
b1100010001000000000000 $"
b1100010001000000000000 *"
b10001100000000010 N
b10001100000000010 %"
b10001100000000010 )"
b10000 P
b10000 #"
b10000 ("
b10000 Q
b10000 ""
b10000 '"
b11 `
b11 !"
b11 &"
b100000 >
b100000 Y
b100000 0"
b100000 :"
b100000 >"
b1000 o"
b1000 s"
b1100010001100001100011 E
b1100010001100001100011 a
b1100010001100001100011 ~
b1100010001100001100011 F"
b1100010001100001100011 N"
b100000 '
b100000 5
b100000 <
b100000 U
b100000 1"
b100000 E"
b100000 L"
b100000 ^"
b100000 b"
b1100010001100001100011 ,
b1100010001100001100011 C
b1100010001100001100011 D"
b1100010001100001100011 r"
b1100010001100001100011 v"
1!
#130000
0!
#135000
b0 ^
b0 ,"
b0 -"
b0 :
b0 S
b0 8"
b0 `"
b0 f"
b0 =
b0 X
b0 ."
b0 <"
b0 ?"
b0 g"
b0 k"
0F
b0 ?
b0 L
b0 O"
b0 U"
b0 Z
b0 g
b0 /"
b0 6"
b0 [
b0 h
b0 2"
b0 7"
0K
0b
0W
0V
1R
0u
1n
b0 2
b0 3
b0 G
b0 ="
b0 A"
b0 C"
b0 I"
b0 J"
b0 K"
b0 M"
b0 ["
b0 a"
b0 V"
b0 f
b0 3"
b0 5"
b0 4"
b0 i
b0 x
b110011 k
b110011 }
b0 7
b0 M
b0 _"
b0 c"
b0 O
b0 $"
b0 *"
b0 N
b0 %"
b0 )"
b0 P
b0 #"
b0 ("
b0 Q
b0 ""
b0 '"
b0 `
b0 !"
b0 &"
b0 >
b0 Y
b0 0"
b0 :"
b0 >"
b1100 o"
b1100 s"
b110011 E
b110011 a
b110011 ~
b110011 F"
b110011 N"
b110000 '
b110000 5
b110000 <
b110000 U
b110000 1"
b110000 E"
b110000 L"
b110000 ^"
b110000 b"
b110011 ,
b110011 C
b110011 D"
b110011 r"
b110011 v"
1!
#140000
0!
#145000
b110 g"
b110 k"
b100 =
b100 X
b100 ."
b100 <"
b100 ?"
b11000 2
b11000 3
b11000 G
b11000 ="
b11000 A"
b11000 C"
b11000 I"
b11000 J"
b11000 K"
b11000 M"
b11000 ["
b11000 a"
bx :
bx S
bx 8"
bx `"
bx f"
b100 ^
b100 ,"
b100 -"
b10100 >
b10100 Y
b10100 0"
b10100 :"
b10100 >"
0+
11
b1000000000000 ?
b1000000000000 L
b1000000000000 O"
b1000000000000 U"
b1000000000000 Z
b1000000000000 g
b1000000000000 /"
b1000000000000 6"
b10100 [
b10100 h
b10100 2"
b10100 7"
b1 _
b1 s
b1 z
b1 +"
b1 ;
b1 T
b1 m
b1 {
b1 ]"
b1 d"
1\
1B
1V
0n
1p
b10 V"
b10 f
b111 3"
b100 5"
b10 4"
b10 i
b10 x
b11 k
b11 }
b10000010010000000000000 7
b10000010010000000000000 M
b10000010010000000000000 _"
b10000010010000000000000 c"
b10000010010000000000000 O
b10000010010000000000000 $"
b10000010010000000000000 *"
b10010000000000100 N
b10010000000000100 %"
b10010000000000100 )"
b100000000110 P
b100000000110 #"
b100000000110 ("
b111 Q
b111 ""
b111 '"
b100 `
b100 !"
b100 &"
b1101 o"
b1101 s"
b10000010010001110000011 E
b10000010010001110000011 a
b10000010010001110000011 ~
b10000010010001110000011 F"
b10000010010001110000011 N"
b110100 '
b110100 5
b110100 <
b110100 U
b110100 1"
b110100 E"
b110100 L"
b110100 ^"
b110100 b"
b10000010010001110000011 ,
b10000010010001110000011 C
b10000010010001110000011 D"
b10000010010001110000011 r"
b10000010010001110000011 v"
1!
#150000
0!
#155000
b10100 :
b10100 S
b10100 8"
b10100 `"
b10100 f"
01
1+
b10100 6
b10100 P"
b10100 Z"
b10100 \"
b10100 e"
0-
10
b10100 )
b10100 A
b10100 Q"
b10100 W"
b10100 j"
b10100 n"
1!
#160000
0!
#165000
b111100 :
b111100 S
b111100 8"
b111100 `"
b111100 f"
b0 T"
b1 g"
b1 k"
b100 2
b100 3
b100 G
b100 ="
b100 A"
b100 C"
b100 I"
b100 J"
b100 K"
b100 M"
b100 ["
b100 a"
b11111111111111111111111111001100 =
b11111111111111111111111111001100 X
b11111111111111111111111111001100 ."
b11111111111111111111111111001100 <"
b11111111111111111111111111001100 ?"
b111000 >
b111000 Y
b111000 0"
b111000 :"
b111000 >"
b11111111111111111111111111001100 ^
b11111111111111111111111111001100 ,"
b11111111111111111111111111001100 -"
b0 ?
b0 L
b0 O"
b0 U"
b0 Z
b0 g
b0 /"
b0 6"
b0 [
b0 h
b0 2"
b0 7"
b11 _
b11 s
b11 z
b11 +"
1J
b10 ;
b10 T
b10 m
b10 {
b10 ]"
b10 d"
0\
0B
1W
0p
1r
b111 V"
b111 f
b1 3"
b1101 5"
b11111 4"
1j
b111 i
b111 x
b1101111 k
b1101111 }
b11111100110111111111000000000000 7
b11111100110111111111000000000000 M
b11111100110111111111000000000000 _"
b11111100110111111111000000000000 c"
b11111100110111111111000000000000 O
b11111100110111111111000000000000 $"
b11111100110111111111000000000000 *"
b11111111111111111111111111001100 N
b11111111111111111111111111001100 %"
b11111111111111111111111111001100 )"
b11111111111111111111111111000000 P
b11111111111111111111111111000000 #"
b11111111111111111111111111000000 ("
b11111111111111111111111111000001 Q
b11111111111111111111111111000001 ""
b11111111111111111111111111000001 '"
b11111111111111111111111111001101 `
b11111111111111111111111111001101 !"
b11111111111111111111111111001101 &"
1+
b1110 o"
b1110 s"
01
b11111100110111111111000011101111 E
b11111100110111111111000011101111 a
b11111100110111111111000011101111 ~
b11111100110111111111000011101111 F"
b11111100110111111111000011101111 N"
00
b111000 '
b111000 5
b111000 <
b111000 U
b111000 1"
b111000 E"
b111000 L"
b111000 ^"
b111000 b"
1-
b11111100110111111111000011101111 ,
b11111100110111111111000011101111 C
b11111100110111111111000011101111 D"
b11111100110111111111000011101111 r"
b11111100110111111111000011101111 v"
1!
#170000
0!
#175000
bx T"
bx0 ^
bx0 ,"
bx0 -"
bx =
bx X
bx ."
bx <"
bx ?"
b1000 :
b1000 S
b1000 8"
b1000 `"
b1000 f"
bx g"
bx k"
bx ?
bx L
bx O"
bx U"
bx Z
bx g
bx /"
bx 6"
bx [
bx h
bx 2"
bx 7"
0J
0W
0V
0R
0r
bx 2
bx 3
bx G
bx ="
bx A"
bx C"
bx I"
bx J"
bx K"
bx M"
bx ["
bx a"
bx V"
bx f
bx 3"
bx 5"
bx 4"
xj
bx i
bx x
bx k
bx }
bx000000000000 7
bx000000000000 M
bx000000000000 _"
bx000000000000 c"
bx000000000000 O
bx000000000000 $"
bx000000000000 *"
bx0 N
bx0 %"
bx0 )"
bx0 P
bx0 #"
bx0 ("
bx Q
bx ""
bx '"
bx `
bx !"
bx &"
bx >
bx Y
bx 0"
bx :"
bx >"
b1 o"
b1 s"
bx E
bx a
bx ~
bx F"
bx N"
b100 '
b100 5
b100 <
b100 U
b100 1"
b100 E"
b100 L"
b100 ^"
b100 b"
bx ,
bx C
bx D"
bx r"
bx v"
1!
#180000
0!
