package com.cburch.logisim.verilog.std.gatelvl;

public class ComplexGateCell {
}
