$date
	Tue Feb 18 00:15:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module priority_encoder_tb $end
$var wire 2 ! out [1:0] $end
$var wire 1 " valid $end
$var reg 4 # data_in [3:0] $end
$scope module uut $end
$var wire 4 $ data [3:0] $end
$var reg 2 % out [1:0] $end
$var reg 1 & valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b0 %
b0 $
b0 #
0"
b0 !
$end
#10000
1&
1"
b1 #
b1 $
#20000
b1 %
b1 !
1&
1"
b10 #
b10 $
#30000
b10 %
b10 !
1&
1"
b100 #
b100 $
#40000
b11 %
b11 !
1&
1"
b1000 #
b1000 $
#50000
b11 %
b11 !
1&
1"
b1010 #
b1010 $
#60000
b10 %
b10 !
1&
1"
b111 #
b111 $
#70000
b11 %
b11 !
1&
1"
b1111 #
b1111 $
#80000
