# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../virg_mobila.srcs/sources_1/new/sum1bit.v" \
"../../../../virg_mobila.srcs/sources_1/new/sum4biti.v" \
"../../../../virg_mobila.srcs/sources_1/new/sum24biti.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
