# Full_Adder_1bit
Verilog project implementing a 1-bit full adder using Quartus Prime and ModelSim.
