INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Clock_Enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Enable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Get_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Get_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Seven_Seg_Nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Top_Nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/basic_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sim_1/new/ip_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tb
