
musynth-cm7_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fb0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08008248  08008248  00009248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800829c  0800829c  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800829c  0800829c  0000929c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082a4  080082a4  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082a4  080082a4  000092a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080082a8  080082a8  000092a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  24000000  080082ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  2400006c  08008318  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000434  08008318  0000a434  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae57  00000000  00000000  0000a09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eb8  00000000  00000000  00024ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001660  00000000  00000000  00027db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001187  00000000  00000000  00029410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003d4a9  00000000  00000000  0002a597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d11b  00000000  00000000  00067a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019106c  00000000  00000000  00084b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00215bc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006678  00000000  00000000  00215c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0021c284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400006c 	.word	0x2400006c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008230 	.word	0x08008230

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000070 	.word	0x24000070
 80002d4:	08008230 	.word	0x08008230

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <app>:
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim13;
extern UART_HandleTypeDef huart1;

void app(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
	printf("app start\n");
 8000794:	4802      	ldr	r0, [pc, #8]	@ (80007a0 <app+0x10>)
 8000796:	f007 f9b7 	bl	8007b08 <puts>

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	08008248 	.word	0x08008248

080007a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80007ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80007b4:	f003 0301 	and.w	r3, r3, #1
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d013      	beq.n	80007e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80007bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80007c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d00b      	beq.n	80007e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80007cc:	e000      	b.n	80007d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80007ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80007d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d0f9      	beq.n	80007ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80007da:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	b2d2      	uxtb	r2, r2
 80007e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80007e4:	687b      	ldr	r3, [r7, #4]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr

080007f2 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
#if 1
	for (int i = 0; i < len; i++)
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
 8000802:	e009      	b.n	8000818 <_write+0x26>
	{
		ITM_SendChar(ptr[i]);
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	68ba      	ldr	r2, [r7, #8]
 8000808:	4413      	add	r3, r2
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ffc9 	bl	80007a4 <ITM_SendChar>
	for (int i = 0; i < len; i++)
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	3301      	adds	r3, #1
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	697a      	ldr	r2, [r7, #20]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	429a      	cmp	r2, r3
 800081e:	dbf1      	blt.n	8000804 <_write+0x12>
	}
	return len;
 8000820:	687b      	ldr	r3, [r7, #4]
#else
    HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
    return len;
#endif
}
 8000822:	4618      	mov	r0, r3
 8000824:	3718      	adds	r7, #24
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <delay_ms>:

void delay_ms(uint32_t t)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(&htim13);
 8000834:	480f      	ldr	r0, [pc, #60]	@ (8000874 <delay_ms+0x48>)
 8000836:	f005 fe3b 	bl	80064b0 <HAL_TIM_Base_Start>
	for (uint32_t i = 0; i < t; i++) {
 800083a:	2300      	movs	r3, #0
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	e00e      	b.n	800085e <delay_ms+0x32>
		__HAL_TIM_SET_COUNTER(&htim13, 0);				// counter set as 0
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <delay_ms+0x48>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2200      	movs	r2, #0
 8000846:	625a      	str	r2, [r3, #36]	@ 0x24
		while (999 > __HAL_TIM_GET_COUNTER(&htim13));	// 1000clk wait
 8000848:	bf00      	nop
 800084a:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <delay_ms+0x48>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000850:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8000854:	4293      	cmp	r3, r2
 8000856:	d9f8      	bls.n	800084a <delay_ms+0x1e>
	for (uint32_t i = 0; i < t; i++) {
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	3301      	adds	r3, #1
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	68fa      	ldr	r2, [r7, #12]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	429a      	cmp	r2, r3
 8000864:	d3ec      	bcc.n	8000840 <delay_ms+0x14>
	}
	HAL_TIM_Base_Stop(&htim13);
 8000866:	4803      	ldr	r0, [pc, #12]	@ (8000874 <delay_ms+0x48>)
 8000868:	f005 fe92 	bl	8006590 <HAL_TIM_Base_Stop>
}
 800086c:	bf00      	nop
 800086e:	3710      	adds	r7, #16
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	240001fc 	.word	0x240001fc

08000878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800087e:	f000 fae1 	bl	8000e44 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000882:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000886:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000888:	bf00      	nop
 800088a:	4b2d      	ldr	r3, [pc, #180]	@ (8000940 <main+0xc8>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000892:	2b00      	cmp	r3, #0
 8000894:	d004      	beq.n	80008a0 <main+0x28>
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	1e5a      	subs	r2, r3, #1
 800089a:	607a      	str	r2, [r7, #4]
 800089c:	2b00      	cmp	r3, #0
 800089e:	dcf4      	bgt.n	800088a <main+0x12>
  if ( timeout < 0 )
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	da01      	bge.n	80008aa <main+0x32>
  {
  Error_Handler();
 80008a6:	f000 faf9 	bl	8000e9c <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008aa:	f000 fda3 	bl	80013f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ae:	f000 f84d 	bl	800094c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80008b2:	f000 f8c5 	bl	8000a40 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80008b6:	4b22      	ldr	r3, [pc, #136]	@ (8000940 <main+0xc8>)
 80008b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008bc:	4a20      	ldr	r2, [pc, #128]	@ (8000940 <main+0xc8>)
 80008be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000940 <main+0xc8>)
 80008c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80008d4:	2000      	movs	r0, #0
 80008d6:	f001 f96b 	bl	8001bb0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80008da:	2100      	movs	r1, #0
 80008dc:	2000      	movs	r0, #0
 80008de:	f001 f981 	bl	8001be4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80008e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008e6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80008e8:	bf00      	nop
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <main+0xc8>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d104      	bne.n	8000900 <main+0x88>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	1e5a      	subs	r2, r3, #1
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	dcf4      	bgt.n	80008ea <main+0x72>
if ( timeout < 0 )
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2b00      	cmp	r3, #0
 8000904:	da01      	bge.n	800090a <main+0x92>
{
Error_Handler();
 8000906:	f000 fac9 	bl	8000e9c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090a:	f000 fa0d 	bl	8000d28 <MX_GPIO_Init>
  MX_I2C1_Init();
 800090e:	f000 f8cb 	bl	8000aa8 <MX_I2C1_Init>
  MX_SAI1_Init();
 8000912:	f000 f909 	bl	8000b28 <MX_SAI1_Init>
  MX_SPI1_Init();
 8000916:	f000 f941 	bl	8000b9c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800091a:	f000 f9b9 	bl	8000c90 <MX_USART1_UART_Init>
  MX_TIM13_Init();
 800091e:	f000 f993 	bl	8000c48 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  app();
 8000922:	f7ff ff35 	bl	8000790 <app>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  delay_ms(500);
 8000926:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800092a:	f7ff ff7f 	bl	800082c <delay_ms>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800092e:	2101      	movs	r1, #1
 8000930:	4804      	ldr	r0, [pc, #16]	@ (8000944 <main+0xcc>)
 8000932:	f001 f922 	bl	8001b7a <HAL_GPIO_TogglePin>
	  printf("hello, from cm7\n");
 8000936:	4804      	ldr	r0, [pc, #16]	@ (8000948 <main+0xd0>)
 8000938:	f007 f8e6 	bl	8007b08 <puts>
	  delay_ms(500);
 800093c:	bf00      	nop
 800093e:	e7f2      	b.n	8000926 <main+0xae>
 8000940:	58024400 	.word	0x58024400
 8000944:	58020400 	.word	0x58020400
 8000948:	08008254 	.word	0x08008254

0800094c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b09c      	sub	sp, #112	@ 0x70
 8000950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000956:	224c      	movs	r2, #76	@ 0x4c
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f007 f8dc 	bl	8007b18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	2220      	movs	r2, #32
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f007 f8d6 	bl	8007b18 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800096c:	2004      	movs	r0, #4
 800096e:	f001 fa81 	bl	8001e74 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000972:	2300      	movs	r3, #0
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	4b30      	ldr	r3, [pc, #192]	@ (8000a38 <SystemClock_Config+0xec>)
 8000978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800097a:	4a2f      	ldr	r2, [pc, #188]	@ (8000a38 <SystemClock_Config+0xec>)
 800097c:	f023 0301 	bic.w	r3, r3, #1
 8000980:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000982:	4b2d      	ldr	r3, [pc, #180]	@ (8000a38 <SystemClock_Config+0xec>)
 8000984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a3c <SystemClock_Config+0xf0>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	4a2a      	ldr	r2, [pc, #168]	@ (8000a3c <SystemClock_Config+0xf0>)
 8000992:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000996:	6193      	str	r3, [r2, #24]
 8000998:	4b28      	ldr	r3, [pc, #160]	@ (8000a3c <SystemClock_Config+0xf0>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009a4:	bf00      	nop
 80009a6:	4b25      	ldr	r3, [pc, #148]	@ (8000a3c <SystemClock_Config+0xf0>)
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009b2:	d1f8      	bne.n	80009a6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009b4:	2301      	movs	r3, #1
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009be:	2302      	movs	r3, #2
 80009c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009c2:	2302      	movs	r3, #2
 80009c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80009c6:	2305      	movs	r3, #5
 80009c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 80009ca:	23a0      	movs	r3, #160	@ 0xa0
 80009cc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009ce:	2302      	movs	r3, #2
 80009d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009d2:	2302      	movs	r3, #2
 80009d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009d6:	2302      	movs	r3, #2
 80009d8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009da:	2308      	movs	r3, #8
 80009dc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009de:	2300      	movs	r3, #0
 80009e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 fa9c 	bl	8001f28 <HAL_RCC_OscConfig>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80009f6:	f000 fa51 	bl	8000e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fa:	233f      	movs	r3, #63	@ 0x3f
 80009fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009fe:	2303      	movs	r3, #3
 8000a00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a06:	2308      	movs	r3, #8
 8000a08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a0a:	2340      	movs	r3, #64	@ 0x40
 8000a0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a0e:	2340      	movs	r3, #64	@ 0x40
 8000a10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a16:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a18:	2340      	movs	r3, #64	@ 0x40
 8000a1a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2102      	movs	r1, #2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 fedb 	bl	80027dc <HAL_RCC_ClockConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000a2c:	f000 fa36 	bl	8000e9c <Error_Handler>
  }
}
 8000a30:	bf00      	nop
 8000a32:	3770      	adds	r7, #112	@ 0x70
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	58000400 	.word	0x58000400
 8000a3c:	58024800 	.word	0x58024800

08000a40 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b0b0      	sub	sp, #192	@ 0xc0
 8000a44:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a46:	463b      	mov	r3, r7
 8000a48:	22c0      	movs	r2, #192	@ 0xc0
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f007 f863 	bl	8007b18 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_SPI1;
 8000a52:	f44f 2282 	mov.w	r2, #266240	@ 0x41000
 8000a56:	f04f 0300 	mov.w	r3, #0
 8000a5a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8000a5e:	2319      	movs	r3, #25
 8000a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 192;
 8000a62:	23c0      	movs	r3, #192	@ 0xc0
 8000a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000a66:	2302      	movs	r3, #2
 8000a68:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8000a7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a82:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000a84:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000a88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a8c:	463b      	mov	r3, r7
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f002 fa30 	bl	8002ef4 <HAL_RCCEx_PeriphCLKConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 8000a9a:	f000 f9ff 	bl	8000e9c <Error_Handler>
  }
}
 8000a9e:	bf00      	nop
 8000aa0:	37c0      	adds	r7, #192	@ 0xc0
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000aae:	4a1c      	ldr	r2, [pc, #112]	@ (8000b20 <MX_I2C1_Init+0x78>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ab4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b24 <MX_I2C1_Init+0x7c>)
 8000ab6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000abe:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ac4:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aca:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ae2:	480e      	ldr	r0, [pc, #56]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000ae4:	f001 f892 	bl	8001c0c <HAL_I2C_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000aee:	f000 f9d5 	bl	8000e9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4809      	ldr	r0, [pc, #36]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000af6:	f001 f925 	bl	8001d44 <HAL_I2CEx_ConfigAnalogFilter>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b00:	f000 f9cc 	bl	8000e9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b04:	2100      	movs	r1, #0
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_I2C1_Init+0x74>)
 8000b08:	f001 f967 	bl	8001dda <HAL_I2CEx_ConfigDigitalFilter>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b12:	f000 f9c3 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	24000088 	.word	0x24000088
 8000b20:	40005400 	.word	0x40005400
 8000b24:	10c0ecff 	.word	0x10c0ecff

08000b28 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b2e:	4a19      	ldr	r2, [pc, #100]	@ (8000b94 <MX_SAI1_Init+0x6c>)
 8000b30:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000b32:	4b17      	ldr	r3, [pc, #92]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000b38:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000b3e:	4b14      	ldr	r3, [pc, #80]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b58:	4a0f      	ldr	r2, [pc, #60]	@ (8000b98 <MX_SAI1_Init+0x70>)
 8000b5a:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000b62:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000b68:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000b74:	2302      	movs	r3, #2
 8000b76:	2200      	movs	r2, #0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <MX_SAI1_Init+0x68>)
 8000b7c:	f004 feb8 	bl	80058f0 <HAL_SAI_InitProtocol>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_SAI1_Init+0x62>
  {
    Error_Handler();
 8000b86:	f000 f989 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	240000dc 	.word	0x240000dc
 8000b94:	40015804 	.word	0x40015804
 8000b98:	0002ee00 	.word	0x0002ee00

08000b9c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ba0:	4b27      	ldr	r3, [pc, #156]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000ba2:	4a28      	ldr	r2, [pc, #160]	@ (8000c44 <MX_SPI1_Init+0xa8>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ba6:	4b26      	ldr	r3, [pc, #152]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000ba8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000bac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bae:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000bb4:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bba:	4b21      	ldr	r3, [pc, #132]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bc8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000bcc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bce:	4b1c      	ldr	r3, [pc, #112]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bda:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000be0:	4b17      	ldr	r3, [pc, #92]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000be6:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bec:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bf2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000bf4:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000bfa:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c00:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c06:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000c18:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000c1e:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000c24:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c2a:	4805      	ldr	r0, [pc, #20]	@ (8000c40 <MX_SPI1_Init+0xa4>)
 8000c2c:	f005 faaa 	bl	8006184 <HAL_SPI_Init>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8000c36:	f000 f931 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	24000174 	.word	0x24000174
 8000c44:	40013000 	.word	0x40013000

08000c48 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c8c <MX_TIM13_Init+0x44>)
 8000c50:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 199;
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c54:	22c7      	movs	r2, #199	@ 0xc7
 8000c56:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c58:	4b0b      	ldr	r3, [pc, #44]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c64:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c66:	4b08      	ldr	r3, [pc, #32]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000c72:	4805      	ldr	r0, [pc, #20]	@ (8000c88 <MX_TIM13_Init+0x40>)
 8000c74:	f005 fbc5 	bl	8006402 <HAL_TIM_Base_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8000c7e:	f000 f90d 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	240001fc 	.word	0x240001fc
 8000c8c:	40001c00 	.word	0x40001c00

08000c90 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c94:	4b22      	ldr	r3, [pc, #136]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000c96:	4a23      	ldr	r2, [pc, #140]	@ (8000d24 <MX_USART1_UART_Init+0x94>)
 8000c98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c9a:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000c9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ca0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000cae:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cba:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc0:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cc6:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cd2:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cd8:	4811      	ldr	r0, [pc, #68]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cda:	f005 fd21 	bl	8006720 <HAL_UART_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ce4:	f000 f8da 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ce8:	2100      	movs	r1, #0
 8000cea:	480d      	ldr	r0, [pc, #52]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cec:	f006 fd29 	bl	8007742 <HAL_UARTEx_SetTxFifoThreshold>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000cf6:	f000 f8d1 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4808      	ldr	r0, [pc, #32]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000cfe:	f006 fd5e 	bl	80077be <HAL_UARTEx_SetRxFifoThreshold>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d08:	f000 f8c8 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d0c:	4804      	ldr	r0, [pc, #16]	@ (8000d20 <MX_USART1_UART_Init+0x90>)
 8000d0e:	f006 fcdf 	bl	80076d0 <HAL_UARTEx_DisableFifoMode>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d18:	f000 f8c0 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	24000248 	.word	0x24000248
 8000d24:	40011000 	.word	0x40011000

08000d28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	@ 0x28
 8000d2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2e:	f107 0314 	add.w	r3, r7, #20
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
 8000d3a:	60da      	str	r2, [r3, #12]
 8000d3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d3e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d44:	4a3b      	ldr	r2, [pc, #236]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d46:	f043 0310 	orr.w	r3, r3, #16
 8000d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4e:	4b39      	ldr	r3, [pc, #228]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d54:	f003 0310 	and.w	r3, r3, #16
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5c:	4b35      	ldr	r3, [pc, #212]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d62:	4a34      	ldr	r2, [pc, #208]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6c:	4b31      	ldr	r3, [pc, #196]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d80:	4a2c      	ldr	r2, [pc, #176]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d82:	f043 0304 	orr.w	r3, r3, #4
 8000d86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d98:	4b26      	ldr	r3, [pc, #152]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000d9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9e:	4a25      	ldr	r2, [pc, #148]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000da0:	f043 0302 	orr.w	r3, r3, #2
 8000da4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000da8:	4b22      	ldr	r3, [pc, #136]	@ (8000e34 <MX_GPIO_Init+0x10c>)
 8000daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|LD2_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	210a      	movs	r1, #10
 8000dba:	481f      	ldr	r0, [pc, #124]	@ (8000e38 <MX_GPIO_Init+0x110>)
 8000dbc:	f000 fec4 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2130      	movs	r1, #48	@ 0x30
 8000dc4:	481d      	ldr	r0, [pc, #116]	@ (8000e3c <MX_GPIO_Init+0x114>)
 8000dc6:	f000 febf 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000dd0:	481b      	ldr	r0, [pc, #108]	@ (8000e40 <MX_GPIO_Init+0x118>)
 8000dd2:	f000 feb9 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|LD2_Pin;
 8000dd6:	230a      	movs	r3, #10
 8000dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de2:	2300      	movs	r3, #0
 8000de4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4619      	mov	r1, r3
 8000dec:	4812      	ldr	r0, [pc, #72]	@ (8000e38 <MX_GPIO_Init+0x110>)
 8000dee:	f000 fcfb 	bl	80017e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000df2:	2330      	movs	r3, #48	@ 0x30
 8000df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	480c      	ldr	r0, [pc, #48]	@ (8000e3c <MX_GPIO_Init+0x114>)
 8000e0a:	f000 fced 	bl	80017e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000e0e:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	4619      	mov	r1, r3
 8000e26:	4806      	ldr	r0, [pc, #24]	@ (8000e40 <MX_GPIO_Init+0x118>)
 8000e28:	f000 fcde 	bl	80017e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e2c:	bf00      	nop
 8000e2e:	3728      	adds	r7, #40	@ 0x28
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	58024400 	.word	0x58024400
 8000e38:	58021000 	.word	0x58021000
 8000e3c:	58020800 	.word	0x58020800
 8000e40:	58020400 	.word	0x58020400

08000e44 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000e56:	f000 fc4f 	bl	80016f8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000e66:	231f      	movs	r3, #31
 8000e68:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000e6a:	2387      	movs	r3, #135	@ 0x87
 8000e6c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000e72:	2300      	movs	r3, #0
 8000e74:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e76:	2301      	movs	r3, #1
 8000e78:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e86:	463b      	mov	r3, r7
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f000 fc6d 	bl	8001768 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000e8e:	2004      	movs	r0, #4
 8000e90:	f000 fc4a 	bl	8001728 <HAL_MPU_Enable>

}
 8000e94:	bf00      	nop
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea0:	b672      	cpsid	i
}
 8000ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <Error_Handler+0x8>

08000ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <HAL_MspInit+0x30>)
 8000eb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000eb4:	4a08      	ldr	r2, [pc, #32]	@ (8000ed8 <HAL_MspInit+0x30>)
 8000eb6:	f043 0302 	orr.w	r3, r3, #2
 8000eba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <HAL_MspInit+0x30>)
 8000ec0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ec4:	f003 0302 	and.w	r3, r3, #2
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	58024400 	.word	0x58024400

08000edc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b0ba      	sub	sp, #232	@ 0xe8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	22c0      	movs	r2, #192	@ 0xc0
 8000efa:	2100      	movs	r1, #0
 8000efc:	4618      	mov	r0, r3
 8000efe:	f006 fe0b 	bl	8007b18 <memset>
  if(hi2c->Instance==I2C1)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a27      	ldr	r2, [pc, #156]	@ (8000fa4 <HAL_I2C_MspInit+0xc8>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d146      	bne.n	8000f9a <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f0c:	f04f 0208 	mov.w	r2, #8
 8000f10:	f04f 0300 	mov.w	r3, #0
 8000f14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 ffe6 	bl	8002ef4 <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000f2e:	f7ff ffb5 	bl	8000e9c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <HAL_I2C_MspInit+0xcc>)
 8000f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f38:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa8 <HAL_I2C_MspInit+0xcc>)
 8000f3a:	f043 0302 	orr.w	r3, r3, #2
 8000f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f42:	4b19      	ldr	r3, [pc, #100]	@ (8000fa8 <HAL_I2C_MspInit+0xcc>)
 8000f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f48:	f003 0302 	and.w	r3, r3, #2
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f50:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f54:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f58:	2312      	movs	r3, #18
 8000f5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f70:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f74:	4619      	mov	r1, r3
 8000f76:	480d      	ldr	r0, [pc, #52]	@ (8000fac <HAL_I2C_MspInit+0xd0>)
 8000f78:	f000 fc36 	bl	80017e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <HAL_I2C_MspInit+0xcc>)
 8000f7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f82:	4a09      	ldr	r2, [pc, #36]	@ (8000fa8 <HAL_I2C_MspInit+0xcc>)
 8000f84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f88:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_I2C_MspInit+0xcc>)
 8000f8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f9a:	bf00      	nop
 8000f9c:	37e8      	adds	r7, #232	@ 0xe8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40005400 	.word	0x40005400
 8000fa8:	58024400 	.word	0x58024400
 8000fac:	58020400 	.word	0x58020400

08000fb0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	@ 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8001038 <HAL_SPI_MspInit+0x88>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d12d      	bne.n	800102e <HAL_SPI_MspInit+0x7e>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <HAL_SPI_MspInit+0x8c>)
 8000fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000fd8:	4a18      	ldr	r2, [pc, #96]	@ (800103c <HAL_SPI_MspInit+0x8c>)
 8000fda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000fe2:	4b16      	ldr	r3, [pc, #88]	@ (800103c <HAL_SPI_MspInit+0x8c>)
 8000fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000fe8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b12      	ldr	r3, [pc, #72]	@ (800103c <HAL_SPI_MspInit+0x8c>)
 8000ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff6:	4a11      	ldr	r2, [pc, #68]	@ (800103c <HAL_SPI_MspInit+0x8c>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001000:	4b0e      	ldr	r3, [pc, #56]	@ (800103c <HAL_SPI_MspInit+0x8c>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800100e:	23e0      	movs	r3, #224	@ 0xe0
 8001010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	2302      	movs	r3, #2
 8001014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800101e:	2305      	movs	r3, #5
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4805      	ldr	r0, [pc, #20]	@ (8001040 <HAL_SPI_MspInit+0x90>)
 800102a:	f000 fbdd 	bl	80017e8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800102e:	bf00      	nop
 8001030:	3728      	adds	r7, #40	@ 0x28
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40013000 	.word	0x40013000
 800103c:	58024400 	.word	0x58024400
 8001040:	58020000 	.word	0x58020000

08001044 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a0b      	ldr	r2, [pc, #44]	@ (8001080 <HAL_TIM_Base_MspInit+0x3c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d10e      	bne.n	8001074 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001056:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <HAL_TIM_Base_MspInit+0x40>)
 8001058:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800105c:	4a09      	ldr	r2, [pc, #36]	@ (8001084 <HAL_TIM_Base_MspInit+0x40>)
 800105e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001062:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001066:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <HAL_TIM_Base_MspInit+0x40>)
 8001068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800106c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM13_MspInit 1 */

  }

}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	40001c00 	.word	0x40001c00
 8001084:	58024400 	.word	0x58024400

08001088 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b0ba      	sub	sp, #232	@ 0xe8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010a0:	f107 0310 	add.w	r3, r7, #16
 80010a4:	22c0      	movs	r2, #192	@ 0xc0
 80010a6:	2100      	movs	r1, #0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f006 fd35 	bl	8007b18 <memset>
  if(huart->Instance==USART1)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a26      	ldr	r2, [pc, #152]	@ (800114c <HAL_UART_MspInit+0xc4>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d145      	bne.n	8001144 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80010b8:	f04f 0201 	mov.w	r2, #1
 80010bc:	f04f 0300 	mov.w	r3, #0
 80010c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010ca:	f107 0310 	add.w	r3, r7, #16
 80010ce:	4618      	mov	r0, r3
 80010d0:	f001 ff10 	bl	8002ef4 <HAL_RCCEx_PeriphCLKConfig>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80010da:	f7ff fedf 	bl	8000e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010de:	4b1c      	ldr	r3, [pc, #112]	@ (8001150 <HAL_UART_MspInit+0xc8>)
 80010e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001150 <HAL_UART_MspInit+0xc8>)
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <HAL_UART_MspInit+0xc8>)
 80010f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010f4:	f003 0310 	and.w	r3, r3, #16
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <HAL_UART_MspInit+0xc8>)
 80010fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001102:	4a13      	ldr	r2, [pc, #76]	@ (8001150 <HAL_UART_MspInit+0xc8>)
 8001104:	f043 0302 	orr.w	r3, r3, #2
 8001108:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800110c:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <HAL_UART_MspInit+0xc8>)
 800110e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800111a:	23c0      	movs	r3, #192	@ 0xc0
 800111c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112c:	2300      	movs	r3, #0
 800112e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001132:	2307      	movs	r3, #7
 8001134:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001138:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800113c:	4619      	mov	r1, r3
 800113e:	4805      	ldr	r0, [pc, #20]	@ (8001154 <HAL_UART_MspInit+0xcc>)
 8001140:	f000 fb52 	bl	80017e8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001144:	bf00      	nop
 8001146:	37e8      	adds	r7, #232	@ 0xe8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40011000 	.word	0x40011000
 8001150:	58024400 	.word	0x58024400
 8001154:	58020400 	.word	0x58020400

08001158 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b0ba      	sub	sp, #232	@ 0xe8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	22c0      	movs	r2, #192	@ 0xc0
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f006 fcd5 	bl	8007b18 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a2b      	ldr	r2, [pc, #172]	@ (8001220 <HAL_SAI_MspInit+0xc8>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d14e      	bne.n	8001216 <HAL_SAI_MspInit+0xbe>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001178:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800117c:	f04f 0300 	mov.w	r3, #0
 8001180:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 8001184:	2305      	movs	r3, #5
 8001186:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 8001188:	2364      	movs	r3, #100	@ 0x64
 800118a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 4;
 800118c:	2304      	movs	r3, #4
 800118e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001190:	2302      	movs	r3, #2
 8001192:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001194:	2302      	movs	r3, #2
 8001196:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001198:	2380      	movs	r3, #128	@ 0x80
 800119a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800119c:	2300      	movs	r3, #0
 800119e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80011a4:	2301      	movs	r3, #1
 80011a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 fea1 	bl	8002ef4 <HAL_RCCEx_PeriphCLKConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <HAL_SAI_MspInit+0x64>
    {
      Error_Handler();
 80011b8:	f7ff fe70 	bl	8000e9c <Error_Handler>
    }

    if (SAI1_client == 0)
 80011bc:	4b19      	ldr	r3, [pc, #100]	@ (8001224 <HAL_SAI_MspInit+0xcc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d10e      	bne.n	80011e2 <HAL_SAI_MspInit+0x8a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80011c4:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <HAL_SAI_MspInit+0xd0>)
 80011c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011ca:	4a17      	ldr	r2, [pc, #92]	@ (8001228 <HAL_SAI_MspInit+0xd0>)
 80011cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80011d4:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <HAL_SAI_MspInit+0xd0>)
 80011d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_SAI_MspInit+0xcc>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001224 <HAL_SAI_MspInit+0xcc>)
 80011ea:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80011ec:	2374      	movs	r3, #116	@ 0x74
 80011ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f2:	2302      	movs	r3, #2
 80011f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001204:	2306      	movs	r3, #6
 8001206:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800120a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800120e:	4619      	mov	r1, r3
 8001210:	4806      	ldr	r0, [pc, #24]	@ (800122c <HAL_SAI_MspInit+0xd4>)
 8001212:	f000 fae9 	bl	80017e8 <HAL_GPIO_Init>

    }
}
 8001216:	bf00      	nop
 8001218:	37e8      	adds	r7, #232	@ 0xe8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40015804 	.word	0x40015804
 8001224:	240002dc 	.word	0x240002dc
 8001228:	58024400 	.word	0x58024400
 800122c:	58021000 	.word	0x58021000

08001230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <NMI_Handler+0x4>

08001238 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <HardFault_Handler+0x4>

08001240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <MemManage_Handler+0x4>

08001248 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <UsageFault_Handler+0x4>

08001258 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001286:	f000 f927 	bl	80014d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}

0800128e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b086      	sub	sp, #24
 8001292:	af00      	add	r7, sp, #0
 8001294:	60f8      	str	r0, [r7, #12]
 8001296:	60b9      	str	r1, [r7, #8]
 8001298:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	e00a      	b.n	80012b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a0:	f3af 8000 	nop.w
 80012a4:	4601      	mov	r1, r0
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1c5a      	adds	r2, r3, #1
 80012aa:	60ba      	str	r2, [r7, #8]
 80012ac:	b2ca      	uxtb	r2, r1
 80012ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	3301      	adds	r3, #1
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	dbf0      	blt.n	80012a0 <_read+0x12>
  }

  return len;
 80012be:	687b      	ldr	r3, [r7, #4]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012f0:	605a      	str	r2, [r3, #4]
  return 0;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <_isatty>:

int _isatty(int file)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001308:	2301      	movs	r3, #1
}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001316:	b480      	push	{r7}
 8001318:	b085      	sub	sp, #20
 800131a:	af00      	add	r7, sp, #0
 800131c:	60f8      	str	r0, [r7, #12]
 800131e:	60b9      	str	r1, [r7, #8]
 8001320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001338:	4a14      	ldr	r2, [pc, #80]	@ (800138c <_sbrk+0x5c>)
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <_sbrk+0x60>)
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <_sbrk+0x64>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d102      	bne.n	8001352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <_sbrk+0x64>)
 800134e:	4a12      	ldr	r2, [pc, #72]	@ (8001398 <_sbrk+0x68>)
 8001350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <_sbrk+0x64>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	429a      	cmp	r2, r3
 800135e:	d207      	bcs.n	8001370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001360:	f006 fbe2 	bl	8007b28 <__errno>
 8001364:	4603      	mov	r3, r0
 8001366:	220c      	movs	r2, #12
 8001368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800136e:	e009      	b.n	8001384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001370:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <_sbrk+0x64>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001376:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <_sbrk+0x64>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	4a05      	ldr	r2, [pc, #20]	@ (8001394 <_sbrk+0x64>)
 8001380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001382:	68fb      	ldr	r3, [r7, #12]
}
 8001384:	4618      	mov	r0, r3
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	24080000 	.word	0x24080000
 8001390:	00000400 	.word	0x00000400
 8001394:	240002e0 	.word	0x240002e0
 8001398:	24000438 	.word	0x24000438

0800139c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800139c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80013d8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013a0:	f7ff f9de 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013a4:	f7ff f92e 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a8:	480c      	ldr	r0, [pc, #48]	@ (80013dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013aa:	490d      	ldr	r1, [pc, #52]	@ (80013e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013ac:	4a0d      	ldr	r2, [pc, #52]	@ (80013e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b0:	e002      	b.n	80013b8 <LoopCopyDataInit>

080013b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013b6:	3304      	adds	r3, #4

080013b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013bc:	d3f9      	bcc.n	80013b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013c0:	4c0a      	ldr	r4, [pc, #40]	@ (80013ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80013c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c4:	e001      	b.n	80013ca <LoopFillZerobss>

080013c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c8:	3204      	adds	r2, #4

080013ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013cc:	d3fb      	bcc.n	80013c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ce:	f006 fbb1 	bl	8007b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013d2:	f7ff fa51 	bl	8000878 <main>
  bx  lr
 80013d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013d8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80013dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80013e0:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 80013e4:	080082ac 	.word	0x080082ac
  ldr r2, =_sbss
 80013e8:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 80013ec:	24000434 	.word	0x24000434

080013f0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013f0:	e7fe      	b.n	80013f0 <ADC3_IRQHandler>
	...

080013f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013fa:	2003      	movs	r0, #3
 80013fc:	f000 f94a 	bl	8001694 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001400:	f001 fba2 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8001404:	4602      	mov	r2, r0
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_Init+0x68>)
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	0a1b      	lsrs	r3, r3, #8
 800140c:	f003 030f 	and.w	r3, r3, #15
 8001410:	4913      	ldr	r1, [pc, #76]	@ (8001460 <HAL_Init+0x6c>)
 8001412:	5ccb      	ldrb	r3, [r1, r3]
 8001414:	f003 031f 	and.w	r3, r3, #31
 8001418:	fa22 f303 	lsr.w	r3, r2, r3
 800141c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800141e:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <HAL_Init+0x68>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	4a0e      	ldr	r2, [pc, #56]	@ (8001460 <HAL_Init+0x6c>)
 8001428:	5cd3      	ldrb	r3, [r2, r3]
 800142a:	f003 031f 	and.w	r3, r3, #31
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	fa22 f303 	lsr.w	r3, r2, r3
 8001434:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <HAL_Init+0x70>)
 8001436:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001438:	4a0b      	ldr	r2, [pc, #44]	@ (8001468 <HAL_Init+0x74>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800143e:	200f      	movs	r0, #15
 8001440:	f000 f814 	bl	800146c <HAL_InitTick>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e002      	b.n	8001454 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800144e:	f7ff fd2b 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	58024400 	.word	0x58024400
 8001460:	08008264 	.word	0x08008264
 8001464:	24000004 	.word	0x24000004
 8001468:	24000000 	.word	0x24000000

0800146c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001474:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <HAL_InitTick+0x60>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e021      	b.n	80014c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001480:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <HAL_InitTick+0x64>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <HAL_InitTick+0x60>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4619      	mov	r1, r3
 800148a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800148e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001492:	fbb2 f3f3 	udiv	r3, r2, r3
 8001496:	4618      	mov	r0, r3
 8001498:	f000 f921 	bl	80016de <HAL_SYSTICK_Config>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e00e      	b.n	80014c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2b0f      	cmp	r3, #15
 80014aa:	d80a      	bhi.n	80014c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ac:	2200      	movs	r2, #0
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014b4:	f000 f8f9 	bl	80016aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014b8:	4a06      	ldr	r2, [pc, #24]	@ (80014d4 <HAL_InitTick+0x68>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014be:	2300      	movs	r3, #0
 80014c0:	e000      	b.n	80014c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2400000c 	.word	0x2400000c
 80014d0:	24000000 	.word	0x24000000
 80014d4:	24000008 	.word	0x24000008

080014d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <HAL_IncTick+0x20>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_IncTick+0x24>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4413      	add	r3, r2
 80014e8:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <HAL_IncTick+0x24>)
 80014ea:	6013      	str	r3, [r2, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	2400000c 	.word	0x2400000c
 80014fc:	240002e4 	.word	0x240002e4

08001500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return uwTick;
 8001504:	4b03      	ldr	r3, [pc, #12]	@ (8001514 <HAL_GetTick+0x14>)
 8001506:	681b      	ldr	r3, [r3, #0]
}
 8001508:	4618      	mov	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	240002e4 	.word	0x240002e4

08001518 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800151c:	4b03      	ldr	r3, [pc, #12]	@ (800152c <HAL_GetREVID+0x14>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	0c1b      	lsrs	r3, r3, #16
}
 8001522:	4618      	mov	r0, r3
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	5c001000 	.word	0x5c001000

08001530 <__NVIC_SetPriorityGrouping>:
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001540:	4b0b      	ldr	r3, [pc, #44]	@ (8001570 <__NVIC_SetPriorityGrouping+0x40>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001546:	68ba      	ldr	r2, [r7, #8]
 8001548:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800154c:	4013      	ands	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 800155a:	4313      	orrs	r3, r2
 800155c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155e:	4a04      	ldr	r2, [pc, #16]	@ (8001570 <__NVIC_SetPriorityGrouping+0x40>)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	60d3      	str	r3, [r2, #12]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	e000ed00 	.word	0xe000ed00
 8001574:	05fa0000 	.word	0x05fa0000

08001578 <__NVIC_GetPriorityGrouping>:
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800157c:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <__NVIC_GetPriorityGrouping+0x18>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	f003 0307 	and.w	r3, r3, #7
}
 8001586:	4618      	mov	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <__NVIC_SetPriority>:
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db0a      	blt.n	80015be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	490c      	ldr	r1, [pc, #48]	@ (80015e0 <__NVIC_SetPriority+0x4c>)
 80015ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	440b      	add	r3, r1
 80015b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80015bc:	e00a      	b.n	80015d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4908      	ldr	r1, [pc, #32]	@ (80015e4 <__NVIC_SetPriority+0x50>)
 80015c4:	88fb      	ldrh	r3, [r7, #6]
 80015c6:	f003 030f 	and.w	r3, r3, #15
 80015ca:	3b04      	subs	r3, #4
 80015cc:	0112      	lsls	r2, r2, #4
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	440b      	add	r3, r1
 80015d2:	761a      	strb	r2, [r3, #24]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000e100 	.word	0xe000e100
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <NVIC_EncodePriority>:
{
 80015e8:	b480      	push	{r7}
 80015ea:	b089      	sub	sp, #36	@ 0x24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	f1c3 0307 	rsb	r3, r3, #7
 8001602:	2b04      	cmp	r3, #4
 8001604:	bf28      	it	cs
 8001606:	2304      	movcs	r3, #4
 8001608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3304      	adds	r3, #4
 800160e:	2b06      	cmp	r3, #6
 8001610:	d902      	bls.n	8001618 <NVIC_EncodePriority+0x30>
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3b03      	subs	r3, #3
 8001616:	e000      	b.n	800161a <NVIC_EncodePriority+0x32>
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	43da      	mvns	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	401a      	ands	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001630:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	43d9      	mvns	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	4313      	orrs	r3, r2
}
 8001642:	4618      	mov	r0, r3
 8001644:	3724      	adds	r7, #36	@ 0x24
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <SysTick_Config>:
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3b01      	subs	r3, #1
 800165c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001660:	d301      	bcc.n	8001666 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001662:	2301      	movs	r3, #1
 8001664:	e00f      	b.n	8001686 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001666:	4a0a      	ldr	r2, [pc, #40]	@ (8001690 <SysTick_Config+0x40>)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3b01      	subs	r3, #1
 800166c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800166e:	210f      	movs	r1, #15
 8001670:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001674:	f7ff ff8e 	bl	8001594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001678:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <SysTick_Config+0x40>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800167e:	4b04      	ldr	r3, [pc, #16]	@ (8001690 <SysTick_Config+0x40>)
 8001680:	2207      	movs	r2, #7
 8001682:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	e000e010 	.word	0xe000e010

08001694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff ff47 	bl	8001530 <__NVIC_SetPriorityGrouping>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b086      	sub	sp, #24
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	4603      	mov	r3, r0
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	607a      	str	r2, [r7, #4]
 80016b6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016b8:	f7ff ff5e 	bl	8001578 <__NVIC_GetPriorityGrouping>
 80016bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	68b9      	ldr	r1, [r7, #8]
 80016c2:	6978      	ldr	r0, [r7, #20]
 80016c4:	f7ff ff90 	bl	80015e8 <NVIC_EncodePriority>
 80016c8:	4602      	mov	r2, r0
 80016ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff5f 	bl	8001594 <__NVIC_SetPriority>
}
 80016d6:	bf00      	nop
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ffb2 	bl	8001650 <SysTick_Config>
 80016ec:	4603      	mov	r3, r0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
	...

080016f8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80016fc:	f3bf 8f5f 	dmb	sy
}
 8001700:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001702:	4b07      	ldr	r3, [pc, #28]	@ (8001720 <HAL_MPU_Disable+0x28>)
 8001704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001706:	4a06      	ldr	r2, [pc, #24]	@ (8001720 <HAL_MPU_Disable+0x28>)
 8001708:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800170c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_MPU_Disable+0x2c>)
 8001710:	2200      	movs	r2, #0
 8001712:	605a      	str	r2, [r3, #4]
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00
 8001724:	e000ed90 	.word	0xe000ed90

08001728 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001730:	4a0b      	ldr	r2, [pc, #44]	@ (8001760 <HAL_MPU_Enable+0x38>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800173a:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_MPU_Enable+0x3c>)
 800173c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173e:	4a09      	ldr	r2, [pc, #36]	@ (8001764 <HAL_MPU_Enable+0x3c>)
 8001740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001744:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001746:	f3bf 8f4f 	dsb	sy
}
 800174a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800174c:	f3bf 8f6f 	isb	sy
}
 8001750:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000ed90 	.word	0xe000ed90
 8001764:	e000ed00 	.word	0xe000ed00

08001768 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	785a      	ldrb	r2, [r3, #1]
 8001774:	4b1b      	ldr	r3, [pc, #108]	@ (80017e4 <HAL_MPU_ConfigRegion+0x7c>)
 8001776:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001778:	4b1a      	ldr	r3, [pc, #104]	@ (80017e4 <HAL_MPU_ConfigRegion+0x7c>)
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	4a19      	ldr	r2, [pc, #100]	@ (80017e4 <HAL_MPU_ConfigRegion+0x7c>)
 800177e:	f023 0301 	bic.w	r3, r3, #1
 8001782:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001784:	4a17      	ldr	r2, [pc, #92]	@ (80017e4 <HAL_MPU_ConfigRegion+0x7c>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	7b1b      	ldrb	r3, [r3, #12]
 8001790:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	7adb      	ldrb	r3, [r3, #11]
 8001796:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001798:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	7a9b      	ldrb	r3, [r3, #10]
 800179e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	7b5b      	ldrb	r3, [r3, #13]
 80017a6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	7b9b      	ldrb	r3, [r3, #14]
 80017ae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7bdb      	ldrb	r3, [r3, #15]
 80017b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	7a5b      	ldrb	r3, [r3, #9]
 80017be:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	7a1b      	ldrb	r3, [r3, #8]
 80017c6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017c8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	7812      	ldrb	r2, [r2, #0]
 80017ce:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017d0:	4a04      	ldr	r2, [pc, #16]	@ (80017e4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017d2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017d4:	6113      	str	r3, [r2, #16]
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	e000ed90 	.word	0xe000ed90

080017e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80017f6:	4b89      	ldr	r3, [pc, #548]	@ (8001a1c <HAL_GPIO_Init+0x234>)
 80017f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017fa:	e194      	b.n	8001b26 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	2101      	movs	r1, #1
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	fa01 f303 	lsl.w	r3, r1, r3
 8001808:	4013      	ands	r3, r2
 800180a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	2b00      	cmp	r3, #0
 8001810:	f000 8186 	beq.w	8001b20 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	2b01      	cmp	r3, #1
 800181e:	d005      	beq.n	800182c <HAL_GPIO_Init+0x44>
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f003 0303 	and.w	r3, r3, #3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d130      	bne.n	800188e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	2203      	movs	r2, #3
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4013      	ands	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	68da      	ldr	r2, [r3, #12]
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001862:	2201      	movs	r2, #1
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	43db      	mvns	r3, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4013      	ands	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	091b      	lsrs	r3, r3, #4
 8001878:	f003 0201 	and.w	r2, r3, #1
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	4313      	orrs	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 0303 	and.w	r3, r3, #3
 8001896:	2b03      	cmp	r3, #3
 8001898:	d017      	beq.n	80018ca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	2203      	movs	r2, #3
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43db      	mvns	r3, r3
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4013      	ands	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	689a      	ldr	r2, [r3, #8]
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f003 0303 	and.w	r3, r3, #3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d123      	bne.n	800191e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	08da      	lsrs	r2, r3, #3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	3208      	adds	r2, #8
 80018de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	220f      	movs	r2, #15
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	691a      	ldr	r2, [r3, #16]
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	f003 0307 	and.w	r3, r3, #7
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	fa02 f303 	lsl.w	r3, r2, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4313      	orrs	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	08da      	lsrs	r2, r3, #3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3208      	adds	r2, #8
 8001918:	69b9      	ldr	r1, [r7, #24]
 800191a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	2203      	movs	r2, #3
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4013      	ands	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 0203 	and.w	r2, r3, #3
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 80e0 	beq.w	8001b20 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001960:	4b2f      	ldr	r3, [pc, #188]	@ (8001a20 <HAL_GPIO_Init+0x238>)
 8001962:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001966:	4a2e      	ldr	r2, [pc, #184]	@ (8001a20 <HAL_GPIO_Init+0x238>)
 8001968:	f043 0302 	orr.w	r3, r3, #2
 800196c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001970:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <HAL_GPIO_Init+0x238>)
 8001972:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800197e:	4a29      	ldr	r2, [pc, #164]	@ (8001a24 <HAL_GPIO_Init+0x23c>)
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	089b      	lsrs	r3, r3, #2
 8001984:	3302      	adds	r3, #2
 8001986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800198a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	220f      	movs	r2, #15
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	43db      	mvns	r3, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4013      	ands	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a20      	ldr	r2, [pc, #128]	@ (8001a28 <HAL_GPIO_Init+0x240>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d052      	beq.n	8001a50 <HAL_GPIO_Init+0x268>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a1f      	ldr	r2, [pc, #124]	@ (8001a2c <HAL_GPIO_Init+0x244>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d031      	beq.n	8001a16 <HAL_GPIO_Init+0x22e>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001a30 <HAL_GPIO_Init+0x248>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d02b      	beq.n	8001a12 <HAL_GPIO_Init+0x22a>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001a34 <HAL_GPIO_Init+0x24c>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d025      	beq.n	8001a0e <HAL_GPIO_Init+0x226>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a38 <HAL_GPIO_Init+0x250>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d01f      	beq.n	8001a0a <HAL_GPIO_Init+0x222>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a1b      	ldr	r2, [pc, #108]	@ (8001a3c <HAL_GPIO_Init+0x254>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d019      	beq.n	8001a06 <HAL_GPIO_Init+0x21e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a40 <HAL_GPIO_Init+0x258>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d013      	beq.n	8001a02 <HAL_GPIO_Init+0x21a>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a19      	ldr	r2, [pc, #100]	@ (8001a44 <HAL_GPIO_Init+0x25c>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d00d      	beq.n	80019fe <HAL_GPIO_Init+0x216>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a18      	ldr	r2, [pc, #96]	@ (8001a48 <HAL_GPIO_Init+0x260>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d007      	beq.n	80019fa <HAL_GPIO_Init+0x212>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a17      	ldr	r2, [pc, #92]	@ (8001a4c <HAL_GPIO_Init+0x264>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d101      	bne.n	80019f6 <HAL_GPIO_Init+0x20e>
 80019f2:	2309      	movs	r3, #9
 80019f4:	e02d      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 80019f6:	230a      	movs	r3, #10
 80019f8:	e02b      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 80019fa:	2308      	movs	r3, #8
 80019fc:	e029      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 80019fe:	2307      	movs	r3, #7
 8001a00:	e027      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a02:	2306      	movs	r3, #6
 8001a04:	e025      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a06:	2305      	movs	r3, #5
 8001a08:	e023      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	e021      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e01f      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a12:	2302      	movs	r3, #2
 8001a14:	e01d      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a16:	2301      	movs	r3, #1
 8001a18:	e01b      	b.n	8001a52 <HAL_GPIO_Init+0x26a>
 8001a1a:	bf00      	nop
 8001a1c:	58000080 	.word	0x58000080
 8001a20:	58024400 	.word	0x58024400
 8001a24:	58000400 	.word	0x58000400
 8001a28:	58020000 	.word	0x58020000
 8001a2c:	58020400 	.word	0x58020400
 8001a30:	58020800 	.word	0x58020800
 8001a34:	58020c00 	.word	0x58020c00
 8001a38:	58021000 	.word	0x58021000
 8001a3c:	58021400 	.word	0x58021400
 8001a40:	58021800 	.word	0x58021800
 8001a44:	58021c00 	.word	0x58021c00
 8001a48:	58022000 	.word	0x58022000
 8001a4c:	58022400 	.word	0x58022400
 8001a50:	2300      	movs	r3, #0
 8001a52:	69fa      	ldr	r2, [r7, #28]
 8001a54:	f002 0203 	and.w	r2, r2, #3
 8001a58:	0092      	lsls	r2, r2, #2
 8001a5a:	4093      	lsls	r3, r2
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a62:	4938      	ldr	r1, [pc, #224]	@ (8001b44 <HAL_GPIO_Init+0x35c>)
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	089b      	lsrs	r3, r3, #2
 8001a68:	3302      	adds	r3, #2
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001a96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001a9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4013      	ands	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d003      	beq.n	8001ac4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ac4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	3301      	adds	r3, #1
 8001b24:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f47f ae63 	bne.w	80017fc <HAL_GPIO_Init+0x14>
  }
}
 8001b36:	bf00      	nop
 8001b38:	bf00      	nop
 8001b3a:	3724      	adds	r7, #36	@ 0x24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	58000400 	.word	0x58000400

08001b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
 8001b54:	4613      	mov	r3, r2
 8001b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001b64:	e003      	b.n	8001b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	041a      	lsls	r2, r3, #16
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	619a      	str	r2, [r3, #24]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b085      	sub	sp, #20
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	460b      	mov	r3, r1
 8001b84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b8c:	887a      	ldrh	r2, [r7, #2]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4013      	ands	r3, r2
 8001b92:	041a      	lsls	r2, r3, #16
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43d9      	mvns	r1, r3
 8001b98:	887b      	ldrh	r3, [r7, #2]
 8001b9a:	400b      	ands	r3, r1
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	619a      	str	r2, [r3, #24]
}
 8001ba2:	bf00      	nop
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001bb8:	4a08      	ldr	r2, [pc, #32]	@ (8001bdc <HAL_HSEM_FastTake+0x2c>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3320      	adds	r3, #32
 8001bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc2:	4a07      	ldr	r2, [pc, #28]	@ (8001be0 <HAL_HSEM_FastTake+0x30>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d101      	bne.n	8001bcc <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e000      	b.n	8001bce <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	58026400 	.word	0x58026400
 8001be0:	80000300 	.word	0x80000300

08001be4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001bee:	4906      	ldr	r1, [pc, #24]	@ (8001c08 <HAL_HSEM_Release+0x24>)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	58026400 	.word	0x58026400

08001c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e08b      	b.n	8001d36 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d106      	bne.n	8001c38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7ff f952 	bl	8000edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2224      	movs	r2, #36	@ 0x24
 8001c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0201 	bic.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d107      	bne.n	8001c86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689a      	ldr	r2, [r3, #8]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	e006      	b.n	8001c94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001c92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d108      	bne.n	8001cae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	e007      	b.n	8001cbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6859      	ldr	r1, [r3, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <HAL_I2C_Init+0x134>)
 8001cca:	430b      	orrs	r3, r1
 8001ccc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001cdc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	691a      	ldr	r2, [r3, #16]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69d9      	ldr	r1, [r3, #28]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a1a      	ldr	r2, [r3, #32]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f042 0201 	orr.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2220      	movs	r2, #32
 8001d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	02008000 	.word	0x02008000

08001d44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b20      	cmp	r3, #32
 8001d58:	d138      	bne.n	8001dcc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d101      	bne.n	8001d68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d64:	2302      	movs	r3, #2
 8001d66:	e032      	b.n	8001dce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2224      	movs	r2, #36	@ 0x24
 8001d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f022 0201 	bic.w	r2, r2, #1
 8001d86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6819      	ldr	r1, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f042 0201 	orr.w	r2, r2, #1
 8001db6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2220      	movs	r2, #32
 8001dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	e000      	b.n	8001dce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001dcc:	2302      	movs	r3, #2
  }
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b085      	sub	sp, #20
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b20      	cmp	r3, #32
 8001dee:	d139      	bne.n	8001e64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d101      	bne.n	8001dfe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e033      	b.n	8001e66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2224      	movs	r2, #36	@ 0x24
 8001e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0201 	bic.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	021b      	lsls	r3, r3, #8
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2220      	movs	r2, #32
 8001e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	e000      	b.n	8001e66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e64:	2302      	movs	r3, #2
  }
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001e7c:	4b29      	ldr	r3, [pc, #164]	@ (8001f24 <HAL_PWREx_ConfigSupply+0xb0>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	f003 0307 	and.w	r3, r3, #7
 8001e84:	2b06      	cmp	r3, #6
 8001e86:	d00a      	beq.n	8001e9e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001e88:	4b26      	ldr	r3, [pc, #152]	@ (8001f24 <HAL_PWREx_ConfigSupply+0xb0>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d001      	beq.n	8001e9a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e040      	b.n	8001f1c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e03e      	b.n	8001f1c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001e9e:	4b21      	ldr	r3, [pc, #132]	@ (8001f24 <HAL_PWREx_ConfigSupply+0xb0>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001ea6:	491f      	ldr	r1, [pc, #124]	@ (8001f24 <HAL_PWREx_ConfigSupply+0xb0>)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001eae:	f7ff fb27 	bl	8001500 <HAL_GetTick>
 8001eb2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001eb4:	e009      	b.n	8001eca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001eb6:	f7ff fb23 	bl	8001500 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ec4:	d901      	bls.n	8001eca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e028      	b.n	8001f1c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001eca:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <HAL_PWREx_ConfigSupply+0xb0>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ed6:	d1ee      	bne.n	8001eb6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2b1e      	cmp	r3, #30
 8001edc:	d008      	beq.n	8001ef0 <HAL_PWREx_ConfigSupply+0x7c>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b2e      	cmp	r3, #46	@ 0x2e
 8001ee2:	d005      	beq.n	8001ef0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b1d      	cmp	r3, #29
 8001ee8:	d002      	beq.n	8001ef0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2b2d      	cmp	r3, #45	@ 0x2d
 8001eee:	d114      	bne.n	8001f1a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001ef0:	f7ff fb06 	bl	8001500 <HAL_GetTick>
 8001ef4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001ef6:	e009      	b.n	8001f0c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001ef8:	f7ff fb02 	bl	8001500 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f06:	d901      	bls.n	8001f0c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e007      	b.n	8001f1c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001f0c:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_PWREx_ConfigSupply+0xb0>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f18:	d1ee      	bne.n	8001ef8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	58024800 	.word	0x58024800

08001f28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08c      	sub	sp, #48	@ 0x30
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d102      	bne.n	8001f3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	f000 bc48 	b.w	80027cc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 8088 	beq.w	800205a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f4a:	4b99      	ldr	r3, [pc, #612]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f54:	4b96      	ldr	r3, [pc, #600]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f58:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f5c:	2b10      	cmp	r3, #16
 8001f5e:	d007      	beq.n	8001f70 <HAL_RCC_OscConfig+0x48>
 8001f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f62:	2b18      	cmp	r3, #24
 8001f64:	d111      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62>
 8001f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f68:	f003 0303 	and.w	r3, r3, #3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d10c      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	4b8f      	ldr	r3, [pc, #572]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d06d      	beq.n	8002058 <HAL_RCC_OscConfig+0x130>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d169      	bne.n	8002058 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	f000 bc21 	b.w	80027cc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x7a>
 8001f94:	4b86      	ldr	r3, [pc, #536]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a85      	ldr	r2, [pc, #532]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f9e:	6013      	str	r3, [r2, #0]
 8001fa0:	e02e      	b.n	8002000 <HAL_RCC_OscConfig+0xd8>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x9c>
 8001faa:	4b81      	ldr	r3, [pc, #516]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a80      	ldr	r2, [pc, #512]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4b7e      	ldr	r3, [pc, #504]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a7d      	ldr	r2, [pc, #500]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	e01d      	b.n	8002000 <HAL_RCC_OscConfig+0xd8>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0xc0>
 8001fce:	4b78      	ldr	r3, [pc, #480]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a77      	ldr	r2, [pc, #476]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	4b75      	ldr	r3, [pc, #468]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a74      	ldr	r2, [pc, #464]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e00b      	b.n	8002000 <HAL_RCC_OscConfig+0xd8>
 8001fe8:	4b71      	ldr	r3, [pc, #452]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a70      	ldr	r2, [pc, #448]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001fee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	4b6e      	ldr	r3, [pc, #440]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a6d      	ldr	r2, [pc, #436]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8001ffa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ffe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d013      	beq.n	8002030 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002008:	f7ff fa7a 	bl	8001500 <HAL_GetTick>
 800200c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002010:	f7ff fa76 	bl	8001500 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b64      	cmp	r3, #100	@ 0x64
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e3d4      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002022:	4b63      	ldr	r3, [pc, #396]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0f0      	beq.n	8002010 <HAL_RCC_OscConfig+0xe8>
 800202e:	e014      	b.n	800205a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002030:	f7ff fa66 	bl	8001500 <HAL_GetTick>
 8002034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002038:	f7ff fa62 	bl	8001500 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	@ 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e3c0      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800204a:	4b59      	ldr	r3, [pc, #356]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f0      	bne.n	8002038 <HAL_RCC_OscConfig+0x110>
 8002056:	e000      	b.n	800205a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 80ca 	beq.w	80021fc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002068:	4b51      	ldr	r3, [pc, #324]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002070:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002072:	4b4f      	ldr	r3, [pc, #316]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002076:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002078:	6a3b      	ldr	r3, [r7, #32]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d007      	beq.n	800208e <HAL_RCC_OscConfig+0x166>
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	2b18      	cmp	r3, #24
 8002082:	d156      	bne.n	8002132 <HAL_RCC_OscConfig+0x20a>
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d151      	bne.n	8002132 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800208e:	4b48      	ldr	r3, [pc, #288]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	2b00      	cmp	r3, #0
 8002098:	d005      	beq.n	80020a6 <HAL_RCC_OscConfig+0x17e>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e392      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80020a6:	4b42      	ldr	r3, [pc, #264]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f023 0219 	bic.w	r2, r3, #25
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	493f      	ldr	r1, [pc, #252]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b8:	f7ff fa22 	bl	8001500 <HAL_GetTick>
 80020bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020be:	e008      	b.n	80020d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c0:	f7ff fa1e 	bl	8001500 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e37c      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020d2:	4b37      	ldr	r3, [pc, #220]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d0f0      	beq.n	80020c0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020de:	f7ff fa1b 	bl	8001518 <HAL_GetREVID>
 80020e2:	4603      	mov	r3, r0
 80020e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d817      	bhi.n	800211c <HAL_RCC_OscConfig+0x1f4>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	2b40      	cmp	r3, #64	@ 0x40
 80020f2:	d108      	bne.n	8002106 <HAL_RCC_OscConfig+0x1de>
 80020f4:	4b2e      	ldr	r3, [pc, #184]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80020fc:	4a2c      	ldr	r2, [pc, #176]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 80020fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002102:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002104:	e07a      	b.n	80021fc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002106:	4b2a      	ldr	r3, [pc, #168]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	031b      	lsls	r3, r3, #12
 8002114:	4926      	ldr	r1, [pc, #152]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002116:	4313      	orrs	r3, r2
 8002118:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800211a:	e06f      	b.n	80021fc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211c:	4b24      	ldr	r3, [pc, #144]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	061b      	lsls	r3, r3, #24
 800212a:	4921      	ldr	r1, [pc, #132]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800212c:	4313      	orrs	r3, r2
 800212e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002130:	e064      	b.n	80021fc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d047      	beq.n	80021ca <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800213a:	4b1d      	ldr	r3, [pc, #116]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f023 0219 	bic.w	r2, r3, #25
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	491a      	ldr	r1, [pc, #104]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002148:	4313      	orrs	r3, r2
 800214a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214c:	f7ff f9d8 	bl	8001500 <HAL_GetTick>
 8002150:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002154:	f7ff f9d4 	bl	8001500 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e332      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002166:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0304 	and.w	r3, r3, #4
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0f0      	beq.n	8002154 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002172:	f7ff f9d1 	bl	8001518 <HAL_GetREVID>
 8002176:	4603      	mov	r3, r0
 8002178:	f241 0203 	movw	r2, #4099	@ 0x1003
 800217c:	4293      	cmp	r3, r2
 800217e:	d819      	bhi.n	80021b4 <HAL_RCC_OscConfig+0x28c>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	2b40      	cmp	r3, #64	@ 0x40
 8002186:	d108      	bne.n	800219a <HAL_RCC_OscConfig+0x272>
 8002188:	4b09      	ldr	r3, [pc, #36]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002190:	4a07      	ldr	r2, [pc, #28]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 8002192:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002196:	6053      	str	r3, [r2, #4]
 8002198:	e030      	b.n	80021fc <HAL_RCC_OscConfig+0x2d4>
 800219a:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	031b      	lsls	r3, r3, #12
 80021a8:	4901      	ldr	r1, [pc, #4]	@ (80021b0 <HAL_RCC_OscConfig+0x288>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	604b      	str	r3, [r1, #4]
 80021ae:	e025      	b.n	80021fc <HAL_RCC_OscConfig+0x2d4>
 80021b0:	58024400 	.word	0x58024400
 80021b4:	4b9a      	ldr	r3, [pc, #616]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	061b      	lsls	r3, r3, #24
 80021c2:	4997      	ldr	r1, [pc, #604]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	604b      	str	r3, [r1, #4]
 80021c8:	e018      	b.n	80021fc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ca:	4b95      	ldr	r3, [pc, #596]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a94      	ldr	r2, [pc, #592]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80021d0:	f023 0301 	bic.w	r3, r3, #1
 80021d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d6:	f7ff f993 	bl	8001500 <HAL_GetTick>
 80021da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021de:	f7ff f98f 	bl	8001500 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e2ed      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021f0:	4b8b      	ldr	r3, [pc, #556]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1f0      	bne.n	80021de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0310 	and.w	r3, r3, #16
 8002204:	2b00      	cmp	r3, #0
 8002206:	f000 80a9 	beq.w	800235c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800220a:	4b85      	ldr	r3, [pc, #532]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002212:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002214:	4b82      	ldr	r3, [pc, #520]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002218:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	2b08      	cmp	r3, #8
 800221e:	d007      	beq.n	8002230 <HAL_RCC_OscConfig+0x308>
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	2b18      	cmp	r3, #24
 8002224:	d13a      	bne.n	800229c <HAL_RCC_OscConfig+0x374>
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	f003 0303 	and.w	r3, r3, #3
 800222c:	2b01      	cmp	r3, #1
 800222e:	d135      	bne.n	800229c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002230:	4b7b      	ldr	r3, [pc, #492]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002238:	2b00      	cmp	r3, #0
 800223a:	d005      	beq.n	8002248 <HAL_RCC_OscConfig+0x320>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	2b80      	cmp	r3, #128	@ 0x80
 8002242:	d001      	beq.n	8002248 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e2c1      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002248:	f7ff f966 	bl	8001518 <HAL_GetREVID>
 800224c:	4603      	mov	r3, r0
 800224e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002252:	4293      	cmp	r3, r2
 8002254:	d817      	bhi.n	8002286 <HAL_RCC_OscConfig+0x35e>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a1b      	ldr	r3, [r3, #32]
 800225a:	2b20      	cmp	r3, #32
 800225c:	d108      	bne.n	8002270 <HAL_RCC_OscConfig+0x348>
 800225e:	4b70      	ldr	r3, [pc, #448]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002266:	4a6e      	ldr	r2, [pc, #440]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002268:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800226c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800226e:	e075      	b.n	800235c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002270:	4b6b      	ldr	r3, [pc, #428]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	069b      	lsls	r3, r3, #26
 800227e:	4968      	ldr	r1, [pc, #416]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002280:	4313      	orrs	r3, r2
 8002282:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002284:	e06a      	b.n	800235c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002286:	4b66      	ldr	r3, [pc, #408]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	061b      	lsls	r3, r3, #24
 8002294:	4962      	ldr	r1, [pc, #392]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002296:	4313      	orrs	r3, r2
 8002298:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800229a:	e05f      	b.n	800235c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d042      	beq.n	800232a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80022a4:	4b5e      	ldr	r3, [pc, #376]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80022aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7ff f926 	bl	8001500 <HAL_GetTick>
 80022b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80022b8:	f7ff f922 	bl	8001500 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e280      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80022ca:	4b55      	ldr	r3, [pc, #340]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0f0      	beq.n	80022b8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80022d6:	f7ff f91f 	bl	8001518 <HAL_GetREVID>
 80022da:	4603      	mov	r3, r0
 80022dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d817      	bhi.n	8002314 <HAL_RCC_OscConfig+0x3ec>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	2b20      	cmp	r3, #32
 80022ea:	d108      	bne.n	80022fe <HAL_RCC_OscConfig+0x3d6>
 80022ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80022f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80022f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80022fa:	6053      	str	r3, [r2, #4]
 80022fc:	e02e      	b.n	800235c <HAL_RCC_OscConfig+0x434>
 80022fe:	4b48      	ldr	r3, [pc, #288]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	069b      	lsls	r3, r3, #26
 800230c:	4944      	ldr	r1, [pc, #272]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 800230e:	4313      	orrs	r3, r2
 8002310:	604b      	str	r3, [r1, #4]
 8002312:	e023      	b.n	800235c <HAL_RCC_OscConfig+0x434>
 8002314:	4b42      	ldr	r3, [pc, #264]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a1b      	ldr	r3, [r3, #32]
 8002320:	061b      	lsls	r3, r3, #24
 8002322:	493f      	ldr	r1, [pc, #252]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002324:	4313      	orrs	r3, r2
 8002326:	60cb      	str	r3, [r1, #12]
 8002328:	e018      	b.n	800235c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800232a:	4b3d      	ldr	r3, [pc, #244]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a3c      	ldr	r2, [pc, #240]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002330:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002334:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002336:	f7ff f8e3 	bl	8001500 <HAL_GetTick>
 800233a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800233e:	f7ff f8df 	bl	8001500 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e23d      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002350:	4b33      	ldr	r3, [pc, #204]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1f0      	bne.n	800233e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0308 	and.w	r3, r3, #8
 8002364:	2b00      	cmp	r3, #0
 8002366:	d036      	beq.n	80023d6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d019      	beq.n	80023a4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002370:	4b2b      	ldr	r3, [pc, #172]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002374:	4a2a      	ldr	r2, [pc, #168]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7ff f8c0 	bl	8001500 <HAL_GetTick>
 8002380:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002384:	f7ff f8bc 	bl	8001500 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e21a      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002396:	4b22      	ldr	r3, [pc, #136]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d0f0      	beq.n	8002384 <HAL_RCC_OscConfig+0x45c>
 80023a2:	e018      	b.n	80023d6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80023a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80023aa:	f023 0301 	bic.w	r3, r3, #1
 80023ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b0:	f7ff f8a6 	bl	8001500 <HAL_GetTick>
 80023b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b8:	f7ff f8a2 	bl	8001500 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e200      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023ca:	4b15      	ldr	r3, [pc, #84]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80023cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0320 	and.w	r3, r3, #32
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d039      	beq.n	8002456 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d01c      	beq.n	8002424 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 80023f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023f4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80023f6:	f7ff f883 	bl	8001500 <HAL_GetTick>
 80023fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023fe:	f7ff f87f 	bl	8001500 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e1dd      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002410:	4b03      	ldr	r3, [pc, #12]	@ (8002420 <HAL_RCC_OscConfig+0x4f8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0x4d6>
 800241c:	e01b      	b.n	8002456 <HAL_RCC_OscConfig+0x52e>
 800241e:	bf00      	nop
 8002420:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002424:	4b9b      	ldr	r3, [pc, #620]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a9a      	ldr	r2, [pc, #616]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800242a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800242e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002430:	f7ff f866 	bl	8001500 <HAL_GetTick>
 8002434:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002438:	f7ff f862 	bl	8001500 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e1c0      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800244a:	4b92      	ldr	r3, [pc, #584]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0304 	and.w	r3, r3, #4
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8081 	beq.w	8002566 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002464:	4b8c      	ldr	r3, [pc, #560]	@ (8002698 <HAL_RCC_OscConfig+0x770>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a8b      	ldr	r2, [pc, #556]	@ (8002698 <HAL_RCC_OscConfig+0x770>)
 800246a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800246e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002470:	f7ff f846 	bl	8001500 <HAL_GetTick>
 8002474:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002478:	f7ff f842 	bl	8001500 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	@ 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e1a0      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800248a:	4b83      	ldr	r3, [pc, #524]	@ (8002698 <HAL_RCC_OscConfig+0x770>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d106      	bne.n	80024ac <HAL_RCC_OscConfig+0x584>
 800249e:	4b7d      	ldr	r3, [pc, #500]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a2:	4a7c      	ldr	r2, [pc, #496]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024aa:	e02d      	b.n	8002508 <HAL_RCC_OscConfig+0x5e0>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10c      	bne.n	80024ce <HAL_RCC_OscConfig+0x5a6>
 80024b4:	4b77      	ldr	r3, [pc, #476]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b8:	4a76      	ldr	r2, [pc, #472]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024ba:	f023 0301 	bic.w	r3, r3, #1
 80024be:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c0:	4b74      	ldr	r3, [pc, #464]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c4:	4a73      	ldr	r2, [pc, #460]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024c6:	f023 0304 	bic.w	r3, r3, #4
 80024ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80024cc:	e01c      	b.n	8002508 <HAL_RCC_OscConfig+0x5e0>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b05      	cmp	r3, #5
 80024d4:	d10c      	bne.n	80024f0 <HAL_RCC_OscConfig+0x5c8>
 80024d6:	4b6f      	ldr	r3, [pc, #444]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024da:	4a6e      	ldr	r2, [pc, #440]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e2:	4b6c      	ldr	r3, [pc, #432]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e6:	4a6b      	ldr	r2, [pc, #428]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ee:	e00b      	b.n	8002508 <HAL_RCC_OscConfig+0x5e0>
 80024f0:	4b68      	ldr	r3, [pc, #416]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f4:	4a67      	ldr	r2, [pc, #412]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024f6:	f023 0301 	bic.w	r3, r3, #1
 80024fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80024fc:	4b65      	ldr	r3, [pc, #404]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80024fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002500:	4a64      	ldr	r2, [pc, #400]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002502:	f023 0304 	bic.w	r3, r3, #4
 8002506:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d015      	beq.n	800253c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002510:	f7fe fff6 	bl	8001500 <HAL_GetTick>
 8002514:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002516:	e00a      	b.n	800252e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002518:	f7fe fff2 	bl	8001500 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002526:	4293      	cmp	r3, r2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e14e      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800252e:	4b59      	ldr	r3, [pc, #356]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0ee      	beq.n	8002518 <HAL_RCC_OscConfig+0x5f0>
 800253a:	e014      	b.n	8002566 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253c:	f7fe ffe0 	bl	8001500 <HAL_GetTick>
 8002540:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002542:	e00a      	b.n	800255a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002544:	f7fe ffdc 	bl	8001500 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002552:	4293      	cmp	r3, r2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e138      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800255a:	4b4e      	ldr	r3, [pc, #312]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800255c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1ee      	bne.n	8002544 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256a:	2b00      	cmp	r3, #0
 800256c:	f000 812d 	beq.w	80027ca <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002570:	4b48      	ldr	r3, [pc, #288]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002578:	2b18      	cmp	r3, #24
 800257a:	f000 80bd 	beq.w	80026f8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002582:	2b02      	cmp	r3, #2
 8002584:	f040 809e 	bne.w	80026c4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002588:	4b42      	ldr	r3, [pc, #264]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a41      	ldr	r2, [pc, #260]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800258e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002594:	f7fe ffb4 	bl	8001500 <HAL_GetTick>
 8002598:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259c:	f7fe ffb0 	bl	8001500 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e10e      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025ae:	4b39      	ldr	r3, [pc, #228]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ba:	4b36      	ldr	r3, [pc, #216]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80025bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025be:	4b37      	ldr	r3, [pc, #220]	@ (800269c <HAL_RCC_OscConfig+0x774>)
 80025c0:	4013      	ands	r3, r2
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80025ca:	0112      	lsls	r2, r2, #4
 80025cc:	430a      	orrs	r2, r1
 80025ce:	4931      	ldr	r1, [pc, #196]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d8:	3b01      	subs	r3, #1
 80025da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e2:	3b01      	subs	r3, #1
 80025e4:	025b      	lsls	r3, r3, #9
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ee:	3b01      	subs	r3, #1
 80025f0:	041b      	lsls	r3, r3, #16
 80025f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025fc:	3b01      	subs	r3, #1
 80025fe:	061b      	lsls	r3, r3, #24
 8002600:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002604:	4923      	ldr	r1, [pc, #140]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002606:	4313      	orrs	r3, r2
 8002608:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800260a:	4b22      	ldr	r3, [pc, #136]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800260c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260e:	4a21      	ldr	r2, [pc, #132]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002610:	f023 0301 	bic.w	r3, r3, #1
 8002614:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002616:	4b1f      	ldr	r3, [pc, #124]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800261a:	4b21      	ldr	r3, [pc, #132]	@ (80026a0 <HAL_RCC_OscConfig+0x778>)
 800261c:	4013      	ands	r3, r2
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002622:	00d2      	lsls	r2, r2, #3
 8002624:	491b      	ldr	r1, [pc, #108]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002626:	4313      	orrs	r3, r2
 8002628:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800262a:	4b1a      	ldr	r3, [pc, #104]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800262c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262e:	f023 020c 	bic.w	r2, r3, #12
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4917      	ldr	r1, [pc, #92]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002638:	4313      	orrs	r3, r2
 800263a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800263c:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800263e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002640:	f023 0202 	bic.w	r2, r3, #2
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002648:	4912      	ldr	r1, [pc, #72]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800264a:	4313      	orrs	r3, r2
 800264c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800264e:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	4a10      	ldr	r2, [pc, #64]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002658:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800265a:	4b0e      	ldr	r3, [pc, #56]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	4a0d      	ldr	r2, [pc, #52]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002660:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002664:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002666:	4b0b      	ldr	r3, [pc, #44]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 800266c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002670:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002672:	4b08      	ldr	r3, [pc, #32]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002676:	4a07      	ldr	r2, [pc, #28]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800267e:	4b05      	ldr	r3, [pc, #20]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a04      	ldr	r2, [pc, #16]	@ (8002694 <HAL_RCC_OscConfig+0x76c>)
 8002684:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268a:	f7fe ff39 	bl	8001500 <HAL_GetTick>
 800268e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002690:	e011      	b.n	80026b6 <HAL_RCC_OscConfig+0x78e>
 8002692:	bf00      	nop
 8002694:	58024400 	.word	0x58024400
 8002698:	58024800 	.word	0x58024800
 800269c:	fffffc0c 	.word	0xfffffc0c
 80026a0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a4:	f7fe ff2c 	bl	8001500 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e08a      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80026b6:	4b47      	ldr	r3, [pc, #284]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x77c>
 80026c2:	e082      	b.n	80027ca <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c4:	4b43      	ldr	r3, [pc, #268]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a42      	ldr	r2, [pc, #264]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80026ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d0:	f7fe ff16 	bl	8001500 <HAL_GetTick>
 80026d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d8:	f7fe ff12 	bl	8001500 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e070      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026ea:	4b3a      	ldr	r3, [pc, #232]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f0      	bne.n	80026d8 <HAL_RCC_OscConfig+0x7b0>
 80026f6:	e068      	b.n	80027ca <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80026f8:	4b36      	ldr	r3, [pc, #216]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80026fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80026fe:	4b35      	ldr	r3, [pc, #212]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002708:	2b01      	cmp	r3, #1
 800270a:	d031      	beq.n	8002770 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	f003 0203 	and.w	r2, r3, #3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d12a      	bne.n	8002770 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	091b      	lsrs	r3, r3, #4
 800271e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002726:	429a      	cmp	r2, r3
 8002728:	d122      	bne.n	8002770 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002734:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002736:	429a      	cmp	r2, r3
 8002738:	d11a      	bne.n	8002770 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	0a5b      	lsrs	r3, r3, #9
 800273e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002746:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002748:	429a      	cmp	r2, r3
 800274a:	d111      	bne.n	8002770 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	0c1b      	lsrs	r3, r3, #16
 8002750:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002758:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800275a:	429a      	cmp	r2, r3
 800275c:	d108      	bne.n	8002770 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	0e1b      	lsrs	r3, r3, #24
 8002762:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800276a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800276c:	429a      	cmp	r2, r3
 800276e:	d001      	beq.n	8002774 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e02b      	b.n	80027cc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002774:	4b17      	ldr	r3, [pc, #92]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 8002776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800277e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	429a      	cmp	r2, r3
 8002788:	d01f      	beq.n	80027ca <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800278a:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 800278c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278e:	4a11      	ldr	r2, [pc, #68]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 8002790:	f023 0301 	bic.w	r3, r3, #1
 8002794:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002796:	f7fe feb3 	bl	8001500 <HAL_GetTick>
 800279a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800279c:	bf00      	nop
 800279e:	f7fe feaf 	bl	8001500 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d0f9      	beq.n	800279e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027aa:	4b0a      	ldr	r3, [pc, #40]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80027ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ae:	4b0a      	ldr	r3, [pc, #40]	@ (80027d8 <HAL_RCC_OscConfig+0x8b0>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027b6:	00d2      	lsls	r2, r2, #3
 80027b8:	4906      	ldr	r1, [pc, #24]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80027be:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80027c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c2:	4a04      	ldr	r2, [pc, #16]	@ (80027d4 <HAL_RCC_OscConfig+0x8ac>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3730      	adds	r7, #48	@ 0x30
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	58024400 	.word	0x58024400
 80027d8:	ffff0007 	.word	0xffff0007

080027dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e19c      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027f0:	4b8a      	ldr	r3, [pc, #552]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 030f 	and.w	r3, r3, #15
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d910      	bls.n	8002820 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fe:	4b87      	ldr	r3, [pc, #540]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 020f 	bic.w	r2, r3, #15
 8002806:	4985      	ldr	r1, [pc, #532]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	4313      	orrs	r3, r2
 800280c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800280e:	4b83      	ldr	r3, [pc, #524]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d001      	beq.n	8002820 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e184      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	2b00      	cmp	r3, #0
 800282a:	d010      	beq.n	800284e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691a      	ldr	r2, [r3, #16]
 8002830:	4b7b      	ldr	r3, [pc, #492]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002838:	429a      	cmp	r2, r3
 800283a:	d908      	bls.n	800284e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800283c:	4b78      	ldr	r3, [pc, #480]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	4975      	ldr	r1, [pc, #468]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800284a:	4313      	orrs	r3, r2
 800284c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b00      	cmp	r3, #0
 8002858:	d010      	beq.n	800287c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695a      	ldr	r2, [r3, #20]
 800285e:	4b70      	ldr	r3, [pc, #448]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002866:	429a      	cmp	r2, r3
 8002868:	d908      	bls.n	800287c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800286a:	4b6d      	ldr	r3, [pc, #436]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	496a      	ldr	r1, [pc, #424]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002878:	4313      	orrs	r3, r2
 800287a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b00      	cmp	r3, #0
 8002886:	d010      	beq.n	80028aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699a      	ldr	r2, [r3, #24]
 800288c:	4b64      	ldr	r3, [pc, #400]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800288e:	69db      	ldr	r3, [r3, #28]
 8002890:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002894:	429a      	cmp	r2, r3
 8002896:	d908      	bls.n	80028aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002898:	4b61      	ldr	r3, [pc, #388]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	495e      	ldr	r1, [pc, #376]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0320 	and.w	r3, r3, #32
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d010      	beq.n	80028d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69da      	ldr	r2, [r3, #28]
 80028ba:	4b59      	ldr	r3, [pc, #356]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d908      	bls.n	80028d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80028c6:	4b56      	ldr	r3, [pc, #344]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	4953      	ldr	r1, [pc, #332]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0302 	and.w	r3, r3, #2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d010      	beq.n	8002906 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68da      	ldr	r2, [r3, #12]
 80028e8:	4b4d      	ldr	r3, [pc, #308]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	f003 030f 	and.w	r3, r3, #15
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d908      	bls.n	8002906 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f023 020f 	bic.w	r2, r3, #15
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	4947      	ldr	r1, [pc, #284]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002902:	4313      	orrs	r3, r2
 8002904:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d055      	beq.n	80029be <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002912:	4b43      	ldr	r3, [pc, #268]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	4940      	ldr	r1, [pc, #256]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002920:	4313      	orrs	r3, r2
 8002922:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d107      	bne.n	800293c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800292c:	4b3c      	ldr	r3, [pc, #240]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d121      	bne.n	800297c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e0f6      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b03      	cmp	r3, #3
 8002942:	d107      	bne.n	8002954 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002944:	4b36      	ldr	r3, [pc, #216]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d115      	bne.n	800297c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e0ea      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d107      	bne.n	800296c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800295c:	4b30      	ldr	r3, [pc, #192]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002964:	2b00      	cmp	r3, #0
 8002966:	d109      	bne.n	800297c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0de      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800296c:	4b2c      	ldr	r3, [pc, #176]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0d6      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800297c:	4b28      	ldr	r3, [pc, #160]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	f023 0207 	bic.w	r2, r3, #7
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	4925      	ldr	r1, [pc, #148]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 800298a:	4313      	orrs	r3, r2
 800298c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800298e:	f7fe fdb7 	bl	8001500 <HAL_GetTick>
 8002992:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002994:	e00a      	b.n	80029ac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002996:	f7fe fdb3 	bl	8001500 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e0be      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	00db      	lsls	r3, r3, #3
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d1eb      	bne.n	8002996 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d010      	beq.n	80029ec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	4b14      	ldr	r3, [pc, #80]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d208      	bcs.n	80029ec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029da:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	f023 020f 	bic.w	r2, r3, #15
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	490e      	ldr	r1, [pc, #56]	@ (8002a20 <HAL_RCC_ClockConfig+0x244>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029ec:	4b0b      	ldr	r3, [pc, #44]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 030f 	and.w	r3, r3, #15
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d214      	bcs.n	8002a24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fa:	4b08      	ldr	r3, [pc, #32]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f023 020f 	bic.w	r2, r3, #15
 8002a02:	4906      	ldr	r1, [pc, #24]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0a:	4b04      	ldr	r3, [pc, #16]	@ (8002a1c <HAL_RCC_ClockConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d005      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e086      	b.n	8002b2a <HAL_RCC_ClockConfig+0x34e>
 8002a1c:	52002000 	.word	0x52002000
 8002a20:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0304 	and.w	r3, r3, #4
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d010      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	4b3f      	ldr	r3, [pc, #252]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d208      	bcs.n	8002a52 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002a40:	4b3c      	ldr	r3, [pc, #240]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	4939      	ldr	r1, [pc, #228]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0308 	and.w	r3, r3, #8
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d010      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d208      	bcs.n	8002a80 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a6e:	4b31      	ldr	r3, [pc, #196]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	492e      	ldr	r1, [pc, #184]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d010      	beq.n	8002aae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	699a      	ldr	r2, [r3, #24]
 8002a90:	4b28      	ldr	r3, [pc, #160]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a92:	69db      	ldr	r3, [r3, #28]
 8002a94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d208      	bcs.n	8002aae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002a9c:	4b25      	ldr	r3, [pc, #148]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	4922      	ldr	r1, [pc, #136]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0320 	and.w	r3, r3, #32
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d010      	beq.n	8002adc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69da      	ldr	r2, [r3, #28]
 8002abe:	4b1d      	ldr	r3, [pc, #116]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d208      	bcs.n	8002adc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002aca:	4b1a      	ldr	r3, [pc, #104]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	4917      	ldr	r1, [pc, #92]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002adc:	f000 f834 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	0a1b      	lsrs	r3, r3, #8
 8002ae8:	f003 030f 	and.w	r3, r3, #15
 8002aec:	4912      	ldr	r1, [pc, #72]	@ (8002b38 <HAL_RCC_ClockConfig+0x35c>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	f003 031f 	and.w	r3, r3, #31
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
 8002af8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002afa:	4b0e      	ldr	r3, [pc, #56]	@ (8002b34 <HAL_RCC_ClockConfig+0x358>)
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	4a0d      	ldr	r2, [pc, #52]	@ (8002b38 <HAL_RCC_ClockConfig+0x35c>)
 8002b04:	5cd3      	ldrb	r3, [r2, r3]
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b10:	4a0a      	ldr	r2, [pc, #40]	@ (8002b3c <HAL_RCC_ClockConfig+0x360>)
 8002b12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b14:	4a0a      	ldr	r2, [pc, #40]	@ (8002b40 <HAL_RCC_ClockConfig+0x364>)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <HAL_RCC_ClockConfig+0x368>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe fca4 	bl	800146c <HAL_InitTick>
 8002b24:	4603      	mov	r3, r0
 8002b26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	58024400 	.word	0x58024400
 8002b38:	08008264 	.word	0x08008264
 8002b3c:	24000004 	.word	0x24000004
 8002b40:	24000000 	.word	0x24000000
 8002b44:	24000008 	.word	0x24000008

08002b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b089      	sub	sp, #36	@ 0x24
 8002b4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b4e:	4bb3      	ldr	r3, [pc, #716]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b56:	2b18      	cmp	r3, #24
 8002b58:	f200 8155 	bhi.w	8002e06 <HAL_RCC_GetSysClockFreq+0x2be>
 8002b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b64 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b62:	bf00      	nop
 8002b64:	08002bc9 	.word	0x08002bc9
 8002b68:	08002e07 	.word	0x08002e07
 8002b6c:	08002e07 	.word	0x08002e07
 8002b70:	08002e07 	.word	0x08002e07
 8002b74:	08002e07 	.word	0x08002e07
 8002b78:	08002e07 	.word	0x08002e07
 8002b7c:	08002e07 	.word	0x08002e07
 8002b80:	08002e07 	.word	0x08002e07
 8002b84:	08002bef 	.word	0x08002bef
 8002b88:	08002e07 	.word	0x08002e07
 8002b8c:	08002e07 	.word	0x08002e07
 8002b90:	08002e07 	.word	0x08002e07
 8002b94:	08002e07 	.word	0x08002e07
 8002b98:	08002e07 	.word	0x08002e07
 8002b9c:	08002e07 	.word	0x08002e07
 8002ba0:	08002e07 	.word	0x08002e07
 8002ba4:	08002bf5 	.word	0x08002bf5
 8002ba8:	08002e07 	.word	0x08002e07
 8002bac:	08002e07 	.word	0x08002e07
 8002bb0:	08002e07 	.word	0x08002e07
 8002bb4:	08002e07 	.word	0x08002e07
 8002bb8:	08002e07 	.word	0x08002e07
 8002bbc:	08002e07 	.word	0x08002e07
 8002bc0:	08002e07 	.word	0x08002e07
 8002bc4:	08002bfb 	.word	0x08002bfb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bc8:	4b94      	ldr	r3, [pc, #592]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0320 	and.w	r3, r3, #32
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d009      	beq.n	8002be8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002bd4:	4b91      	ldr	r3, [pc, #580]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	08db      	lsrs	r3, r3, #3
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	4a90      	ldr	r2, [pc, #576]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002be0:	fa22 f303 	lsr.w	r3, r2, r3
 8002be4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002be6:	e111      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002be8:	4b8d      	ldr	r3, [pc, #564]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002bea:	61bb      	str	r3, [r7, #24]
      break;
 8002bec:	e10e      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002bee:	4b8d      	ldr	r3, [pc, #564]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002bf0:	61bb      	str	r3, [r7, #24]
      break;
 8002bf2:	e10b      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002bf4:	4b8c      	ldr	r3, [pc, #560]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002bf6:	61bb      	str	r3, [r7, #24]
      break;
 8002bf8:	e108      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002bfa:	4b88      	ldr	r3, [pc, #544]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002c04:	4b85      	ldr	r3, [pc, #532]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c0e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002c10:	4b82      	ldr	r3, [pc, #520]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002c1a:	4b80      	ldr	r3, [pc, #512]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1e:	08db      	lsrs	r3, r3, #3
 8002c20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	fb02 f303 	mul.w	r3, r2, r3
 8002c2a:	ee07 3a90 	vmov	s15, r3
 8002c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c32:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80e1 	beq.w	8002e00 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	f000 8083 	beq.w	8002d4c <HAL_RCC_GetSysClockFreq+0x204>
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	f200 80a1 	bhi.w	8002d90 <HAL_RCC_GetSysClockFreq+0x248>
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_RCC_GetSysClockFreq+0x114>
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d056      	beq.n	8002d08 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002c5a:	e099      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c5c:	4b6f      	ldr	r3, [pc, #444]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0320 	and.w	r3, r3, #32
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d02d      	beq.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c68:	4b6c      	ldr	r3, [pc, #432]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	08db      	lsrs	r3, r3, #3
 8002c6e:	f003 0303 	and.w	r3, r3, #3
 8002c72:	4a6b      	ldr	r2, [pc, #428]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002c74:	fa22 f303 	lsr.w	r3, r2, r3
 8002c78:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	ee07 3a90 	vmov	s15, r3
 8002c80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	ee07 3a90 	vmov	s15, r3
 8002c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c92:	4b62      	ldr	r3, [pc, #392]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c9a:	ee07 3a90 	vmov	s15, r3
 8002c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ca2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ca6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002e2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cbe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002cc2:	e087      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	ee07 3a90 	vmov	s15, r3
 8002cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002e30 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002cd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cd6:	4b51      	ldr	r3, [pc, #324]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cde:	ee07 3a90 	vmov	s15, r3
 8002ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ce6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002cea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002e2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d06:	e065      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	ee07 3a90 	vmov	s15, r3
 8002d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d12:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002e34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d1a:	4b40      	ldr	r3, [pc, #256]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d22:	ee07 3a90 	vmov	s15, r3
 8002d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d2e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002e2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d4a:	e043      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	ee07 3a90 	vmov	s15, r3
 8002d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d56:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002e38 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002d5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d66:	ee07 3a90 	vmov	s15, r3
 8002d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d72:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002e2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d8e:	e021      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	ee07 3a90 	vmov	s15, r3
 8002d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002e34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002d9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002da2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002daa:	ee07 3a90 	vmov	s15, r3
 8002dae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002db2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002db6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002e2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002dba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002dd2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	0a5b      	lsrs	r3, r3, #9
 8002dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dde:	3301      	adds	r3, #1
 8002de0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	ee07 3a90 	vmov	s15, r3
 8002de8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002dec:	edd7 6a07 	vldr	s13, [r7, #28]
 8002df0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002df4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002df8:	ee17 3a90 	vmov	r3, s15
 8002dfc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002dfe:	e005      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61bb      	str	r3, [r7, #24]
      break;
 8002e04:	e002      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002e06:	4b07      	ldr	r3, [pc, #28]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e08:	61bb      	str	r3, [r7, #24]
      break;
 8002e0a:	bf00      	nop
  }

  return sysclockfreq;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3724      	adds	r7, #36	@ 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	58024400 	.word	0x58024400
 8002e20:	03d09000 	.word	0x03d09000
 8002e24:	003d0900 	.word	0x003d0900
 8002e28:	017d7840 	.word	0x017d7840
 8002e2c:	46000000 	.word	0x46000000
 8002e30:	4c742400 	.word	0x4c742400
 8002e34:	4a742400 	.word	0x4a742400
 8002e38:	4bbebc20 	.word	0x4bbebc20

08002e3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002e42:	f7ff fe81 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8002e46:	4602      	mov	r2, r0
 8002e48:	4b10      	ldr	r3, [pc, #64]	@ (8002e8c <HAL_RCC_GetHCLKFreq+0x50>)
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	0a1b      	lsrs	r3, r3, #8
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	490f      	ldr	r1, [pc, #60]	@ (8002e90 <HAL_RCC_GetHCLKFreq+0x54>)
 8002e54:	5ccb      	ldrb	r3, [r1, r3]
 8002e56:	f003 031f 	and.w	r3, r3, #31
 8002e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e60:	4b0a      	ldr	r3, [pc, #40]	@ (8002e8c <HAL_RCC_GetHCLKFreq+0x50>)
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	f003 030f 	and.w	r3, r3, #15
 8002e68:	4a09      	ldr	r2, [pc, #36]	@ (8002e90 <HAL_RCC_GetHCLKFreq+0x54>)
 8002e6a:	5cd3      	ldrb	r3, [r2, r3]
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	fa22 f303 	lsr.w	r3, r2, r3
 8002e76:	4a07      	ldr	r2, [pc, #28]	@ (8002e94 <HAL_RCC_GetHCLKFreq+0x58>)
 8002e78:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e7a:	4a07      	ldr	r2, [pc, #28]	@ (8002e98 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002e80:	4b04      	ldr	r3, [pc, #16]	@ (8002e94 <HAL_RCC_GetHCLKFreq+0x58>)
 8002e82:	681b      	ldr	r3, [r3, #0]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	58024400 	.word	0x58024400
 8002e90:	08008264 	.word	0x08008264
 8002e94:	24000004 	.word	0x24000004
 8002e98:	24000000 	.word	0x24000000

08002e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002ea0:	f7ff ffcc 	bl	8002e3c <HAL_RCC_GetHCLKFreq>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	4904      	ldr	r1, [pc, #16]	@ (8002ec4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002eb2:	5ccb      	ldrb	r3, [r1, r3]
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	58024400 	.word	0x58024400
 8002ec4:	08008264 	.word	0x08008264

08002ec8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002ecc:	f7ff ffb6 	bl	8002e3c <HAL_RCC_GetHCLKFreq>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	0a1b      	lsrs	r3, r3, #8
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	4904      	ldr	r1, [pc, #16]	@ (8002ef0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ede:	5ccb      	ldrb	r3, [r1, r3]
 8002ee0:	f003 031f 	and.w	r3, r3, #31
 8002ee4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	58024400 	.word	0x58024400
 8002ef0:	08008264 	.word	0x08008264

08002ef4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ef8:	b0ca      	sub	sp, #296	@ 0x128
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f00:	2300      	movs	r3, #0
 8002f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f06:	2300      	movs	r3, #0
 8002f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f14:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002f18:	2500      	movs	r5, #0
 8002f1a:	ea54 0305 	orrs.w	r3, r4, r5
 8002f1e:	d049      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f2a:	d02f      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002f2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f30:	d828      	bhi.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002f32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f36:	d01a      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f3c:	d822      	bhi.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002f42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f46:	d007      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f48:	e01c      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f4a:	4bb8      	ldr	r3, [pc, #736]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4e:	4ab7      	ldr	r2, [pc, #732]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f56:	e01a      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	2102      	movs	r1, #2
 8002f60:	4618      	mov	r0, r3
 8002f62:	f002 fb61 	bl	8005628 <RCCEx_PLL2_Config>
 8002f66:	4603      	mov	r3, r0
 8002f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f6c:	e00f      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f72:	3328      	adds	r3, #40	@ 0x28
 8002f74:	2102      	movs	r1, #2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f002 fc08 	bl	800578c <RCCEx_PLL3_Config>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f82:	e004      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f8a:	e000      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10a      	bne.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002f96:	4ba5      	ldr	r3, [pc, #660]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fa4:	4aa1      	ldr	r2, [pc, #644]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fa6:	430b      	orrs	r3, r1
 8002fa8:	6513      	str	r3, [r2, #80]	@ 0x50
 8002faa:	e003      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fbc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002fc0:	f04f 0900 	mov.w	r9, #0
 8002fc4:	ea58 0309 	orrs.w	r3, r8, r9
 8002fc8:	d047      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d82a      	bhi.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fdc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fda:	bf00      	nop
 8002fdc:	08002ff1 	.word	0x08002ff1
 8002fe0:	08002fff 	.word	0x08002fff
 8002fe4:	08003015 	.word	0x08003015
 8002fe8:	08003033 	.word	0x08003033
 8002fec:	08003033 	.word	0x08003033
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ff0:	4b8e      	ldr	r3, [pc, #568]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff4:	4a8d      	ldr	r2, [pc, #564]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ff6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ffc:	e01a      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003002:	3308      	adds	r3, #8
 8003004:	2100      	movs	r1, #0
 8003006:	4618      	mov	r0, r3
 8003008:	f002 fb0e 	bl	8005628 <RCCEx_PLL2_Config>
 800300c:	4603      	mov	r3, r0
 800300e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003012:	e00f      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003018:	3328      	adds	r3, #40	@ 0x28
 800301a:	2100      	movs	r1, #0
 800301c:	4618      	mov	r0, r3
 800301e:	f002 fbb5 	bl	800578c <RCCEx_PLL3_Config>
 8003022:	4603      	mov	r3, r0
 8003024:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003028:	e004      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003030:	e000      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10a      	bne.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800303c:	4b7b      	ldr	r3, [pc, #492]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800303e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003040:	f023 0107 	bic.w	r1, r3, #7
 8003044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304a:	4a78      	ldr	r2, [pc, #480]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800304c:	430b      	orrs	r3, r1
 800304e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003050:	e003      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003056:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800305a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800305e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003062:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003066:	f04f 0b00 	mov.w	fp, #0
 800306a:	ea5a 030b 	orrs.w	r3, sl, fp
 800306e:	d04c      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800307a:	d030      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800307c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003080:	d829      	bhi.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003082:	2bc0      	cmp	r3, #192	@ 0xc0
 8003084:	d02d      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003086:	2bc0      	cmp	r3, #192	@ 0xc0
 8003088:	d825      	bhi.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800308a:	2b80      	cmp	r3, #128	@ 0x80
 800308c:	d018      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800308e:	2b80      	cmp	r3, #128	@ 0x80
 8003090:	d821      	bhi.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003096:	2b40      	cmp	r3, #64	@ 0x40
 8003098:	d007      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800309a:	e01c      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800309c:	4b63      	ldr	r3, [pc, #396]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800309e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a0:	4a62      	ldr	r2, [pc, #392]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80030a8:	e01c      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ae:	3308      	adds	r3, #8
 80030b0:	2100      	movs	r1, #0
 80030b2:	4618      	mov	r0, r3
 80030b4:	f002 fab8 	bl	8005628 <RCCEx_PLL2_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80030be:	e011      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c4:	3328      	adds	r3, #40	@ 0x28
 80030c6:	2100      	movs	r1, #0
 80030c8:	4618      	mov	r0, r3
 80030ca:	f002 fb5f 	bl	800578c <RCCEx_PLL3_Config>
 80030ce:	4603      	mov	r3, r0
 80030d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80030d4:	e006      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030dc:	e002      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80030de:	bf00      	nop
 80030e0:	e000      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80030e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10a      	bne.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80030ec:	4b4f      	ldr	r3, [pc, #316]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030f0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80030f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fa:	4a4c      	ldr	r2, [pc, #304]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030fc:	430b      	orrs	r3, r1
 80030fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8003100:	e003      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800310a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800310e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003112:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003116:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800311a:	2300      	movs	r3, #0
 800311c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003120:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003124:	460b      	mov	r3, r1
 8003126:	4313      	orrs	r3, r2
 8003128:	d053      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800312a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800312e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003132:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003136:	d035      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003138:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800313c:	d82e      	bhi.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800313e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003142:	d031      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003144:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003148:	d828      	bhi.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800314a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800314e:	d01a      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003150:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003154:	d822      	bhi.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800315a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800315e:	d007      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003160:	e01c      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003162:	4b32      	ldr	r3, [pc, #200]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003166:	4a31      	ldr	r2, [pc, #196]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800316c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800316e:	e01c      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003174:	3308      	adds	r3, #8
 8003176:	2100      	movs	r1, #0
 8003178:	4618      	mov	r0, r3
 800317a:	f002 fa55 	bl	8005628 <RCCEx_PLL2_Config>
 800317e:	4603      	mov	r3, r0
 8003180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003184:	e011      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318a:	3328      	adds	r3, #40	@ 0x28
 800318c:	2100      	movs	r1, #0
 800318e:	4618      	mov	r0, r3
 8003190:	f002 fafc 	bl	800578c <RCCEx_PLL3_Config>
 8003194:	4603      	mov	r3, r0
 8003196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800319a:	e006      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031a2:	e002      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80031a4:	bf00      	nop
 80031a6:	e000      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80031a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80031b2:	4b1e      	ldr	r3, [pc, #120]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80031ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80031c2:	4a1a      	ldr	r2, [pc, #104]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c8:	e003      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80031d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031da:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80031de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80031e2:	2300      	movs	r3, #0
 80031e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80031e8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80031ec:	460b      	mov	r3, r1
 80031ee:	4313      	orrs	r3, r2
 80031f0:	d056      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80031f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80031fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031fe:	d038      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003200:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003204:	d831      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003206:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800320a:	d034      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800320c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003210:	d82b      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003212:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003216:	d01d      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003218:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800321c:	d825      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800321e:	2b00      	cmp	r3, #0
 8003220:	d006      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003222:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003226:	d00a      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003228:	e01f      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800322a:	bf00      	nop
 800322c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003230:	4ba2      	ldr	r3, [pc, #648]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	4aa1      	ldr	r2, [pc, #644]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800323a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800323c:	e01c      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800323e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003242:	3308      	adds	r3, #8
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f002 f9ee 	bl	8005628 <RCCEx_PLL2_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003252:	e011      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003258:	3328      	adds	r3, #40	@ 0x28
 800325a:	2100      	movs	r1, #0
 800325c:	4618      	mov	r0, r3
 800325e:	f002 fa95 	bl	800578c <RCCEx_PLL3_Config>
 8003262:	4603      	mov	r3, r0
 8003264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003268:	e006      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003270:	e002      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003272:	bf00      	nop
 8003274:	e000      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10b      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003280:	4b8e      	ldr	r3, [pc, #568]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003284:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800328c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003290:	4a8a      	ldr	r2, [pc, #552]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003292:	430b      	orrs	r3, r1
 8003294:	6593      	str	r3, [r2, #88]	@ 0x58
 8003296:	e003      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800329c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80032a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80032ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80032b0:	2300      	movs	r3, #0
 80032b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80032b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80032ba:	460b      	mov	r3, r1
 80032bc:	4313      	orrs	r3, r2
 80032be:	d03a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80032c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c6:	2b30      	cmp	r3, #48	@ 0x30
 80032c8:	d01f      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80032ca:	2b30      	cmp	r3, #48	@ 0x30
 80032cc:	d819      	bhi.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80032ce:	2b20      	cmp	r3, #32
 80032d0:	d00c      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80032d2:	2b20      	cmp	r3, #32
 80032d4:	d815      	bhi.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d019      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80032da:	2b10      	cmp	r3, #16
 80032dc:	d111      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032de:	4b77      	ldr	r3, [pc, #476]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e2:	4a76      	ldr	r2, [pc, #472]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80032ea:	e011      	b.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80032ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032f0:	3308      	adds	r3, #8
 80032f2:	2102      	movs	r1, #2
 80032f4:	4618      	mov	r0, r3
 80032f6:	f002 f997 	bl	8005628 <RCCEx_PLL2_Config>
 80032fa:	4603      	mov	r3, r0
 80032fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003300:	e006      	b.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003308:	e002      	b.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800330a:	bf00      	nop
 800330c:	e000      	b.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800330e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10a      	bne.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003318:	4b68      	ldr	r3, [pc, #416]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800331a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800331c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003326:	4a65      	ldr	r2, [pc, #404]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003328:	430b      	orrs	r3, r1
 800332a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800332c:	e003      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800332e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003332:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800333a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003342:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003346:	2300      	movs	r3, #0
 8003348:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800334c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003350:	460b      	mov	r3, r1
 8003352:	4313      	orrs	r3, r2
 8003354:	d051      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800335a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800335c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003360:	d035      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003362:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003366:	d82e      	bhi.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003368:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800336c:	d031      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800336e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003372:	d828      	bhi.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003378:	d01a      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800337a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800337e:	d822      	bhi.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003388:	d007      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800338a:	e01c      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800338c:	4b4b      	ldr	r3, [pc, #300]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	4a4a      	ldr	r2, [pc, #296]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003398:	e01c      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800339a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800339e:	3308      	adds	r3, #8
 80033a0:	2100      	movs	r1, #0
 80033a2:	4618      	mov	r0, r3
 80033a4:	f002 f940 	bl	8005628 <RCCEx_PLL2_Config>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80033ae:	e011      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b4:	3328      	adds	r3, #40	@ 0x28
 80033b6:	2100      	movs	r1, #0
 80033b8:	4618      	mov	r0, r3
 80033ba:	f002 f9e7 	bl	800578c <RCCEx_PLL3_Config>
 80033be:	4603      	mov	r3, r0
 80033c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80033c4:	e006      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033cc:	e002      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80033ce:	bf00      	nop
 80033d0:	e000      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80033d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10a      	bne.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80033dc:	4b37      	ldr	r3, [pc, #220]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80033e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ea:	4a34      	ldr	r2, [pc, #208]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033ec:	430b      	orrs	r3, r1
 80033ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80033f0:	e003      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80033fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003402:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003406:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800340a:	2300      	movs	r3, #0
 800340c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003410:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003414:	460b      	mov	r3, r1
 8003416:	4313      	orrs	r3, r2
 8003418:	d056      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800341a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800341e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003420:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003424:	d033      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003426:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800342a:	d82c      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800342c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003430:	d02f      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003432:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003436:	d826      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003438:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800343c:	d02b      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800343e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003442:	d820      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003448:	d012      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800344a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800344e:	d81a      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d022      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003458:	d115      	bne.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800345a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800345e:	3308      	adds	r3, #8
 8003460:	2101      	movs	r1, #1
 8003462:	4618      	mov	r0, r3
 8003464:	f002 f8e0 	bl	8005628 <RCCEx_PLL2_Config>
 8003468:	4603      	mov	r3, r0
 800346a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800346e:	e015      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003474:	3328      	adds	r3, #40	@ 0x28
 8003476:	2101      	movs	r1, #1
 8003478:	4618      	mov	r0, r3
 800347a:	f002 f987 	bl	800578c <RCCEx_PLL3_Config>
 800347e:	4603      	mov	r3, r0
 8003480:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003484:	e00a      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800348c:	e006      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800348e:	bf00      	nop
 8003490:	e004      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003492:	bf00      	nop
 8003494:	e002      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003496:	bf00      	nop
 8003498:	e000      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800349a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800349c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10d      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80034a4:	4b05      	ldr	r3, [pc, #20]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034b2:	4a02      	ldr	r2, [pc, #8]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034b4:	430b      	orrs	r3, r1
 80034b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80034b8:	e006      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80034ba:	bf00      	nop
 80034bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80034c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80034d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80034d8:	2300      	movs	r3, #0
 80034da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80034de:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4313      	orrs	r3, r2
 80034e6:	d055      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80034e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f4:	d033      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80034f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034fa:	d82c      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80034fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003500:	d02f      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003506:	d826      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003508:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800350c:	d02b      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800350e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003512:	d820      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003518:	d012      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800351a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800351e:	d81a      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003520:	2b00      	cmp	r3, #0
 8003522:	d022      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003524:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003528:	d115      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800352a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352e:	3308      	adds	r3, #8
 8003530:	2101      	movs	r1, #1
 8003532:	4618      	mov	r0, r3
 8003534:	f002 f878 	bl	8005628 <RCCEx_PLL2_Config>
 8003538:	4603      	mov	r3, r0
 800353a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800353e:	e015      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003544:	3328      	adds	r3, #40	@ 0x28
 8003546:	2101      	movs	r1, #1
 8003548:	4618      	mov	r0, r3
 800354a:	f002 f91f 	bl	800578c <RCCEx_PLL3_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003554:	e00a      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800355c:	e006      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800355e:	bf00      	nop
 8003560:	e004      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003562:	bf00      	nop
 8003564:	e002      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003566:	bf00      	nop
 8003568:	e000      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800356a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800356c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10b      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003574:	4ba3      	ldr	r3, [pc, #652]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003578:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800357c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003580:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003584:	4a9f      	ldr	r2, [pc, #636]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003586:	430b      	orrs	r3, r1
 8003588:	6593      	str	r3, [r2, #88]	@ 0x58
 800358a:	e003      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003590:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80035a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80035a4:	2300      	movs	r3, #0
 80035a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80035aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80035ae:	460b      	mov	r3, r1
 80035b0:	4313      	orrs	r3, r2
 80035b2:	d037      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80035b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80035be:	d00e      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80035c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80035c4:	d816      	bhi.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d018      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80035ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035ce:	d111      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d4:	4a8b      	ldr	r2, [pc, #556]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80035dc:	e00f      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e2:	3308      	adds	r3, #8
 80035e4:	2101      	movs	r1, #1
 80035e6:	4618      	mov	r0, r3
 80035e8:	f002 f81e 	bl	8005628 <RCCEx_PLL2_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80035f2:	e004      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035fa:	e000      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80035fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10a      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003606:	4b7f      	ldr	r3, [pc, #508]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800360a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800360e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003614:	4a7b      	ldr	r2, [pc, #492]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003616:	430b      	orrs	r3, r1
 8003618:	6513      	str	r3, [r2, #80]	@ 0x50
 800361a:	e003      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003620:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800362c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003630:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003634:	2300      	movs	r3, #0
 8003636:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800363a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800363e:	460b      	mov	r3, r1
 8003640:	4313      	orrs	r3, r2
 8003642:	d039      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800364a:	2b03      	cmp	r3, #3
 800364c:	d81c      	bhi.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800364e:	a201      	add	r2, pc, #4	@ (adr r2, 8003654 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003654:	08003691 	.word	0x08003691
 8003658:	08003665 	.word	0x08003665
 800365c:	08003673 	.word	0x08003673
 8003660:	08003691 	.word	0x08003691
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003664:	4b67      	ldr	r3, [pc, #412]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	4a66      	ldr	r2, [pc, #408]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800366a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800366e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003670:	e00f      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003676:	3308      	adds	r3, #8
 8003678:	2102      	movs	r1, #2
 800367a:	4618      	mov	r0, r3
 800367c:	f001 ffd4 	bl	8005628 <RCCEx_PLL2_Config>
 8003680:	4603      	mov	r3, r0
 8003682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003686:	e004      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800368e:	e000      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10a      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800369a:	4b5a      	ldr	r3, [pc, #360]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800369c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369e:	f023 0103 	bic.w	r1, r3, #3
 80036a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a8:	4a56      	ldr	r2, [pc, #344]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036aa:	430b      	orrs	r3, r1
 80036ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036ae:	e003      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80036c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036c8:	2300      	movs	r3, #0
 80036ca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80036ce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80036d2:	460b      	mov	r3, r1
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f000 809f 	beq.w	8003818 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036da:	4b4b      	ldr	r3, [pc, #300]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a4a      	ldr	r2, [pc, #296]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80036e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036e6:	f7fd ff0b 	bl	8001500 <HAL_GetTick>
 80036ea:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036ee:	e00b      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f0:	f7fd ff06 	bl	8001500 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b64      	cmp	r3, #100	@ 0x64
 80036fe:	d903      	bls.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003706:	e005      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003708:	4b3f      	ldr	r3, [pc, #252]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0ed      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003718:	2b00      	cmp	r3, #0
 800371a:	d179      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800371c:	4b39      	ldr	r3, [pc, #228]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800371e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003724:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003728:	4053      	eors	r3, r2
 800372a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800372e:	2b00      	cmp	r3, #0
 8003730:	d015      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003732:	4b34      	ldr	r3, [pc, #208]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800373a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800373e:	4b31      	ldr	r3, [pc, #196]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003742:	4a30      	ldr	r2, [pc, #192]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003748:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800374a:	4b2e      	ldr	r3, [pc, #184]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800374c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374e:	4a2d      	ldr	r2, [pc, #180]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003750:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003754:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003756:	4a2b      	ldr	r2, [pc, #172]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003758:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800375c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800376a:	d118      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fd fec8 	bl	8001500 <HAL_GetTick>
 8003770:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003774:	e00d      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003776:	f7fd fec3 	bl	8001500 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003780:	1ad2      	subs	r2, r2, r3
 8003782:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003786:	429a      	cmp	r2, r3
 8003788:	d903      	bls.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003790:	e005      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003792:	4b1c      	ldr	r3, [pc, #112]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0eb      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800379e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d129      	bne.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80037ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037b6:	d10e      	bne.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80037b8:	4b12      	ldr	r3, [pc, #72]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80037c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80037c8:	091a      	lsrs	r2, r3, #4
 80037ca:	4b10      	ldr	r3, [pc, #64]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037d0:	430b      	orrs	r3, r1
 80037d2:	6113      	str	r3, [r2, #16]
 80037d4:	e005      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80037d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	4a0a      	ldr	r2, [pc, #40]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80037e0:	6113      	str	r3, [r2, #16]
 80037e2:	4b08      	ldr	r3, [pc, #32]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037e4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80037e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80037ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037f2:	4a04      	ldr	r2, [pc, #16]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037f4:	430b      	orrs	r3, r1
 80037f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f8:	e00e      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003802:	e009      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003804:	58024400 	.word	0x58024400
 8003808:	58024800 	.word	0x58024800
 800380c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003814:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003820:	f002 0301 	and.w	r3, r2, #1
 8003824:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003828:	2300      	movs	r3, #0
 800382a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800382e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003832:	460b      	mov	r3, r1
 8003834:	4313      	orrs	r3, r2
 8003836:	f000 8089 	beq.w	800394c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800383a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800383e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003840:	2b28      	cmp	r3, #40	@ 0x28
 8003842:	d86b      	bhi.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003844:	a201      	add	r2, pc, #4	@ (adr r2, 800384c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384a:	bf00      	nop
 800384c:	08003925 	.word	0x08003925
 8003850:	0800391d 	.word	0x0800391d
 8003854:	0800391d 	.word	0x0800391d
 8003858:	0800391d 	.word	0x0800391d
 800385c:	0800391d 	.word	0x0800391d
 8003860:	0800391d 	.word	0x0800391d
 8003864:	0800391d 	.word	0x0800391d
 8003868:	0800391d 	.word	0x0800391d
 800386c:	080038f1 	.word	0x080038f1
 8003870:	0800391d 	.word	0x0800391d
 8003874:	0800391d 	.word	0x0800391d
 8003878:	0800391d 	.word	0x0800391d
 800387c:	0800391d 	.word	0x0800391d
 8003880:	0800391d 	.word	0x0800391d
 8003884:	0800391d 	.word	0x0800391d
 8003888:	0800391d 	.word	0x0800391d
 800388c:	08003907 	.word	0x08003907
 8003890:	0800391d 	.word	0x0800391d
 8003894:	0800391d 	.word	0x0800391d
 8003898:	0800391d 	.word	0x0800391d
 800389c:	0800391d 	.word	0x0800391d
 80038a0:	0800391d 	.word	0x0800391d
 80038a4:	0800391d 	.word	0x0800391d
 80038a8:	0800391d 	.word	0x0800391d
 80038ac:	08003925 	.word	0x08003925
 80038b0:	0800391d 	.word	0x0800391d
 80038b4:	0800391d 	.word	0x0800391d
 80038b8:	0800391d 	.word	0x0800391d
 80038bc:	0800391d 	.word	0x0800391d
 80038c0:	0800391d 	.word	0x0800391d
 80038c4:	0800391d 	.word	0x0800391d
 80038c8:	0800391d 	.word	0x0800391d
 80038cc:	08003925 	.word	0x08003925
 80038d0:	0800391d 	.word	0x0800391d
 80038d4:	0800391d 	.word	0x0800391d
 80038d8:	0800391d 	.word	0x0800391d
 80038dc:	0800391d 	.word	0x0800391d
 80038e0:	0800391d 	.word	0x0800391d
 80038e4:	0800391d 	.word	0x0800391d
 80038e8:	0800391d 	.word	0x0800391d
 80038ec:	08003925 	.word	0x08003925
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f4:	3308      	adds	r3, #8
 80038f6:	2101      	movs	r1, #1
 80038f8:	4618      	mov	r0, r3
 80038fa:	f001 fe95 	bl	8005628 <RCCEx_PLL2_Config>
 80038fe:	4603      	mov	r3, r0
 8003900:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003904:	e00f      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390a:	3328      	adds	r3, #40	@ 0x28
 800390c:	2101      	movs	r1, #1
 800390e:	4618      	mov	r0, r3
 8003910:	f001 ff3c 	bl	800578c <RCCEx_PLL3_Config>
 8003914:	4603      	mov	r3, r0
 8003916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800391a:	e004      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003922:	e000      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10a      	bne.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800392e:	4bbf      	ldr	r3, [pc, #764]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003932:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800393c:	4abb      	ldr	r2, [pc, #748]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800393e:	430b      	orrs	r3, r1
 8003940:	6553      	str	r3, [r2, #84]	@ 0x54
 8003942:	e003      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800394c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003954:	f002 0302 	and.w	r3, r2, #2
 8003958:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800395c:	2300      	movs	r3, #0
 800395e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003962:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003966:	460b      	mov	r3, r1
 8003968:	4313      	orrs	r3, r2
 800396a:	d041      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003972:	2b05      	cmp	r3, #5
 8003974:	d824      	bhi.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003976:	a201      	add	r2, pc, #4	@ (adr r2, 800397c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397c:	080039c9 	.word	0x080039c9
 8003980:	08003995 	.word	0x08003995
 8003984:	080039ab 	.word	0x080039ab
 8003988:	080039c9 	.word	0x080039c9
 800398c:	080039c9 	.word	0x080039c9
 8003990:	080039c9 	.word	0x080039c9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003998:	3308      	adds	r3, #8
 800399a:	2101      	movs	r1, #1
 800399c:	4618      	mov	r0, r3
 800399e:	f001 fe43 	bl	8005628 <RCCEx_PLL2_Config>
 80039a2:	4603      	mov	r3, r0
 80039a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80039a8:	e00f      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ae:	3328      	adds	r3, #40	@ 0x28
 80039b0:	2101      	movs	r1, #1
 80039b2:	4618      	mov	r0, r3
 80039b4:	f001 feea 	bl	800578c <RCCEx_PLL3_Config>
 80039b8:	4603      	mov	r3, r0
 80039ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80039be:	e004      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039c6:	e000      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80039c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10a      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80039d2:	4b96      	ldr	r3, [pc, #600]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80039d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d6:	f023 0107 	bic.w	r1, r3, #7
 80039da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039e0:	4a92      	ldr	r2, [pc, #584]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80039e2:	430b      	orrs	r3, r1
 80039e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80039e6:	e003      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f8:	f002 0304 	and.w	r3, r2, #4
 80039fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a00:	2300      	movs	r3, #0
 8003a02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a06:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	d044      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a18:	2b05      	cmp	r3, #5
 8003a1a:	d825      	bhi.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a24 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a22:	bf00      	nop
 8003a24:	08003a71 	.word	0x08003a71
 8003a28:	08003a3d 	.word	0x08003a3d
 8003a2c:	08003a53 	.word	0x08003a53
 8003a30:	08003a71 	.word	0x08003a71
 8003a34:	08003a71 	.word	0x08003a71
 8003a38:	08003a71 	.word	0x08003a71
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a40:	3308      	adds	r3, #8
 8003a42:	2101      	movs	r1, #1
 8003a44:	4618      	mov	r0, r3
 8003a46:	f001 fdef 	bl	8005628 <RCCEx_PLL2_Config>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003a50:	e00f      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a56:	3328      	adds	r3, #40	@ 0x28
 8003a58:	2101      	movs	r1, #1
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f001 fe96 	bl	800578c <RCCEx_PLL3_Config>
 8003a60:	4603      	mov	r3, r0
 8003a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003a66:	e004      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a6e:	e000      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10b      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a7a:	4b6c      	ldr	r3, [pc, #432]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7e:	f023 0107 	bic.w	r1, r3, #7
 8003a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a8a:	4a68      	ldr	r2, [pc, #416]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a8c:	430b      	orrs	r3, r1
 8003a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a90:	e003      	b.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa2:	f002 0320 	and.w	r3, r2, #32
 8003aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ab0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	d055      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ac6:	d033      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003acc:	d82c      	bhi.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad2:	d02f      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad8:	d826      	bhi.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ada:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ade:	d02b      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003ae0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ae4:	d820      	bhi.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003aea:	d012      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003aec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003af0:	d81a      	bhi.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d022      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003af6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003afa:	d115      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b00:	3308      	adds	r3, #8
 8003b02:	2100      	movs	r1, #0
 8003b04:	4618      	mov	r0, r3
 8003b06:	f001 fd8f 	bl	8005628 <RCCEx_PLL2_Config>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003b10:	e015      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b16:	3328      	adds	r3, #40	@ 0x28
 8003b18:	2102      	movs	r1, #2
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f001 fe36 	bl	800578c <RCCEx_PLL3_Config>
 8003b20:	4603      	mov	r3, r0
 8003b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003b26:	e00a      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b2e:	e006      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003b30:	bf00      	nop
 8003b32:	e004      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003b34:	bf00      	nop
 8003b36:	e002      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003b38:	bf00      	nop
 8003b3a:	e000      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003b3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10b      	bne.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b46:	4b39      	ldr	r3, [pc, #228]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b56:	4a35      	ldr	r2, [pc, #212]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b5c:	e003      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b76:	2300      	movs	r3, #0
 8003b78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003b7c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003b80:	460b      	mov	r3, r1
 8003b82:	4313      	orrs	r3, r2
 8003b84:	d058      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b8e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003b92:	d033      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003b94:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003b98:	d82c      	bhi.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b9e:	d02f      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ba4:	d826      	bhi.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ba6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003baa:	d02b      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003bac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bb0:	d820      	bhi.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003bb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bb6:	d012      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bbc:	d81a      	bhi.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d022      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bc6:	d115      	bne.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bcc:	3308      	adds	r3, #8
 8003bce:	2100      	movs	r1, #0
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f001 fd29 	bl	8005628 <RCCEx_PLL2_Config>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003bdc:	e015      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be2:	3328      	adds	r3, #40	@ 0x28
 8003be4:	2102      	movs	r1, #2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f001 fdd0 	bl	800578c <RCCEx_PLL3_Config>
 8003bec:	4603      	mov	r3, r0
 8003bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003bf2:	e00a      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bfa:	e006      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003bfc:	bf00      	nop
 8003bfe:	e004      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003c00:	bf00      	nop
 8003c02:	e002      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003c04:	bf00      	nop
 8003c06:	e000      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003c08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10e      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c12:	4b06      	ldr	r3, [pc, #24]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c22:	4a02      	ldr	r2, [pc, #8]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c24:	430b      	orrs	r3, r1
 8003c26:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c28:	e006      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003c2a:	bf00      	nop
 8003c2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c4e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003c52:	460b      	mov	r3, r1
 8003c54:	4313      	orrs	r3, r2
 8003c56:	d055      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003c60:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003c64:	d033      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003c66:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003c6a:	d82c      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c70:	d02f      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003c72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c76:	d826      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c78:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003c7c:	d02b      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003c7e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003c82:	d820      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c88:	d012      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c8e:	d81a      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d022      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c98:	d115      	bne.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9e:	3308      	adds	r3, #8
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f001 fcc0 	bl	8005628 <RCCEx_PLL2_Config>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003cae:	e015      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb4:	3328      	adds	r3, #40	@ 0x28
 8003cb6:	2102      	movs	r1, #2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f001 fd67 	bl	800578c <RCCEx_PLL3_Config>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003cc4:	e00a      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ccc:	e006      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003cce:	bf00      	nop
 8003cd0:	e004      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003cd2:	bf00      	nop
 8003cd4:	e002      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003cd6:	bf00      	nop
 8003cd8:	e000      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10b      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003ce4:	4ba1      	ldr	r3, [pc, #644]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003cf4:	4a9d      	ldr	r2, [pc, #628]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cf6:	430b      	orrs	r3, r1
 8003cf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cfa:	e003      	b.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0c:	f002 0308 	and.w	r3, r2, #8
 8003d10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d14:	2300      	movs	r3, #0
 8003d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003d1e:	460b      	mov	r3, r1
 8003d20:	4313      	orrs	r3, r2
 8003d22:	d01e      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d30:	d10c      	bne.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d36:	3328      	adds	r3, #40	@ 0x28
 8003d38:	2102      	movs	r1, #2
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f001 fd26 	bl	800578c <RCCEx_PLL3_Config>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d002      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003d4c:	4b87      	ldr	r3, [pc, #540]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d50:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d5c:	4a83      	ldr	r2, [pc, #524]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6a:	f002 0310 	and.w	r3, r2, #16
 8003d6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d72:	2300      	movs	r3, #0
 8003d74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003d78:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	d01e      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d8e:	d10c      	bne.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d94:	3328      	adds	r3, #40	@ 0x28
 8003d96:	2102      	movs	r1, #2
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f001 fcf7 	bl	800578c <RCCEx_PLL3_Config>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d002      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003daa:	4b70      	ldr	r3, [pc, #448]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dba:	4a6c      	ldr	r2, [pc, #432]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003dcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003dd6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003dda:	460b      	mov	r3, r1
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	d03e      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003de8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dec:	d022      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003dee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003df2:	d81b      	bhi.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d003      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dfc:	d00b      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003dfe:	e015      	b.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e04:	3308      	adds	r3, #8
 8003e06:	2100      	movs	r1, #0
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f001 fc0d 	bl	8005628 <RCCEx_PLL2_Config>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003e14:	e00f      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1a:	3328      	adds	r3, #40	@ 0x28
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f001 fcb4 	bl	800578c <RCCEx_PLL3_Config>
 8003e24:	4603      	mov	r3, r0
 8003e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003e2a:	e004      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e32:	e000      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003e34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10b      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e42:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003e4e:	4a47      	ldr	r2, [pc, #284]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e50:	430b      	orrs	r3, r1
 8003e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e54:	e003      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e66:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003e6a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e70:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003e74:	460b      	mov	r3, r1
 8003e76:	4313      	orrs	r3, r2
 8003e78:	d03b      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e82:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e86:	d01f      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003e88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e8c:	d818      	bhi.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003e8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e92:	d003      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003e94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e98:	d007      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003e9a:	e011      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e9c:	4b33      	ldr	r3, [pc, #204]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea0:	4a32      	ldr	r2, [pc, #200]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ea8:	e00f      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eae:	3328      	adds	r3, #40	@ 0x28
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f001 fc6a 	bl	800578c <RCCEx_PLL3_Config>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ebe:	e004      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ec6:	e000      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10b      	bne.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ed2:	4b26      	ldr	r3, [pc, #152]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee2:	4a22      	ldr	r2, [pc, #136]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ee8:	e003      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003efe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f00:	2300      	movs	r3, #0
 8003f02:	677b      	str	r3, [r7, #116]	@ 0x74
 8003f04:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	d034      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f1c:	d007      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003f1e:	e011      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f20:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f24:	4a11      	ldr	r2, [pc, #68]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003f2c:	e00e      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f32:	3308      	adds	r3, #8
 8003f34:	2102      	movs	r1, #2
 8003f36:	4618      	mov	r0, r3
 8003f38:	f001 fb76 	bl	8005628 <RCCEx_PLL2_Config>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003f42:	e003      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10d      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003f54:	4b05      	ldr	r3, [pc, #20]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f58:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f62:	4a02      	ldr	r2, [pc, #8]	@ (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f64:	430b      	orrs	r3, r1
 8003f66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f68:	e006      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003f6a:	bf00      	nop
 8003f6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f80:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003f84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f86:	2300      	movs	r3, #0
 8003f88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f8a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4313      	orrs	r3, r2
 8003f92:	d00c      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f98:	3328      	adds	r3, #40	@ 0x28
 8003f9a:	2102      	movs	r1, #2
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f001 fbf5 	bl	800578c <RCCEx_PLL3_Config>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d002      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003fba:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	667b      	str	r3, [r7, #100]	@ 0x64
 8003fc0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	d038      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fd6:	d018      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003fd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fdc:	d811      	bhi.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003fde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fe2:	d014      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fe8:	d80b      	bhi.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d011      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ff2:	d106      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ff4:	4bc3      	ldr	r3, [pc, #780]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff8:	4ac2      	ldr	r2, [pc, #776]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ffe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004000:	e008      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004008:	e004      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800400a:	bf00      	nop
 800400c:	e002      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800400e:	bf00      	nop
 8004010:	e000      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004012:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10b      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800401c:	4bb9      	ldr	r3, [pc, #740]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004020:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800402c:	4ab5      	ldr	r2, [pc, #724]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800402e:	430b      	orrs	r3, r1
 8004030:	6553      	str	r3, [r2, #84]	@ 0x54
 8004032:	e003      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004038:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800403c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004044:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004048:	65bb      	str	r3, [r7, #88]	@ 0x58
 800404a:	2300      	movs	r3, #0
 800404c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800404e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004052:	460b      	mov	r3, r1
 8004054:	4313      	orrs	r3, r2
 8004056:	d009      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004058:	4baa      	ldr	r3, [pc, #680]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800405a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004066:	4aa7      	ldr	r2, [pc, #668]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004068:	430b      	orrs	r3, r1
 800406a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800406c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004078:	653b      	str	r3, [r7, #80]	@ 0x50
 800407a:	2300      	movs	r3, #0
 800407c:	657b      	str	r3, [r7, #84]	@ 0x54
 800407e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004082:	460b      	mov	r3, r1
 8004084:	4313      	orrs	r3, r2
 8004086:	d00a      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004088:	4b9e      	ldr	r3, [pc, #632]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004094:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004098:	4a9a      	ldr	r2, [pc, #616]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800409a:	430b      	orrs	r3, r1
 800409c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800409e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80040aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040ac:	2300      	movs	r3, #0
 80040ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040b0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80040b4:	460b      	mov	r3, r1
 80040b6:	4313      	orrs	r3, r2
 80040b8:	d009      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040ba:	4b92      	ldr	r3, [pc, #584]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040be:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80040c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040c8:	4a8e      	ldr	r2, [pc, #568]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040ca:	430b      	orrs	r3, r1
 80040cc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80040da:	643b      	str	r3, [r7, #64]	@ 0x40
 80040dc:	2300      	movs	r3, #0
 80040de:	647b      	str	r3, [r7, #68]	@ 0x44
 80040e0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80040e4:	460b      	mov	r3, r1
 80040e6:	4313      	orrs	r3, r2
 80040e8:	d00e      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040ea:	4b86      	ldr	r3, [pc, #536]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	4a85      	ldr	r2, [pc, #532]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80040f4:	6113      	str	r3, [r2, #16]
 80040f6:	4b83      	ldr	r3, [pc, #524]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040f8:	6919      	ldr	r1, [r3, #16]
 80040fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004102:	4a80      	ldr	r2, [pc, #512]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004104:	430b      	orrs	r3, r1
 8004106:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004110:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004114:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004116:	2300      	movs	r3, #0
 8004118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800411a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800411e:	460b      	mov	r3, r1
 8004120:	4313      	orrs	r3, r2
 8004122:	d009      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004124:	4b77      	ldr	r3, [pc, #476]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004128:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004132:	4a74      	ldr	r2, [pc, #464]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004134:	430b      	orrs	r3, r1
 8004136:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004144:	633b      	str	r3, [r7, #48]	@ 0x30
 8004146:	2300      	movs	r3, #0
 8004148:	637b      	str	r3, [r7, #52]	@ 0x34
 800414a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800414e:	460b      	mov	r3, r1
 8004150:	4313      	orrs	r3, r2
 8004152:	d00a      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004154:	4b6b      	ldr	r3, [pc, #428]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004158:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800415c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004160:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004164:	4a67      	ldr	r2, [pc, #412]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004166:	430b      	orrs	r3, r1
 8004168:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800416a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004172:	2100      	movs	r1, #0
 8004174:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800417c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004180:	460b      	mov	r3, r1
 8004182:	4313      	orrs	r3, r2
 8004184:	d011      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418a:	3308      	adds	r3, #8
 800418c:	2100      	movs	r1, #0
 800418e:	4618      	mov	r0, r3
 8004190:	f001 fa4a 	bl	8005628 <RCCEx_PLL2_Config>
 8004194:	4603      	mov	r3, r0
 8004196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800419a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b2:	2100      	movs	r1, #0
 80041b4:	6239      	str	r1, [r7, #32]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80041bc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80041c0:	460b      	mov	r3, r1
 80041c2:	4313      	orrs	r3, r2
 80041c4:	d011      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ca:	3308      	adds	r3, #8
 80041cc:	2101      	movs	r1, #1
 80041ce:	4618      	mov	r0, r3
 80041d0:	f001 fa2a 	bl	8005628 <RCCEx_PLL2_Config>
 80041d4:	4603      	mov	r3, r0
 80041d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80041da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80041ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f2:	2100      	movs	r1, #0
 80041f4:	61b9      	str	r1, [r7, #24]
 80041f6:	f003 0304 	and.w	r3, r3, #4
 80041fa:	61fb      	str	r3, [r7, #28]
 80041fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004200:	460b      	mov	r3, r1
 8004202:	4313      	orrs	r3, r2
 8004204:	d011      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420a:	3308      	adds	r3, #8
 800420c:	2102      	movs	r1, #2
 800420e:	4618      	mov	r0, r3
 8004210:	f001 fa0a 	bl	8005628 <RCCEx_PLL2_Config>
 8004214:	4603      	mov	r3, r0
 8004216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800421a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800422a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004232:	2100      	movs	r1, #0
 8004234:	6139      	str	r1, [r7, #16]
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004240:	460b      	mov	r3, r1
 8004242:	4313      	orrs	r3, r2
 8004244:	d011      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424a:	3328      	adds	r3, #40	@ 0x28
 800424c:	2100      	movs	r1, #0
 800424e:	4618      	mov	r0, r3
 8004250:	f001 fa9c 	bl	800578c <RCCEx_PLL3_Config>
 8004254:	4603      	mov	r3, r0
 8004256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800425a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004262:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004266:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800426a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004272:	2100      	movs	r1, #0
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004280:	460b      	mov	r3, r1
 8004282:	4313      	orrs	r3, r2
 8004284:	d011      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428a:	3328      	adds	r3, #40	@ 0x28
 800428c:	2101      	movs	r1, #1
 800428e:	4618      	mov	r0, r3
 8004290:	f001 fa7c 	bl	800578c <RCCEx_PLL3_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800429a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d003      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80042aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b2:	2100      	movs	r1, #0
 80042b4:	6039      	str	r1, [r7, #0]
 80042b6:	f003 0320 	and.w	r3, r3, #32
 80042ba:	607b      	str	r3, [r7, #4]
 80042bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80042c0:	460b      	mov	r3, r1
 80042c2:	4313      	orrs	r3, r2
 80042c4:	d011      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	3328      	adds	r3, #40	@ 0x28
 80042cc:	2102      	movs	r1, #2
 80042ce:	4618      	mov	r0, r3
 80042d0:	f001 fa5c 	bl	800578c <RCCEx_PLL3_Config>
 80042d4:	4603      	mov	r3, r0
 80042d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80042da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80042ea:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80042f2:	2300      	movs	r3, #0
 80042f4:	e000      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80042fe:	46bd      	mov	sp, r7
 8004300:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004304:	58024400 	.word	0x58024400

08004308 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b090      	sub	sp, #64	@ 0x40
 800430c:	af00      	add	r7, sp, #0
 800430e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004312:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004316:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800431a:	430b      	orrs	r3, r1
 800431c:	f040 8094 	bne.w	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004320:	4b9e      	ldr	r3, [pc, #632]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004324:	f003 0307 	and.w	r3, r3, #7
 8004328:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	2b04      	cmp	r3, #4
 800432e:	f200 8087 	bhi.w	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8004332:	a201      	add	r2, pc, #4	@ (adr r2, 8004338 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004338:	0800434d 	.word	0x0800434d
 800433c:	08004375 	.word	0x08004375
 8004340:	0800439d 	.word	0x0800439d
 8004344:	08004439 	.word	0x08004439
 8004348:	080043c5 	.word	0x080043c5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800434c:	4b93      	ldr	r3, [pc, #588]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004354:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004358:	d108      	bne.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800435a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800435e:	4618      	mov	r0, r3
 8004360:	f001 f810 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004368:	f000 bd45 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004370:	f000 bd41 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004374:	4b89      	ldr	r3, [pc, #548]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800437c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004380:	d108      	bne.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004382:	f107 0318 	add.w	r3, r7, #24
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fd54 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004390:	f000 bd31 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004394:	2300      	movs	r3, #0
 8004396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004398:	f000 bd2d 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800439c:	4b7f      	ldr	r3, [pc, #508]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043a8:	d108      	bne.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80043aa:	f107 030c 	add.w	r3, r7, #12
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fe94 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80043b8:	f000 bd1d 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80043bc:	2300      	movs	r3, #0
 80043be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043c0:	f000 bd19 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80043c4:	4b75      	ldr	r3, [pc, #468]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80043c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80043cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80043ce:	4b73      	ldr	r3, [pc, #460]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0304 	and.w	r3, r3, #4
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d10c      	bne.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80043da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d109      	bne.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80043e0:	4b6e      	ldr	r3, [pc, #440]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	08db      	lsrs	r3, r3, #3
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	4a6d      	ldr	r2, [pc, #436]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80043ec:	fa22 f303 	lsr.w	r3, r2, r3
 80043f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043f2:	e01f      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80043f4:	4b69      	ldr	r3, [pc, #420]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004400:	d106      	bne.n	8004410 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8004402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004408:	d102      	bne.n	8004410 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800440a:	4b66      	ldr	r3, [pc, #408]	@ (80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800440c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800440e:	e011      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004410:	4b62      	ldr	r3, [pc, #392]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800441c:	d106      	bne.n	800442c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800441e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004420:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004424:	d102      	bne.n	800442c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004426:	4b60      	ldr	r3, [pc, #384]	@ (80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800442a:	e003      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800442c:	2300      	movs	r3, #0
 800442e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004430:	f000 bce1 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004434:	f000 bcdf 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004438:	4b5c      	ldr	r3, [pc, #368]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800443a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800443c:	f000 bcdb 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004440:	2300      	movs	r3, #0
 8004442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004444:	f000 bcd7 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004448:	e9d7 2300 	ldrd	r2, r3, [r7]
 800444c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8004450:	430b      	orrs	r3, r1
 8004452:	f040 80ad 	bne.w	80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004456:	4b51      	ldr	r3, [pc, #324]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800445a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800445e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004466:	d056      	beq.n	8004516 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8004468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800446e:	f200 8090 	bhi.w	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8004472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004474:	2bc0      	cmp	r3, #192	@ 0xc0
 8004476:	f000 8088 	beq.w	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800447a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800447c:	2bc0      	cmp	r3, #192	@ 0xc0
 800447e:	f200 8088 	bhi.w	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8004482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004484:	2b80      	cmp	r3, #128	@ 0x80
 8004486:	d032      	beq.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8004488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448a:	2b80      	cmp	r3, #128	@ 0x80
 800448c:	f200 8081 	bhi.w	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8004490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004492:	2b00      	cmp	r3, #0
 8004494:	d003      	beq.n	800449e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8004496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004498:	2b40      	cmp	r3, #64	@ 0x40
 800449a:	d014      	beq.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800449c:	e079      	b.n	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800449e:	4b3f      	ldr	r3, [pc, #252]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044aa:	d108      	bne.n	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80044ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 ff67 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80044b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80044ba:	f000 bc9c 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80044be:	2300      	movs	r3, #0
 80044c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80044c2:	f000 bc98 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80044c6:	4b35      	ldr	r3, [pc, #212]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044d2:	d108      	bne.n	80044e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80044d4:	f107 0318 	add.w	r3, r7, #24
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 fcab 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80044e2:	f000 bc88 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80044e6:	2300      	movs	r3, #0
 80044e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80044ea:	f000 bc84 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80044ee:	4b2b      	ldr	r3, [pc, #172]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044fa:	d108      	bne.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80044fc:	f107 030c 	add.w	r3, r7, #12
 8004500:	4618      	mov	r0, r3
 8004502:	f000 fdeb 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800450a:	f000 bc74 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800450e:	2300      	movs	r3, #0
 8004510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004512:	f000 bc70 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004516:	4b21      	ldr	r3, [pc, #132]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800451a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800451e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004520:	4b1e      	ldr	r3, [pc, #120]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b04      	cmp	r3, #4
 800452a:	d10c      	bne.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800452c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800452e:	2b00      	cmp	r3, #0
 8004530:	d109      	bne.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004532:	4b1a      	ldr	r3, [pc, #104]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	08db      	lsrs	r3, r3, #3
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	4a18      	ldr	r2, [pc, #96]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800453e:	fa22 f303 	lsr.w	r3, r2, r3
 8004542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004544:	e01f      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004546:	4b15      	ldr	r3, [pc, #84]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004552:	d106      	bne.n	8004562 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004556:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800455a:	d102      	bne.n	8004562 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800455c:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800455e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004560:	e011      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004562:	4b0e      	ldr	r3, [pc, #56]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800456e:	d106      	bne.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8004570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004576:	d102      	bne.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004578:	4b0b      	ldr	r3, [pc, #44]	@ (80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800457a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800457c:	e003      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800457e:	2300      	movs	r3, #0
 8004580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004582:	f000 bc38 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004586:	f000 bc36 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800458a:	4b08      	ldr	r3, [pc, #32]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800458c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800458e:	f000 bc32 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004592:	2300      	movs	r3, #0
 8004594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004596:	f000 bc2e 	b.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800459a:	bf00      	nop
 800459c:	58024400 	.word	0x58024400
 80045a0:	03d09000 	.word	0x03d09000
 80045a4:	003d0900 	.word	0x003d0900
 80045a8:	017d7840 	.word	0x017d7840
 80045ac:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80045b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045b4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80045b8:	430b      	orrs	r3, r1
 80045ba:	f040 809c 	bne.w	80046f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80045be:	4b9e      	ldr	r3, [pc, #632]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80045c6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80045c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045ce:	d054      	beq.n	800467a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80045d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045d6:	f200 808b 	bhi.w	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80045da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045e0:	f000 8083 	beq.w	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80045e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045ea:	f200 8081 	bhi.w	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80045ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045f4:	d02f      	beq.n	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80045f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045fc:	d878      	bhi.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80045fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004600:	2b00      	cmp	r3, #0
 8004602:	d004      	beq.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8004604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800460a:	d012      	beq.n	8004632 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800460c:	e070      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800460e:	4b8a      	ldr	r3, [pc, #552]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004616:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800461a:	d107      	bne.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800461c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004620:	4618      	mov	r0, r3
 8004622:	f000 feaf 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800462a:	e3e4      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800462c:	2300      	movs	r3, #0
 800462e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004630:	e3e1      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004632:	4b81      	ldr	r3, [pc, #516]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800463a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800463e:	d107      	bne.n	8004650 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004640:	f107 0318 	add.w	r3, r7, #24
 8004644:	4618      	mov	r0, r3
 8004646:	f000 fbf5 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800464e:	e3d2      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004650:	2300      	movs	r3, #0
 8004652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004654:	e3cf      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004656:	4b78      	ldr	r3, [pc, #480]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800465e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004662:	d107      	bne.n	8004674 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004664:	f107 030c 	add.w	r3, r7, #12
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fd37 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004672:	e3c0      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004678:	e3bd      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800467a:	4b6f      	ldr	r3, [pc, #444]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800467c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800467e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004682:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004684:	4b6c      	ldr	r3, [pc, #432]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b04      	cmp	r3, #4
 800468e:	d10c      	bne.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8004690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004692:	2b00      	cmp	r3, #0
 8004694:	d109      	bne.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004696:	4b68      	ldr	r3, [pc, #416]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	08db      	lsrs	r3, r3, #3
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	4a66      	ldr	r2, [pc, #408]	@ (800483c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80046a2:	fa22 f303 	lsr.w	r3, r2, r3
 80046a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046a8:	e01e      	b.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80046aa:	4b63      	ldr	r3, [pc, #396]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b6:	d106      	bne.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80046b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046be:	d102      	bne.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80046c0:	4b5f      	ldr	r3, [pc, #380]	@ (8004840 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80046c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046c4:	e010      	b.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80046c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046d2:	d106      	bne.n	80046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80046d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046da:	d102      	bne.n	80046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80046dc:	4b59      	ldr	r3, [pc, #356]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80046de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046e0:	e002      	b.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80046e2:	2300      	movs	r3, #0
 80046e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80046e6:	e386      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80046e8:	e385      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80046ea:	4b57      	ldr	r3, [pc, #348]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80046ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80046ee:	e382      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80046f4:	e37f      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80046f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046fa:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80046fe:	430b      	orrs	r3, r1
 8004700:	f040 80a7 	bne.w	8004852 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8004704:	4b4c      	ldr	r3, [pc, #304]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004708:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800470c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800470e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004710:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004714:	d055      	beq.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8004716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800471c:	f200 8096 	bhi.w	800484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004722:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004726:	f000 8084 	beq.w	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004730:	f200 808c 	bhi.w	800484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004736:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800473a:	d030      	beq.n	800479e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800473c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004742:	f200 8083 	bhi.w	800484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004748:	2b00      	cmp	r3, #0
 800474a:	d004      	beq.n	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800474c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004752:	d012      	beq.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004754:	e07a      	b.n	800484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004756:	4b38      	ldr	r3, [pc, #224]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800475e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004762:	d107      	bne.n	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004768:	4618      	mov	r0, r3
 800476a:	f000 fe0b 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800476e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004772:	e340      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004774:	2300      	movs	r3, #0
 8004776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004778:	e33d      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800477a:	4b2f      	ldr	r3, [pc, #188]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004782:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004786:	d107      	bne.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004788:	f107 0318 	add.w	r3, r7, #24
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fb51 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004796:	e32e      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800479c:	e32b      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800479e:	4b26      	ldr	r3, [pc, #152]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047aa:	d107      	bne.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80047ac:	f107 030c 	add.w	r3, r7, #12
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 fc93 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80047ba:	e31c      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80047bc:	2300      	movs	r3, #0
 80047be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047c0:	e319      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80047c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80047c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80047ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80047cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d10c      	bne.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80047d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047de:	4b16      	ldr	r3, [pc, #88]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	08db      	lsrs	r3, r3, #3
 80047e4:	f003 0303 	and.w	r3, r3, #3
 80047e8:	4a14      	ldr	r2, [pc, #80]	@ (800483c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80047ea:	fa22 f303 	lsr.w	r3, r2, r3
 80047ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047f0:	e01e      	b.n	8004830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80047f2:	4b11      	ldr	r3, [pc, #68]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047fe:	d106      	bne.n	800480e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8004800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004806:	d102      	bne.n	800480e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004808:	4b0d      	ldr	r3, [pc, #52]	@ (8004840 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800480a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800480c:	e010      	b.n	8004830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800480e:	4b0a      	ldr	r3, [pc, #40]	@ (8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004816:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800481a:	d106      	bne.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800481c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800481e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004822:	d102      	bne.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004824:	4b07      	ldr	r3, [pc, #28]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004826:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004828:	e002      	b.n	8004830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800482a:	2300      	movs	r3, #0
 800482c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800482e:	e2e2      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004830:	e2e1      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004832:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004836:	e2de      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004838:	58024400 	.word	0x58024400
 800483c:	03d09000 	.word	0x03d09000
 8004840:	003d0900 	.word	0x003d0900
 8004844:	017d7840 	.word	0x017d7840
 8004848:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800484c:	2300      	movs	r3, #0
 800484e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004850:	e2d1      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004856:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800485a:	430b      	orrs	r3, r1
 800485c:	f040 809c 	bne.w	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004860:	4b93      	ldr	r3, [pc, #588]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004864:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004868:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800486a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800486c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004870:	d054      	beq.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004878:	f200 808b 	bhi.w	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800487c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800487e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004882:	f000 8083 	beq.w	800498c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800488c:	f200 8081 	bhi.w	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004896:	d02f      	beq.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8004898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800489a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800489e:	d878      	bhi.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80048a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d004      	beq.n	80048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80048a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ac:	d012      	beq.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80048ae:	e070      	b.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80048b0:	4b7f      	ldr	r3, [pc, #508]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048bc:	d107      	bne.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fd5e 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048cc:	e293      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048ce:	2300      	movs	r3, #0
 80048d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048d2:	e290      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048d4:	4b76      	ldr	r3, [pc, #472]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048e0:	d107      	bne.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048e2:	f107 0318 	add.w	r3, r7, #24
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 faa4 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048f0:	e281      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048f6:	e27e      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80048f8:	4b6d      	ldr	r3, [pc, #436]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004904:	d107      	bne.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004906:	f107 030c 	add.w	r3, r7, #12
 800490a:	4618      	mov	r0, r3
 800490c:	f000 fbe6 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004914:	e26f      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004916:	2300      	movs	r3, #0
 8004918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800491a:	e26c      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800491c:	4b64      	ldr	r3, [pc, #400]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800491e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004920:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004924:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004926:	4b62      	ldr	r3, [pc, #392]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	2b04      	cmp	r3, #4
 8004930:	d10c      	bne.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8004932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004934:	2b00      	cmp	r3, #0
 8004936:	d109      	bne.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004938:	4b5d      	ldr	r3, [pc, #372]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	08db      	lsrs	r3, r3, #3
 800493e:	f003 0303 	and.w	r3, r3, #3
 8004942:	4a5c      	ldr	r2, [pc, #368]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004944:	fa22 f303 	lsr.w	r3, r2, r3
 8004948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800494a:	e01e      	b.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800494c:	4b58      	ldr	r3, [pc, #352]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004958:	d106      	bne.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800495a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800495c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004960:	d102      	bne.n	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004962:	4b55      	ldr	r3, [pc, #340]	@ (8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004966:	e010      	b.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004968:	4b51      	ldr	r3, [pc, #324]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004974:	d106      	bne.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800497c:	d102      	bne.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800497e:	4b4f      	ldr	r3, [pc, #316]	@ (8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004982:	e002      	b.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004984:	2300      	movs	r3, #0
 8004986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004988:	e235      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800498a:	e234      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800498c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800498e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004990:	e231      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004992:	2300      	movs	r3, #0
 8004994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004996:	e22e      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800499c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80049a0:	430b      	orrs	r3, r1
 80049a2:	f040 808f 	bne.w	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80049a6:	4b42      	ldr	r3, [pc, #264]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80049a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049aa:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80049ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80049b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049b6:	d06b      	beq.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80049b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049be:	d874      	bhi.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80049c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049c6:	d056      	beq.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80049c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049ce:	d86c      	bhi.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80049d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049d6:	d03b      	beq.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80049d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049de:	d864      	bhi.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049e6:	d021      	beq.n	8004a2c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80049e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049ee:	d85c      	bhi.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80049f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d004      	beq.n	8004a00 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80049f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fc:	d004      	beq.n	8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80049fe:	e054      	b.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8004a00:	f7fe fa4c 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 8004a04:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004a06:	e1f6      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a08:	4b29      	ldr	r3, [pc, #164]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a14:	d107      	bne.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a16:	f107 0318 	add.w	r3, r7, #24
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fa0a 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a24:	e1e7      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a2a:	e1e4      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a2c:	4b20      	ldr	r3, [pc, #128]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a38:	d107      	bne.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a3a:	f107 030c 	add.w	r3, r7, #12
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f000 fb4c 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a48:	e1d5      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a4e:	e1d2      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a50:	4b17      	ldr	r3, [pc, #92]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d109      	bne.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a5c:	4b14      	ldr	r3, [pc, #80]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	08db      	lsrs	r3, r3, #3
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	4a13      	ldr	r2, [pc, #76]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004a68:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a6e:	e1c2      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a70:	2300      	movs	r3, #0
 8004a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a74:	e1bf      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004a76:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a82:	d102      	bne.n	8004a8a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8004a84:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a88:	e1b5      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a8e:	e1b2      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004a90:	4b07      	ldr	r3, [pc, #28]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a9c:	d102      	bne.n	8004aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8004a9e:	4b07      	ldr	r3, [pc, #28]	@ (8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004aa2:	e1a8      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004aa8:	e1a5      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004aae:	e1a2      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004ab0:	58024400 	.word	0x58024400
 8004ab4:	03d09000 	.word	0x03d09000
 8004ab8:	003d0900 	.word	0x003d0900
 8004abc:	017d7840 	.word	0x017d7840
 8004ac0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004acc:	430b      	orrs	r3, r1
 8004ace:	d173      	bne.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004ad0:	4b9c      	ldr	r3, [pc, #624]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ad8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004adc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ae0:	d02f      	beq.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8004ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ae8:	d863      	bhi.n	8004bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8004aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d004      	beq.n	8004afa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8004af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af6:	d012      	beq.n	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8004af8:	e05b      	b.n	8004bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004afa:	4b92      	ldr	r3, [pc, #584]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b06:	d107      	bne.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b08:	f107 0318 	add.w	r3, r7, #24
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 f991 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b16:	e16e      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b1c:	e16b      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b1e:	4b89      	ldr	r3, [pc, #548]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b2a:	d107      	bne.n	8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004b2c:	f107 030c 	add.w	r3, r7, #12
 8004b30:	4618      	mov	r0, r3
 8004b32:	f000 fad3 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b3a:	e15c      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b40:	e159      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004b42:	4b80      	ldr	r3, [pc, #512]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004b4a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004b4c:	4b7d      	ldr	r3, [pc, #500]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b04      	cmp	r3, #4
 8004b56:	d10c      	bne.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8004b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d109      	bne.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b5e:	4b79      	ldr	r3, [pc, #484]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	08db      	lsrs	r3, r3, #3
 8004b64:	f003 0303 	and.w	r3, r3, #3
 8004b68:	4a77      	ldr	r2, [pc, #476]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8004b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b70:	e01e      	b.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004b72:	4b74      	ldr	r3, [pc, #464]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b7e:	d106      	bne.n	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b86:	d102      	bne.n	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004b88:	4b70      	ldr	r3, [pc, #448]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8004b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b8c:	e010      	b.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b9a:	d106      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ba2:	d102      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004ba4:	4b6a      	ldr	r3, [pc, #424]	@ (8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ba8:	e002      	b.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004baa:	2300      	movs	r3, #0
 8004bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004bae:	e122      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004bb0:	e121      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bb6:	e11e      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bbc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004bc0:	430b      	orrs	r3, r1
 8004bc2:	d133      	bne.n	8004c2c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004bc4:	4b5f      	ldr	r3, [pc, #380]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bcc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d004      	beq.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bda:	d012      	beq.n	8004c02 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8004bdc:	e023      	b.n	8004c26 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004bde:	4b59      	ldr	r3, [pc, #356]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bea:	d107      	bne.n	8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 fbc7 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004bfa:	e0fc      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c00:	e0f9      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c02:	4b50      	ldr	r3, [pc, #320]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c0e:	d107      	bne.n	8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c10:	f107 0318 	add.w	r3, r7, #24
 8004c14:	4618      	mov	r0, r3
 8004c16:	f000 f90d 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004c1e:	e0ea      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c24:	e0e7      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004c26:	2300      	movs	r3, #0
 8004c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c2a:	e0e4      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004c2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c30:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004c34:	430b      	orrs	r3, r1
 8004c36:	f040 808d 	bne.w	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8004c3a:	4b42      	ldr	r3, [pc, #264]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8004c42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c4a:	d06b      	beq.n	8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8004c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c52:	d874      	bhi.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c5a:	d056      	beq.n	8004d0a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8004c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c62:	d86c      	bhi.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c6a:	d03b      	beq.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8004c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c72:	d864      	bhi.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c7a:	d021      	beq.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c82:	d85c      	bhi.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d004      	beq.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8004c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c90:	d004      	beq.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8004c92:	e054      	b.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004c94:	f000 f8b8 	bl	8004e08 <HAL_RCCEx_GetD3PCLK1Freq>
 8004c98:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004c9a:	e0ac      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c9c:	4b29      	ldr	r3, [pc, #164]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ca8:	d107      	bne.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004caa:	f107 0318 	add.w	r3, r7, #24
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 f8c0 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cb8:	e09d      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cbe:	e09a      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004cc0:	4b20      	ldr	r3, [pc, #128]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ccc:	d107      	bne.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cce:	f107 030c 	add.w	r3, r7, #12
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fa02 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cdc:	e08b      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ce2:	e088      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ce4:	4b17      	ldr	r3, [pc, #92]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	2b04      	cmp	r3, #4
 8004cee:	d109      	bne.n	8004d04 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cf0:	4b14      	ldr	r3, [pc, #80]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	08db      	lsrs	r3, r3, #3
 8004cf6:	f003 0303 	and.w	r3, r3, #3
 8004cfa:	4a13      	ldr	r2, [pc, #76]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8004cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8004d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d02:	e078      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d04:	2300      	movs	r3, #0
 8004d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d08:	e075      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d16:	d102      	bne.n	8004d1e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8004d18:	4b0c      	ldr	r3, [pc, #48]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8004d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d1c:	e06b      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d22:	e068      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004d24:	4b07      	ldr	r3, [pc, #28]	@ (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d30:	d102      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8004d32:	4b07      	ldr	r3, [pc, #28]	@ (8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d36:	e05e      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d3c:	e05b      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d42:	e058      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004d44:	58024400 	.word	0x58024400
 8004d48:	03d09000 	.word	0x03d09000
 8004d4c:	003d0900 	.word	0x003d0900
 8004d50:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8004d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d58:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8004d5c:	430b      	orrs	r3, r1
 8004d5e:	d148      	bne.n	8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004d60:	4b27      	ldr	r3, [pc, #156]	@ (8004e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d70:	d02a      	beq.n	8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8004d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d78:	d838      	bhi.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8004d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d004      	beq.n	8004d8a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8004d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d86:	d00d      	beq.n	8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8004d88:	e030      	b.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d96:	d102      	bne.n	8004d9e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8004d98:	4b1a      	ldr	r3, [pc, #104]	@ (8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8004d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d9c:	e02b      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004da2:	e028      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004da4:	4b16      	ldr	r3, [pc, #88]	@ (8004e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db0:	d107      	bne.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fae4 	bl	8005384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004dc0:	e019      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dc6:	e016      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8004e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dd4:	d107      	bne.n	8004de6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dd6:	f107 0318 	add.w	r3, r7, #24
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 f82a 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004de4:	e007      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004de6:	2300      	movs	r3, #0
 8004de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dea:	e004      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004dec:	2300      	movs	r3, #0
 8004dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004df0:	e001      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8004df2:	2300      	movs	r3, #0
 8004df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8004df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3740      	adds	r7, #64	@ 0x40
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	58024400 	.word	0x58024400
 8004e04:	017d7840 	.word	0x017d7840

08004e08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004e0c:	f7fe f816 	bl	8002e3c <HAL_RCC_GetHCLKFreq>
 8004e10:	4602      	mov	r2, r0
 8004e12:	4b06      	ldr	r3, [pc, #24]	@ (8004e2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	091b      	lsrs	r3, r3, #4
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	4904      	ldr	r1, [pc, #16]	@ (8004e30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004e1e:	5ccb      	ldrb	r3, [r1, r3]
 8004e20:	f003 031f 	and.w	r3, r3, #31
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	58024400 	.word	0x58024400
 8004e30:	08008264 	.word	0x08008264

08004e34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b089      	sub	sp, #36	@ 0x24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e3c:	4ba1      	ldr	r3, [pc, #644]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004e46:	4b9f      	ldr	r3, [pc, #636]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4a:	0b1b      	lsrs	r3, r3, #12
 8004e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004e52:	4b9c      	ldr	r3, [pc, #624]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e56:	091b      	lsrs	r3, r3, #4
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004e5e:	4b99      	ldr	r3, [pc, #612]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e62:	08db      	lsrs	r3, r3, #3
 8004e64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	fb02 f303 	mul.w	r3, r2, r3
 8004e6e:	ee07 3a90 	vmov	s15, r3
 8004e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8111 	beq.w	80050a4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	f000 8083 	beq.w	8004f90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	f200 80a1 	bhi.w	8004fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d056      	beq.n	8004f4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004e9e:	e099      	b.n	8004fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ea0:	4b88      	ldr	r3, [pc, #544]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0320 	and.w	r3, r3, #32
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d02d      	beq.n	8004f08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004eac:	4b85      	ldr	r3, [pc, #532]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	08db      	lsrs	r3, r3, #3
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	4a84      	ldr	r2, [pc, #528]	@ (80050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ebc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	ee07 3a90 	vmov	s15, r3
 8004ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	ee07 3a90 	vmov	s15, r3
 8004ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ed6:	4b7b      	ldr	r3, [pc, #492]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ede:	ee07 3a90 	vmov	s15, r3
 8004ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004f06:	e087      	b.n	8005018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	ee07 3a90 	vmov	s15, r3
 8004f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80050d0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f1a:	4b6a      	ldr	r3, [pc, #424]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f22:	ee07 3a90 	vmov	s15, r3
 8004f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f4a:	e065      	b.n	8005018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	ee07 3a90 	vmov	s15, r3
 8004f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80050d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f5e:	4b59      	ldr	r3, [pc, #356]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f66:	ee07 3a90 	vmov	s15, r3
 8004f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f8e:	e043      	b.n	8005018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	ee07 3a90 	vmov	s15, r3
 8004f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80050d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fa2:	4b48      	ldr	r3, [pc, #288]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004faa:	ee07 3a90 	vmov	s15, r3
 8004fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fb6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fd2:	e021      	b.n	8005018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	ee07 3a90 	vmov	s15, r3
 8004fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fde:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80050d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fe6:	4b37      	ldr	r3, [pc, #220]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ff6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ffa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800500a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800500e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005012:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005016:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005018:	4b2a      	ldr	r3, [pc, #168]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501c:	0a5b      	lsrs	r3, r3, #9
 800501e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005022:	ee07 3a90 	vmov	s15, r3
 8005026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800502e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005032:	edd7 6a07 	vldr	s13, [r7, #28]
 8005036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800503a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800503e:	ee17 2a90 	vmov	r2, s15
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005046:	4b1f      	ldr	r3, [pc, #124]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504a:	0c1b      	lsrs	r3, r3, #16
 800504c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005050:	ee07 3a90 	vmov	s15, r3
 8005054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005058:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800505c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005060:	edd7 6a07 	vldr	s13, [r7, #28]
 8005064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800506c:	ee17 2a90 	vmov	r2, s15
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005074:	4b13      	ldr	r3, [pc, #76]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005078:	0e1b      	lsrs	r3, r3, #24
 800507a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800508a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800508e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800509a:	ee17 2a90 	vmov	r2, s15
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80050a2:	e008      	b.n	80050b6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	609a      	str	r2, [r3, #8]
}
 80050b6:	bf00      	nop
 80050b8:	3724      	adds	r7, #36	@ 0x24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	58024400 	.word	0x58024400
 80050c8:	03d09000 	.word	0x03d09000
 80050cc:	46000000 	.word	0x46000000
 80050d0:	4c742400 	.word	0x4c742400
 80050d4:	4a742400 	.word	0x4a742400
 80050d8:	4bbebc20 	.word	0x4bbebc20

080050dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80050dc:	b480      	push	{r7}
 80050de:	b089      	sub	sp, #36	@ 0x24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80050e4:	4ba1      	ldr	r3, [pc, #644]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e8:	f003 0303 	and.w	r3, r3, #3
 80050ec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80050ee:	4b9f      	ldr	r3, [pc, #636]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f2:	0d1b      	lsrs	r3, r3, #20
 80050f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050f8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80050fa:	4b9c      	ldr	r3, [pc, #624]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005106:	4b99      	ldr	r3, [pc, #612]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800510a:	08db      	lsrs	r3, r3, #3
 800510c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	fb02 f303 	mul.w	r3, r2, r3
 8005116:	ee07 3a90 	vmov	s15, r3
 800511a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800511e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 8111 	beq.w	800534c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	2b02      	cmp	r3, #2
 800512e:	f000 8083 	beq.w	8005238 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	2b02      	cmp	r3, #2
 8005136:	f200 80a1 	bhi.w	800527c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d056      	beq.n	80051f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005146:	e099      	b.n	800527c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005148:	4b88      	ldr	r3, [pc, #544]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0320 	and.w	r3, r3, #32
 8005150:	2b00      	cmp	r3, #0
 8005152:	d02d      	beq.n	80051b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005154:	4b85      	ldr	r3, [pc, #532]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	08db      	lsrs	r3, r3, #3
 800515a:	f003 0303 	and.w	r3, r3, #3
 800515e:	4a84      	ldr	r2, [pc, #528]	@ (8005370 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005160:	fa22 f303 	lsr.w	r3, r2, r3
 8005164:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	ee07 3a90 	vmov	s15, r3
 800516c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	ee07 3a90 	vmov	s15, r3
 8005176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800517a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800517e:	4b7b      	ldr	r3, [pc, #492]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005186:	ee07 3a90 	vmov	s15, r3
 800518a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800518e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005192:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800519a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800519e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80051ae:	e087      	b.n	80052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	ee07 3a90 	vmov	s15, r3
 80051b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005378 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80051be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051c2:	4b6a      	ldr	r3, [pc, #424]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051ca:	ee07 3a90 	vmov	s15, r3
 80051ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80051d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80051da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051f2:	e065      	b.n	80052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	ee07 3a90 	vmov	s15, r3
 80051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800537c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005206:	4b59      	ldr	r3, [pc, #356]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800520e:	ee07 3a90 	vmov	s15, r3
 8005212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005216:	ed97 6a03 	vldr	s12, [r7, #12]
 800521a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800521e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800522a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800522e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005236:	e043      	b.n	80052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	ee07 3a90 	vmov	s15, r3
 800523e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005242:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005380 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800524a:	4b48      	ldr	r3, [pc, #288]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800524c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005252:	ee07 3a90 	vmov	s15, r3
 8005256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800525a:	ed97 6a03 	vldr	s12, [r7, #12]
 800525e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800526a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800526e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800527a:	e021      	b.n	80052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	ee07 3a90 	vmov	s15, r3
 8005282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005286:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800537c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800528a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800528e:	4b37      	ldr	r3, [pc, #220]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005296:	ee07 3a90 	vmov	s15, r3
 800529a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800529e:	ed97 6a03 	vldr	s12, [r7, #12]
 80052a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80052a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80052c0:	4b2a      	ldr	r3, [pc, #168]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c4:	0a5b      	lsrs	r3, r3, #9
 80052c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ca:	ee07 3a90 	vmov	s15, r3
 80052ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052da:	edd7 6a07 	vldr	s13, [r7, #28]
 80052de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052e6:	ee17 2a90 	vmov	r2, s15
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80052ee:	4b1f      	ldr	r3, [pc, #124]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f2:	0c1b      	lsrs	r3, r3, #16
 80052f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052f8:	ee07 3a90 	vmov	s15, r3
 80052fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005304:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005308:	edd7 6a07 	vldr	s13, [r7, #28]
 800530c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005314:	ee17 2a90 	vmov	r2, s15
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800531c:	4b13      	ldr	r3, [pc, #76]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800531e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005320:	0e1b      	lsrs	r3, r3, #24
 8005322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005326:	ee07 3a90 	vmov	s15, r3
 800532a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005332:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005336:	edd7 6a07 	vldr	s13, [r7, #28]
 800533a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800533e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005342:	ee17 2a90 	vmov	r2, s15
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800534a:	e008      	b.n	800535e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	609a      	str	r2, [r3, #8]
}
 800535e:	bf00      	nop
 8005360:	3724      	adds	r7, #36	@ 0x24
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	58024400 	.word	0x58024400
 8005370:	03d09000 	.word	0x03d09000
 8005374:	46000000 	.word	0x46000000
 8005378:	4c742400 	.word	0x4c742400
 800537c:	4a742400 	.word	0x4a742400
 8005380:	4bbebc20 	.word	0x4bbebc20

08005384 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005384:	b480      	push	{r7}
 8005386:	b089      	sub	sp, #36	@ 0x24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800538c:	4ba0      	ldr	r3, [pc, #640]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800538e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005390:	f003 0303 	and.w	r3, r3, #3
 8005394:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005396:	4b9e      	ldr	r3, [pc, #632]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800539a:	091b      	lsrs	r3, r3, #4
 800539c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80053a2:	4b9b      	ldr	r3, [pc, #620]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80053a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80053ac:	4b98      	ldr	r3, [pc, #608]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80053ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b0:	08db      	lsrs	r3, r3, #3
 80053b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	fb02 f303 	mul.w	r3, r2, r3
 80053bc:	ee07 3a90 	vmov	s15, r3
 80053c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053c4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 8111 	beq.w	80055f2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	f000 8083 	beq.w	80054de <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	2b02      	cmp	r3, #2
 80053dc:	f200 80a1 	bhi.w	8005522 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d003      	beq.n	80053ee <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d056      	beq.n	800549a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80053ec:	e099      	b.n	8005522 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053ee:	4b88      	ldr	r3, [pc, #544]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0320 	and.w	r3, r3, #32
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d02d      	beq.n	8005456 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053fa:	4b85      	ldr	r3, [pc, #532]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	08db      	lsrs	r3, r3, #3
 8005400:	f003 0303 	and.w	r3, r3, #3
 8005404:	4a83      	ldr	r2, [pc, #524]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8005406:	fa22 f303 	lsr.w	r3, r2, r3
 800540a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	ee07 3a90 	vmov	s15, r3
 8005412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	ee07 3a90 	vmov	s15, r3
 800541c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005424:	4b7a      	ldr	r3, [pc, #488]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800542c:	ee07 3a90 	vmov	s15, r3
 8005430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005434:	ed97 6a03 	vldr	s12, [r7, #12]
 8005438:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800543c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800544c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005450:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005454:	e087      	b.n	8005566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	ee07 3a90 	vmov	s15, r3
 800545c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005460:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800561c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005468:	4b69      	ldr	r3, [pc, #420]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800546a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005470:	ee07 3a90 	vmov	s15, r3
 8005474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005478:	ed97 6a03 	vldr	s12, [r7, #12]
 800547c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005480:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005484:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800548c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005494:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005498:	e065      	b.n	8005566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	ee07 3a90 	vmov	s15, r3
 80054a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8005620 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80054a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054ac:	4b58      	ldr	r3, [pc, #352]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80054ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b4:	ee07 3a90 	vmov	s15, r3
 80054b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80054c0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80054c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054dc:	e043      	b.n	8005566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	ee07 3a90 	vmov	s15, r3
 80054e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054e8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8005624 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80054ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054f0:	4b47      	ldr	r3, [pc, #284]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80054f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054f8:	ee07 3a90 	vmov	s15, r3
 80054fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005500:	ed97 6a03 	vldr	s12, [r7, #12]
 8005504:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005508:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800550c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005510:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005514:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800551c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005520:	e021      	b.n	8005566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	ee07 3a90 	vmov	s15, r3
 8005528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800552c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800561c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005530:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005534:	4b36      	ldr	r3, [pc, #216]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800553c:	ee07 3a90 	vmov	s15, r3
 8005540:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005544:	ed97 6a03 	vldr	s12, [r7, #12]
 8005548:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800554c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005550:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005554:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005558:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800555c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005560:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005564:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005566:	4b2a      	ldr	r3, [pc, #168]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556a:	0a5b      	lsrs	r3, r3, #9
 800556c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005570:	ee07 3a90 	vmov	s15, r3
 8005574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005578:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800557c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005580:	edd7 6a07 	vldr	s13, [r7, #28]
 8005584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800558c:	ee17 2a90 	vmov	r2, s15
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005594:	4b1e      	ldr	r3, [pc, #120]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005598:	0c1b      	lsrs	r3, r3, #16
 800559a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800559e:	ee07 3a90 	vmov	s15, r3
 80055a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80055b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055ba:	ee17 2a90 	vmov	r2, s15
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80055c2:	4b13      	ldr	r3, [pc, #76]	@ (8005610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80055c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c6:	0e1b      	lsrs	r3, r3, #24
 80055c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055cc:	ee07 3a90 	vmov	s15, r3
 80055d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80055e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055e8:	ee17 2a90 	vmov	r2, s15
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80055f0:	e008      	b.n	8005604 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	609a      	str	r2, [r3, #8]
}
 8005604:	bf00      	nop
 8005606:	3724      	adds	r7, #36	@ 0x24
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	58024400 	.word	0x58024400
 8005614:	03d09000 	.word	0x03d09000
 8005618:	46000000 	.word	0x46000000
 800561c:	4c742400 	.word	0x4c742400
 8005620:	4a742400 	.word	0x4a742400
 8005624:	4bbebc20 	.word	0x4bbebc20

08005628 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005636:	4b53      	ldr	r3, [pc, #332]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563a:	f003 0303 	and.w	r3, r3, #3
 800563e:	2b03      	cmp	r3, #3
 8005640:	d101      	bne.n	8005646 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e099      	b.n	800577a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005646:	4b4f      	ldr	r3, [pc, #316]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a4e      	ldr	r2, [pc, #312]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800564c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005652:	f7fb ff55 	bl	8001500 <HAL_GetTick>
 8005656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005658:	e008      	b.n	800566c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800565a:	f7fb ff51 	bl	8001500 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	2b02      	cmp	r3, #2
 8005666:	d901      	bls.n	800566c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e086      	b.n	800577a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800566c:	4b45      	ldr	r3, [pc, #276]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1f0      	bne.n	800565a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005678:	4b42      	ldr	r3, [pc, #264]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800567a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	031b      	lsls	r3, r3, #12
 8005686:	493f      	ldr	r1, [pc, #252]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005688:	4313      	orrs	r3, r2
 800568a:	628b      	str	r3, [r1, #40]	@ 0x28
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	3b01      	subs	r3, #1
 8005692:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	3b01      	subs	r3, #1
 800569c:	025b      	lsls	r3, r3, #9
 800569e:	b29b      	uxth	r3, r3
 80056a0:	431a      	orrs	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	041b      	lsls	r3, r3, #16
 80056aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80056ae:	431a      	orrs	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	3b01      	subs	r3, #1
 80056b6:	061b      	lsls	r3, r3, #24
 80056b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80056bc:	4931      	ldr	r1, [pc, #196]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80056c2:	4b30      	ldr	r3, [pc, #192]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	492d      	ldr	r1, [pc, #180]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80056d4:	4b2b      	ldr	r3, [pc, #172]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d8:	f023 0220 	bic.w	r2, r3, #32
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	4928      	ldr	r1, [pc, #160]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80056e6:	4b27      	ldr	r3, [pc, #156]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ea:	4a26      	ldr	r2, [pc, #152]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056ec:	f023 0310 	bic.w	r3, r3, #16
 80056f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80056f2:	4b24      	ldr	r3, [pc, #144]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 80056f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056f6:	4b24      	ldr	r3, [pc, #144]	@ (8005788 <RCCEx_PLL2_Config+0x160>)
 80056f8:	4013      	ands	r3, r2
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	69d2      	ldr	r2, [r2, #28]
 80056fe:	00d2      	lsls	r2, r2, #3
 8005700:	4920      	ldr	r1, [pc, #128]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005702:	4313      	orrs	r3, r2
 8005704:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005706:	4b1f      	ldr	r3, [pc, #124]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800570a:	4a1e      	ldr	r2, [pc, #120]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800570c:	f043 0310 	orr.w	r3, r3, #16
 8005710:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d106      	bne.n	8005726 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005718:	4b1a      	ldr	r3, [pc, #104]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800571a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800571c:	4a19      	ldr	r2, [pc, #100]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800571e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005722:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005724:	e00f      	b.n	8005746 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d106      	bne.n	800573a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800572c:	4b15      	ldr	r3, [pc, #84]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800572e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005730:	4a14      	ldr	r2, [pc, #80]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005732:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005736:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005738:	e005      	b.n	8005746 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800573a:	4b12      	ldr	r3, [pc, #72]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800573c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573e:	4a11      	ldr	r2, [pc, #68]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005740:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005744:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005746:	4b0f      	ldr	r3, [pc, #60]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a0e      	ldr	r2, [pc, #56]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800574c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005750:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005752:	f7fb fed5 	bl	8001500 <HAL_GetTick>
 8005756:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005758:	e008      	b.n	800576c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800575a:	f7fb fed1 	bl	8001500 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d901      	bls.n	800576c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e006      	b.n	800577a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800576c:	4b05      	ldr	r3, [pc, #20]	@ (8005784 <RCCEx_PLL2_Config+0x15c>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d0f0      	beq.n	800575a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005778:	7bfb      	ldrb	r3, [r7, #15]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	58024400 	.word	0x58024400
 8005788:	ffff0007 	.word	0xffff0007

0800578c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800579a:	4b53      	ldr	r3, [pc, #332]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 800579c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	2b03      	cmp	r3, #3
 80057a4:	d101      	bne.n	80057aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e099      	b.n	80058de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80057aa:	4b4f      	ldr	r3, [pc, #316]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a4e      	ldr	r2, [pc, #312]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80057b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057b6:	f7fb fea3 	bl	8001500 <HAL_GetTick>
 80057ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80057bc:	e008      	b.n	80057d0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80057be:	f7fb fe9f 	bl	8001500 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d901      	bls.n	80057d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e086      	b.n	80058de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80057d0:	4b45      	ldr	r3, [pc, #276]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d1f0      	bne.n	80057be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80057dc:	4b42      	ldr	r3, [pc, #264]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80057de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	051b      	lsls	r3, r3, #20
 80057ea:	493f      	ldr	r1, [pc, #252]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	3b01      	subs	r3, #1
 8005800:	025b      	lsls	r3, r3, #9
 8005802:	b29b      	uxth	r3, r3
 8005804:	431a      	orrs	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	3b01      	subs	r3, #1
 800580c:	041b      	lsls	r3, r3, #16
 800580e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	3b01      	subs	r3, #1
 800581a:	061b      	lsls	r3, r3, #24
 800581c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005820:	4931      	ldr	r1, [pc, #196]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005822:	4313      	orrs	r3, r2
 8005824:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005826:	4b30      	ldr	r3, [pc, #192]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	492d      	ldr	r1, [pc, #180]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005834:	4313      	orrs	r3, r2
 8005836:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005838:	4b2b      	ldr	r3, [pc, #172]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 800583a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	4928      	ldr	r1, [pc, #160]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005846:	4313      	orrs	r3, r2
 8005848:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800584a:	4b27      	ldr	r3, [pc, #156]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 800584c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800584e:	4a26      	ldr	r2, [pc, #152]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005854:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005856:	4b24      	ldr	r3, [pc, #144]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800585a:	4b24      	ldr	r3, [pc, #144]	@ (80058ec <RCCEx_PLL3_Config+0x160>)
 800585c:	4013      	ands	r3, r2
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	69d2      	ldr	r2, [r2, #28]
 8005862:	00d2      	lsls	r2, r2, #3
 8005864:	4920      	ldr	r1, [pc, #128]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005866:	4313      	orrs	r3, r2
 8005868:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800586a:	4b1f      	ldr	r3, [pc, #124]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 800586c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586e:	4a1e      	ldr	r2, [pc, #120]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005874:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d106      	bne.n	800588a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800587c:	4b1a      	ldr	r3, [pc, #104]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 800587e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005880:	4a19      	ldr	r2, [pc, #100]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005882:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005886:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005888:	e00f      	b.n	80058aa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d106      	bne.n	800589e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005890:	4b15      	ldr	r3, [pc, #84]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005894:	4a14      	ldr	r2, [pc, #80]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 8005896:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800589a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800589c:	e005      	b.n	80058aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800589e:	4b12      	ldr	r3, [pc, #72]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80058a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a2:	4a11      	ldr	r2, [pc, #68]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80058a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80058aa:	4b0f      	ldr	r3, [pc, #60]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a0e      	ldr	r2, [pc, #56]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80058b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058b6:	f7fb fe23 	bl	8001500 <HAL_GetTick>
 80058ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80058bc:	e008      	b.n	80058d0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80058be:	f7fb fe1f 	bl	8001500 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d901      	bls.n	80058d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e006      	b.n	80058de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80058d0:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <RCCEx_PLL3_Config+0x15c>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d0f0      	beq.n	80058be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	58024400 	.word	0x58024400
 80058ec:	ffff0007 	.word	0xffff0007

080058f0 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	2b02      	cmp	r3, #2
 8005902:	d904      	bls.n	800590e <HAL_SAI_InitProtocol+0x1e>
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	3b03      	subs	r3, #3
 8005908:	2b01      	cmp	r3, #1
 800590a:	d812      	bhi.n	8005932 <HAL_SAI_InitProtocol+0x42>
 800590c:	e008      	b.n	8005920 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	68b9      	ldr	r1, [r7, #8]
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 fac7 	bl	8005ea8 <SAI_InitI2S>
 800591a:	4603      	mov	r3, r0
 800591c:	75fb      	strb	r3, [r7, #23]
      break;
 800591e:	e00b      	b.n	8005938 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 fb70 	bl	800600c <SAI_InitPCM>
 800592c:	4603      	mov	r3, r0
 800592e:	75fb      	strb	r3, [r7, #23]
      break;
 8005930:	e002      	b.n	8005938 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	75fb      	strb	r3, [r7, #23]
      break;
 8005936:	bf00      	nop
  }

  if (status == HAL_OK)
 8005938:	7dfb      	ldrb	r3, [r7, #23]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d104      	bne.n	8005948 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800593e:	68f8      	ldr	r0, [r7, #12]
 8005940:	f000 f808 	bl	8005954 <HAL_SAI_Init>
 8005944:	4603      	mov	r3, r0
 8005946:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005948:	7dfb      	ldrb	r3, [r7, #23]
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
	...

08005954 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b08a      	sub	sp, #40	@ 0x28
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e28e      	b.n	8005e84 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8005966:	f7fb fdd7 	bl	8001518 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005970:	2b01      	cmp	r3, #1
 8005972:	d113      	bne.n	800599c <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a96      	ldr	r2, [pc, #600]	@ (8005bd4 <HAL_SAI_Init+0x280>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d004      	beq.n	8005988 <HAL_SAI_Init+0x34>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a95      	ldr	r2, [pc, #596]	@ (8005bd8 <HAL_SAI_Init+0x284>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d107      	bne.n	8005998 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800598c:	2b01      	cmp	r3, #1
 800598e:	d103      	bne.n	8005998 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e273      	b.n	8005e84 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a8c      	ldr	r2, [pc, #560]	@ (8005bd4 <HAL_SAI_Init+0x280>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d004      	beq.n	80059b0 <HAL_SAI_Init+0x5c>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a8c      	ldr	r2, [pc, #560]	@ (8005bdc <HAL_SAI_Init+0x288>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d102      	bne.n	80059b6 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 80059b0:	4b8b      	ldr	r3, [pc, #556]	@ (8005be0 <HAL_SAI_Init+0x28c>)
 80059b2:	61bb      	str	r3, [r7, #24]
 80059b4:	e028      	b.n	8005a08 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a8a      	ldr	r2, [pc, #552]	@ (8005be4 <HAL_SAI_Init+0x290>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d004      	beq.n	80059ca <HAL_SAI_Init+0x76>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a88      	ldr	r2, [pc, #544]	@ (8005be8 <HAL_SAI_Init+0x294>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d102      	bne.n	80059d0 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 80059ca:	4b88      	ldr	r3, [pc, #544]	@ (8005bec <HAL_SAI_Init+0x298>)
 80059cc:	61bb      	str	r3, [r7, #24]
 80059ce:	e01b      	b.n	8005a08 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a86      	ldr	r2, [pc, #536]	@ (8005bf0 <HAL_SAI_Init+0x29c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <HAL_SAI_Init+0x90>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a85      	ldr	r2, [pc, #532]	@ (8005bf4 <HAL_SAI_Init+0x2a0>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d102      	bne.n	80059ea <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 80059e4:	4b84      	ldr	r3, [pc, #528]	@ (8005bf8 <HAL_SAI_Init+0x2a4>)
 80059e6:	61bb      	str	r3, [r7, #24]
 80059e8:	e00e      	b.n	8005a08 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a7a      	ldr	r2, [pc, #488]	@ (8005bd8 <HAL_SAI_Init+0x284>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d004      	beq.n	80059fe <HAL_SAI_Init+0xaa>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a80      	ldr	r2, [pc, #512]	@ (8005bfc <HAL_SAI_Init+0x2a8>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d102      	bne.n	8005a04 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 80059fe:	4b80      	ldr	r3, [pc, #512]	@ (8005c00 <HAL_SAI_Init+0x2ac>)
 8005a00:	61bb      	str	r3, [r7, #24]
 8005a02:	e001      	b.n	8005a08 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e23d      	b.n	8005e84 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d106      	bne.n	8005a22 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7fb fb9b 	bl	8001158 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 fb74 	bl	8006110 <SAI_Disable>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e228      	b.n	8005e84 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2202      	movs	r2, #2
 8005a36:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d00c      	beq.n	8005a5c <HAL_SAI_Init+0x108>
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d80d      	bhi.n	8005a62 <HAL_SAI_Init+0x10e>
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <HAL_SAI_Init+0xfc>
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d003      	beq.n	8005a56 <HAL_SAI_Init+0x102>
 8005a4e:	e008      	b.n	8005a62 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005a54:	e008      	b.n	8005a68 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005a56:	2310      	movs	r3, #16
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005a5a:	e005      	b.n	8005a68 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005a5c:	2320      	movs	r3, #32
 8005a5e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005a60:	e002      	b.n	8005a68 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005a66:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	2b05      	cmp	r3, #5
 8005a6e:	d832      	bhi.n	8005ad6 <HAL_SAI_Init+0x182>
 8005a70:	a201      	add	r2, pc, #4	@ (adr r2, 8005a78 <HAL_SAI_Init+0x124>)
 8005a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a76:	bf00      	nop
 8005a78:	08005a91 	.word	0x08005a91
 8005a7c:	08005a97 	.word	0x08005a97
 8005a80:	08005a9f 	.word	0x08005a9f
 8005a84:	08005aa7 	.word	0x08005aa7
 8005a88:	08005ab7 	.word	0x08005ab7
 8005a8c:	08005ac7 	.word	0x08005ac7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005a90:	2300      	movs	r3, #0
 8005a92:	61fb      	str	r3, [r7, #28]
      break;
 8005a94:	e022      	b.n	8005adc <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a9a:	61fb      	str	r3, [r7, #28]
      break;
 8005a9c:	e01e      	b.n	8005adc <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005a9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005aa2:	61fb      	str	r3, [r7, #28]
      break;
 8005aa4:	e01a      	b.n	8005adc <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005aa6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005aaa:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aae:	f043 0301 	orr.w	r3, r3, #1
 8005ab2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005ab4:	e012      	b.n	8005adc <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005ab6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005aba:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8005abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abe:	f043 0302 	orr.w	r3, r3, #2
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005ac4:	e00a      	b.n	8005adc <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005ac6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005aca:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	f043 0303 	orr.w	r3, r3, #3
 8005ad2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005ad4:	e002      	b.n	8005adc <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	61fb      	str	r3, [r7, #28]
      break;
 8005ada:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae0:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f000 80c5 	beq.w	8005c76 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8005aec:	2300      	movs	r3, #0
 8005aee:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a37      	ldr	r2, [pc, #220]	@ (8005bd4 <HAL_SAI_Init+0x280>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d004      	beq.n	8005b04 <HAL_SAI_Init+0x1b0>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a37      	ldr	r2, [pc, #220]	@ (8005bdc <HAL_SAI_Init+0x288>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d106      	bne.n	8005b12 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005b04:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8005b08:	f04f 0100 	mov.w	r1, #0
 8005b0c:	f7fe fbfc 	bl	8004308 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b10:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a33      	ldr	r2, [pc, #204]	@ (8005be4 <HAL_SAI_Init+0x290>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d004      	beq.n	8005b26 <HAL_SAI_Init+0x1d2>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a31      	ldr	r2, [pc, #196]	@ (8005be8 <HAL_SAI_Init+0x294>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d106      	bne.n	8005b34 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005b26:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005b2a:	f04f 0100 	mov.w	r1, #0
 8005b2e:	f7fe fbeb 	bl	8004308 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b32:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a2d      	ldr	r2, [pc, #180]	@ (8005bf0 <HAL_SAI_Init+0x29c>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d004      	beq.n	8005b48 <HAL_SAI_Init+0x1f4>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf4 <HAL_SAI_Init+0x2a0>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d106      	bne.n	8005b56 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8005b48:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005b4c:	f04f 0100 	mov.w	r1, #0
 8005b50:	f7fe fbda 	bl	8004308 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b54:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd8 <HAL_SAI_Init+0x284>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d106      	bne.n	8005b6e <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8005b60:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005b64:	f04f 0100 	mov.w	r1, #0
 8005b68:	f7fe fbce 	bl	8004308 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b6c:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a22      	ldr	r2, [pc, #136]	@ (8005bfc <HAL_SAI_Init+0x2a8>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d106      	bne.n	8005b86 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8005b78:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005b7c:	f04f 0100 	mov.w	r1, #0
 8005b80:	f7fe fbc2 	bl	8004308 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b84:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b8e:	d139      	bne.n	8005c04 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b94:	2b04      	cmp	r3, #4
 8005b96:	d102      	bne.n	8005b9e <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8005b98:	2340      	movs	r3, #64	@ 0x40
 8005b9a:	60fb      	str	r3, [r7, #12]
 8005b9c:	e00a      	b.n	8005bb4 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba2:	2b08      	cmp	r3, #8
 8005ba4:	d103      	bne.n	8005bae <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8005ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005baa:	60fb      	str	r3, [r7, #12]
 8005bac:	e002      	b.n	8005bb4 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb2:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4413      	add	r3, r2
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a1b      	ldr	r3, [r3, #32]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	fb02 f303 	mul.w	r3, r2, r3
 8005bca:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	e030      	b.n	8005c34 <HAL_SAI_Init+0x2e0>
 8005bd2:	bf00      	nop
 8005bd4:	40015804 	.word	0x40015804
 8005bd8:	58005404 	.word	0x58005404
 8005bdc:	40015824 	.word	0x40015824
 8005be0:	40015800 	.word	0x40015800
 8005be4:	40015c04 	.word	0x40015c04
 8005be8:	40015c24 	.word	0x40015c24
 8005bec:	40015c00 	.word	0x40015c00
 8005bf0:	40016004 	.word	0x40016004
 8005bf4:	40016024 	.word	0x40016024
 8005bf8:	40016000 	.word	0x40016000
 8005bfc:	58005424 	.word	0x58005424
 8005c00:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c0c:	d101      	bne.n	8005c12 <HAL_SAI_Init+0x2be>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e000      	b.n	8005c14 <HAL_SAI_Init+0x2c0>
 8005c12:	2301      	movs	r3, #1
 8005c14:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	4619      	mov	r1, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	fb02 f303 	mul.w	r3, r2, r3
 8005c2c:	021b      	lsls	r3, r3, #8
 8005c2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c32:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	4a95      	ldr	r2, [pc, #596]	@ (8005e8c <HAL_SAI_Init+0x538>)
 8005c38:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3c:	08da      	lsrs	r2, r3, #3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005c42:	6939      	ldr	r1, [r7, #16]
 8005c44:	4b91      	ldr	r3, [pc, #580]	@ (8005e8c <HAL_SAI_Init+0x538>)
 8005c46:	fba3 2301 	umull	r2, r3, r3, r1
 8005c4a:	08da      	lsrs	r2, r3, #3
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4413      	add	r3, r2
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	1aca      	subs	r2, r1, r3
 8005c56:	2a08      	cmp	r2, #8
 8005c58:	d904      	bls.n	8005c64 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d104      	bne.n	8005c76 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	085a      	lsrs	r2, r3, #1
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_SAI_Init+0x332>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d109      	bne.n	8005c9a <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d101      	bne.n	8005c92 <HAL_SAI_Init+0x33e>
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e001      	b.n	8005c96 <HAL_SAI_Init+0x342>
 8005c92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c96:	623b      	str	r3, [r7, #32]
 8005c98:	e008      	b.n	8005cac <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d102      	bne.n	8005ca8 <HAL_SAI_Init+0x354>
 8005ca2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ca6:	e000      	b.n	8005caa <HAL_SAI_Init+0x356>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8005cac:	f7fb fc34 	bl	8001518 <HAL_GetREVID>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cb6:	d331      	bcc.n	8005d1c <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6819      	ldr	r1, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	4b73      	ldr	r3, [pc, #460]	@ (8005e90 <HAL_SAI_Init+0x53c>)
 8005cc4:	400b      	ands	r3, r1
 8005cc6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	6819      	ldr	r1, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd6:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005cdc:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ce2:	431a      	orrs	r2, r3
 8005ce4:	6a3b      	ldr	r3, [r7, #32]
 8005ce6:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8005cf0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cfc:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	051b      	lsls	r3, r3, #20
 8005d04:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d0a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	e02d      	b.n	8005d78 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6819      	ldr	r1, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	4b5b      	ldr	r3, [pc, #364]	@ (8005e94 <HAL_SAI_Init+0x540>)
 8005d28:	400b      	ands	r3, r1
 8005d2a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6819      	ldr	r1, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d3a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d40:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d46:	431a      	orrs	r2, r3
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8005d54:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005d60:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d66:	051b      	lsls	r3, r3, #20
 8005d68:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d6e:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	430a      	orrs	r2, r1
 8005d76:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	6859      	ldr	r1, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	4b45      	ldr	r3, [pc, #276]	@ (8005e98 <HAL_SAI_Init+0x544>)
 8005d84:	400b      	ands	r3, r1
 8005d86:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6859      	ldr	r1, [r3, #4]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	69da      	ldr	r2, [r3, #28]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6899      	ldr	r1, [r3, #8]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	4b3a      	ldr	r3, [pc, #232]	@ (8005e9c <HAL_SAI_Init+0x548>)
 8005db2:	400b      	ands	r3, r1
 8005db4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	6899      	ldr	r1, [r3, #8]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005dc6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8005dcc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8005dd2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005ddc:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68d9      	ldr	r1, [r3, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005df4:	400b      	ands	r3, r1
 8005df6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68d9      	ldr	r1, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e06:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e0c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005e0e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e14:	3b01      	subs	r3, #1
 8005e16:	021b      	lsls	r3, r3, #8
 8005e18:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea0 <HAL_SAI_Init+0x54c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d004      	beq.n	8005e36 <HAL_SAI_Init+0x4e2>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a1c      	ldr	r2, [pc, #112]	@ (8005ea4 <HAL_SAI_Init+0x550>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d119      	bne.n	8005e6a <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3a:	f023 0201 	bic.w	r2, r3, #1
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d10e      	bne.n	8005e6a <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	3b01      	subs	r3, #1
 8005e56:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e62:	f043 0201 	orr.w	r2, r3, #1
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3728      	adds	r7, #40	@ 0x28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	cccccccd 	.word	0xcccccccd
 8005e90:	f005c010 	.word	0xf005c010
 8005e94:	f805c010 	.word	0xf805c010
 8005e98:	ffff1ff0 	.word	0xffff1ff0
 8005e9c:	fff88000 	.word	0xfff88000
 8005ea0:	40015804 	.word	0x40015804
 8005ea4:	58005404 	.word	0x58005404

08005ea8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
 8005eb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <SAI_InitI2S+0x2e>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d103      	bne.n	8005ede <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	651a      	str	r2, [r3, #80]	@ 0x50
 8005edc:	e002      	b.n	8005ee4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005eea:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ef2:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	683a      	ldr	r2, [r7, #0]
 8005efe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d001      	beq.n	8005f0e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e077      	b.n	8005ffe <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d107      	bne.n	8005f24 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005f20:	665a      	str	r2, [r3, #100]	@ 0x64
 8005f22:	e006      	b.n	8005f32 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005f2a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b03      	cmp	r3, #3
 8005f36:	d84f      	bhi.n	8005fd8 <SAI_InitI2S+0x130>
 8005f38:	a201      	add	r2, pc, #4	@ (adr r2, 8005f40 <SAI_InitI2S+0x98>)
 8005f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3e:	bf00      	nop
 8005f40:	08005f51 	.word	0x08005f51
 8005f44:	08005f73 	.word	0x08005f73
 8005f48:	08005f95 	.word	0x08005f95
 8005f4c:	08005fb7 	.word	0x08005fb7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2280      	movs	r2, #128	@ 0x80
 8005f54:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	085b      	lsrs	r3, r3, #1
 8005f5a:	015a      	lsls	r2, r3, #5
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	085b      	lsrs	r3, r3, #1
 8005f64:	011a      	lsls	r2, r3, #4
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2240      	movs	r2, #64	@ 0x40
 8005f6e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005f70:	e035      	b.n	8005fde <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2280      	movs	r2, #128	@ 0x80
 8005f76:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	085b      	lsrs	r3, r3, #1
 8005f7c:	019a      	lsls	r2, r3, #6
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	085b      	lsrs	r3, r3, #1
 8005f86:	015a      	lsls	r2, r3, #5
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2280      	movs	r2, #128	@ 0x80
 8005f90:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005f92:	e024      	b.n	8005fde <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	22c0      	movs	r2, #192	@ 0xc0
 8005f98:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	085b      	lsrs	r3, r3, #1
 8005f9e:	019a      	lsls	r2, r3, #6
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	085b      	lsrs	r3, r3, #1
 8005fa8:	015a      	lsls	r2, r3, #5
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2280      	movs	r2, #128	@ 0x80
 8005fb2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005fb4:	e013      	b.n	8005fde <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	22e0      	movs	r2, #224	@ 0xe0
 8005fba:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	085b      	lsrs	r3, r3, #1
 8005fc0:	019a      	lsls	r2, r3, #6
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	085b      	lsrs	r3, r3, #1
 8005fca:	015a      	lsls	r2, r3, #5
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2280      	movs	r2, #128	@ 0x80
 8005fd4:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005fd6:	e002      	b.n	8005fde <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	75fb      	strb	r3, [r7, #23]
      break;
 8005fdc:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d10b      	bne.n	8005ffc <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d102      	bne.n	8005ff0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2210      	movs	r2, #16
 8005fee:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d102      	bne.n	8005ffc <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2208      	movs	r2, #8
 8005ffa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 8005ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop

0800600c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800600c:	b480      	push	{r7}
 800600e:	b087      	sub	sp, #28
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800601a:	2300      	movs	r3, #0
 800601c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d003      	beq.n	800603a <SAI_InitPCM+0x2e>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	2b02      	cmp	r3, #2
 8006038:	d103      	bne.n	8006042 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2201      	movs	r2, #1
 800603e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006040:	e002      	b.n	8006048 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2200      	movs	r2, #0
 800604c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006054:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800605c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006070:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2b04      	cmp	r3, #4
 8006076:	d103      	bne.n	8006080 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2201      	movs	r2, #1
 800607c:	659a      	str	r2, [r3, #88]	@ 0x58
 800607e:	e002      	b.n	8006086 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	220d      	movs	r2, #13
 8006084:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b03      	cmp	r3, #3
 800608a:	d837      	bhi.n	80060fc <SAI_InitPCM+0xf0>
 800608c:	a201      	add	r2, pc, #4	@ (adr r2, 8006094 <SAI_InitPCM+0x88>)
 800608e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006092:	bf00      	nop
 8006094:	080060a5 	.word	0x080060a5
 8006098:	080060bb 	.word	0x080060bb
 800609c:	080060d1 	.word	0x080060d1
 80060a0:	080060e7 	.word	0x080060e7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2280      	movs	r2, #128	@ 0x80
 80060a8:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	011a      	lsls	r2, r3, #4
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2240      	movs	r2, #64	@ 0x40
 80060b6:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80060b8:	e023      	b.n	8006102 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2280      	movs	r2, #128	@ 0x80
 80060be:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	015a      	lsls	r2, r3, #5
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2280      	movs	r2, #128	@ 0x80
 80060cc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80060ce:	e018      	b.n	8006102 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	22c0      	movs	r2, #192	@ 0xc0
 80060d4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2280      	movs	r2, #128	@ 0x80
 80060e2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80060e4:	e00d      	b.n	8006102 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	22e0      	movs	r2, #224	@ 0xe0
 80060ea:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	015a      	lsls	r2, r3, #5
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2280      	movs	r2, #128	@ 0x80
 80060f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80060fa:	e002      	b.n	8006102 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	75fb      	strb	r3, [r7, #23]
      break;
 8006100:	bf00      	nop
  }

  return status;
 8006102:	7dfb      	ldrb	r3, [r7, #23]
}
 8006104:	4618      	mov	r0, r3
 8006106:	371c      	adds	r7, #28
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006110:	b480      	push	{r7}
 8006112:	b085      	sub	sp, #20
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006118:	4b18      	ldr	r3, [pc, #96]	@ (800617c <SAI_Disable+0x6c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a18      	ldr	r2, [pc, #96]	@ (8006180 <SAI_Disable+0x70>)
 800611e:	fba2 2303 	umull	r2, r3, r2, r3
 8006122:	0b1b      	lsrs	r3, r3, #12
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006128:	2300      	movs	r3, #0
 800612a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800613a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10a      	bne.n	8006158 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006148:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	72fb      	strb	r3, [r7, #11]
      break;
 8006156:	e009      	b.n	800616c <SAI_Disable+0x5c>
    }
    count--;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	3b01      	subs	r3, #1
 800615c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1e7      	bne.n	800613c <SAI_Disable+0x2c>

  return status;
 800616c:	7afb      	ldrb	r3, [r7, #11]
}
 800616e:	4618      	mov	r0, r3
 8006170:	3714      	adds	r7, #20
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	24000000 	.word	0x24000000
 8006180:	95cbec1b 	.word	0x95cbec1b

08006184 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e10f      	b.n	80063b6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a87      	ldr	r2, [pc, #540]	@ (80063c0 <HAL_SPI_Init+0x23c>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d00f      	beq.n	80061c6 <HAL_SPI_Init+0x42>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a86      	ldr	r2, [pc, #536]	@ (80063c4 <HAL_SPI_Init+0x240>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00a      	beq.n	80061c6 <HAL_SPI_Init+0x42>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a84      	ldr	r2, [pc, #528]	@ (80063c8 <HAL_SPI_Init+0x244>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d005      	beq.n	80061c6 <HAL_SPI_Init+0x42>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	2b0f      	cmp	r3, #15
 80061c0:	d901      	bls.n	80061c6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e0f7      	b.n	80063b6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f900 	bl	80063cc <SPI_GetPacketSize>
 80061cc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a7b      	ldr	r2, [pc, #492]	@ (80063c0 <HAL_SPI_Init+0x23c>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00c      	beq.n	80061f2 <HAL_SPI_Init+0x6e>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a79      	ldr	r2, [pc, #484]	@ (80063c4 <HAL_SPI_Init+0x240>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d007      	beq.n	80061f2 <HAL_SPI_Init+0x6e>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a78      	ldr	r2, [pc, #480]	@ (80063c8 <HAL_SPI_Init+0x244>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d002      	beq.n	80061f2 <HAL_SPI_Init+0x6e>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b08      	cmp	r3, #8
 80061f0:	d811      	bhi.n	8006216 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80061f6:	4a72      	ldr	r2, [pc, #456]	@ (80063c0 <HAL_SPI_Init+0x23c>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d009      	beq.n	8006210 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a70      	ldr	r2, [pc, #448]	@ (80063c4 <HAL_SPI_Init+0x240>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d004      	beq.n	8006210 <HAL_SPI_Init+0x8c>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a6f      	ldr	r2, [pc, #444]	@ (80063c8 <HAL_SPI_Init+0x244>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d104      	bne.n	800621a <HAL_SPI_Init+0x96>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2b10      	cmp	r3, #16
 8006214:	d901      	bls.n	800621a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e0cd      	b.n	80063b6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fa febe 	bl	8000fb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 0201 	bic.w	r2, r2, #1
 800624a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006256:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006260:	d119      	bne.n	8006296 <HAL_SPI_Init+0x112>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800626a:	d103      	bne.n	8006274 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006270:	2b00      	cmp	r3, #0
 8006272:	d008      	beq.n	8006286 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10c      	bne.n	8006296 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006284:	d107      	bne.n	8006296 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006294:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00f      	beq.n	80062c2 <HAL_SPI_Init+0x13e>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	2b06      	cmp	r3, #6
 80062a8:	d90b      	bls.n	80062c2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	430a      	orrs	r2, r1
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	e007      	b.n	80062d2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	69da      	ldr	r2, [r3, #28]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062da:	431a      	orrs	r2, r3
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e4:	ea42 0103 	orr.w	r1, r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fc:	431a      	orrs	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006302:	431a      	orrs	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	431a      	orrs	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	431a      	orrs	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	431a      	orrs	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006332:	ea42 0103 	orr.w	r1, r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d113      	bne.n	8006372 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800635c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006370:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f022 0201 	bic.w	r2, r2, #1
 8006380:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00a      	beq.n	80063a4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	430a      	orrs	r2, r1
 80063a2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	40013000 	.word	0x40013000
 80063c4:	40003800 	.word	0x40003800
 80063c8:	40003c00 	.word	0x40003c00

080063cc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d8:	095b      	lsrs	r3, r3, #5
 80063da:	3301      	adds	r3, #1
 80063dc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	3301      	adds	r3, #1
 80063e4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	3307      	adds	r3, #7
 80063ea:	08db      	lsrs	r3, r3, #3
 80063ec:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	fb02 f303 	mul.w	r3, r2, r3
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3714      	adds	r7, #20
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006402:	b580      	push	{r7, lr}
 8006404:	b082      	sub	sp, #8
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e049      	b.n	80064a8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b00      	cmp	r3, #0
 800641e:	d106      	bne.n	800642e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7fa fe0b 	bl	8001044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2202      	movs	r2, #2
 8006432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	3304      	adds	r3, #4
 800643e:	4619      	mov	r1, r3
 8006440:	4610      	mov	r0, r2
 8006442:	f000 f8cd 	bl	80065e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2201      	movs	r2, #1
 8006482:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3708      	adds	r7, #8
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d001      	beq.n	80064c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e04c      	b.n	8006562 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a26      	ldr	r2, [pc, #152]	@ (8006570 <HAL_TIM_Base_Start+0xc0>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d022      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e2:	d01d      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a22      	ldr	r2, [pc, #136]	@ (8006574 <HAL_TIM_Base_Start+0xc4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d018      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a21      	ldr	r2, [pc, #132]	@ (8006578 <HAL_TIM_Base_Start+0xc8>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d013      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a1f      	ldr	r2, [pc, #124]	@ (800657c <HAL_TIM_Base_Start+0xcc>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00e      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a1e      	ldr	r2, [pc, #120]	@ (8006580 <HAL_TIM_Base_Start+0xd0>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d009      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a1c      	ldr	r2, [pc, #112]	@ (8006584 <HAL_TIM_Base_Start+0xd4>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d004      	beq.n	8006520 <HAL_TIM_Base_Start+0x70>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a1b      	ldr	r2, [pc, #108]	@ (8006588 <HAL_TIM_Base_Start+0xd8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d115      	bne.n	800654c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	689a      	ldr	r2, [r3, #8]
 8006526:	4b19      	ldr	r3, [pc, #100]	@ (800658c <HAL_TIM_Base_Start+0xdc>)
 8006528:	4013      	ands	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2b06      	cmp	r3, #6
 8006530:	d015      	beq.n	800655e <HAL_TIM_Base_Start+0xae>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006538:	d011      	beq.n	800655e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0201 	orr.w	r2, r2, #1
 8006548:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800654a:	e008      	b.n	800655e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0201 	orr.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]
 800655c:	e000      	b.n	8006560 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800655e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3714      	adds	r7, #20
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	40010000 	.word	0x40010000
 8006574:	40000400 	.word	0x40000400
 8006578:	40000800 	.word	0x40000800
 800657c:	40000c00 	.word	0x40000c00
 8006580:	40010400 	.word	0x40010400
 8006584:	40001800 	.word	0x40001800
 8006588:	40014000 	.word	0x40014000
 800658c:	00010007 	.word	0x00010007

08006590 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6a1a      	ldr	r2, [r3, #32]
 800659e:	f241 1311 	movw	r3, #4369	@ 0x1111
 80065a2:	4013      	ands	r3, r2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10f      	bne.n	80065c8 <HAL_TIM_Base_Stop+0x38>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6a1a      	ldr	r2, [r3, #32]
 80065ae:	f240 4344 	movw	r3, #1092	@ 0x444
 80065b2:	4013      	ands	r3, r2
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d107      	bne.n	80065c8 <HAL_TIM_Base_Stop+0x38>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 0201 	bic.w	r2, r2, #1
 80065c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	370c      	adds	r7, #12
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
	...

080065e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a43      	ldr	r2, [pc, #268]	@ (8006700 <TIM_Base_SetConfig+0x120>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d013      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065fe:	d00f      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a40      	ldr	r2, [pc, #256]	@ (8006704 <TIM_Base_SetConfig+0x124>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d00b      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a3f      	ldr	r2, [pc, #252]	@ (8006708 <TIM_Base_SetConfig+0x128>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d007      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a3e      	ldr	r2, [pc, #248]	@ (800670c <TIM_Base_SetConfig+0x12c>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d003      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a3d      	ldr	r2, [pc, #244]	@ (8006710 <TIM_Base_SetConfig+0x130>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d108      	bne.n	8006632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	4313      	orrs	r3, r2
 8006630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a32      	ldr	r2, [pc, #200]	@ (8006700 <TIM_Base_SetConfig+0x120>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d01f      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006640:	d01b      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a2f      	ldr	r2, [pc, #188]	@ (8006704 <TIM_Base_SetConfig+0x124>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d017      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a2e      	ldr	r2, [pc, #184]	@ (8006708 <TIM_Base_SetConfig+0x128>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d013      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a2d      	ldr	r2, [pc, #180]	@ (800670c <TIM_Base_SetConfig+0x12c>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d00f      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a2c      	ldr	r2, [pc, #176]	@ (8006710 <TIM_Base_SetConfig+0x130>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d00b      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a2b      	ldr	r2, [pc, #172]	@ (8006714 <TIM_Base_SetConfig+0x134>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d007      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a2a      	ldr	r2, [pc, #168]	@ (8006718 <TIM_Base_SetConfig+0x138>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d003      	beq.n	800667a <TIM_Base_SetConfig+0x9a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a29      	ldr	r2, [pc, #164]	@ (800671c <TIM_Base_SetConfig+0x13c>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d108      	bne.n	800668c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	689a      	ldr	r2, [r3, #8]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a14      	ldr	r2, [pc, #80]	@ (8006700 <TIM_Base_SetConfig+0x120>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d00f      	beq.n	80066d2 <TIM_Base_SetConfig+0xf2>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a16      	ldr	r2, [pc, #88]	@ (8006710 <TIM_Base_SetConfig+0x130>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d00b      	beq.n	80066d2 <TIM_Base_SetConfig+0xf2>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a15      	ldr	r2, [pc, #84]	@ (8006714 <TIM_Base_SetConfig+0x134>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d007      	beq.n	80066d2 <TIM_Base_SetConfig+0xf2>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a14      	ldr	r2, [pc, #80]	@ (8006718 <TIM_Base_SetConfig+0x138>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d003      	beq.n	80066d2 <TIM_Base_SetConfig+0xf2>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a13      	ldr	r2, [pc, #76]	@ (800671c <TIM_Base_SetConfig+0x13c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d103      	bne.n	80066da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f043 0204 	orr.w	r2, r3, #4
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	601a      	str	r2, [r3, #0]
}
 80066f2:	bf00      	nop
 80066f4:	3714      	adds	r7, #20
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	40010000 	.word	0x40010000
 8006704:	40000400 	.word	0x40000400
 8006708:	40000800 	.word	0x40000800
 800670c:	40000c00 	.word	0x40000c00
 8006710:	40010400 	.word	0x40010400
 8006714:	40014000 	.word	0x40014000
 8006718:	40014400 	.word	0x40014400
 800671c:	40014800 	.word	0x40014800

08006720 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e042      	b.n	80067b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006738:	2b00      	cmp	r3, #0
 800673a:	d106      	bne.n	800674a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f7fa fc9f 	bl	8001088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2224      	movs	r2, #36	@ 0x24
 800674e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 0201 	bic.w	r2, r2, #1
 8006760:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006766:	2b00      	cmp	r3, #0
 8006768:	d002      	beq.n	8006770 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fd90 	bl	8007290 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f825 	bl	80067c0 <UART_SetConfig>
 8006776:	4603      	mov	r3, r0
 8006778:	2b01      	cmp	r3, #1
 800677a:	d101      	bne.n	8006780 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e01b      	b.n	80067b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800678e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689a      	ldr	r2, [r3, #8]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800679e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f042 0201 	orr.w	r2, r2, #1
 80067ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 fe0f 	bl	80073d4 <UART_CheckIdleState>
 80067b6:	4603      	mov	r3, r0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3708      	adds	r7, #8
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067c4:	b092      	sub	sp, #72	@ 0x48
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067ca:	2300      	movs	r3, #0
 80067cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	689a      	ldr	r2, [r3, #8]
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	431a      	orrs	r2, r3
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	431a      	orrs	r2, r3
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	69db      	ldr	r3, [r3, #28]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	4bbe      	ldr	r3, [pc, #760]	@ (8006ae8 <UART_SetConfig+0x328>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	6812      	ldr	r2, [r2, #0]
 80067f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80067f8:	430b      	orrs	r3, r1
 80067fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	68da      	ldr	r2, [r3, #12]
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4ab3      	ldr	r2, [pc, #716]	@ (8006aec <UART_SetConfig+0x32c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d004      	beq.n	800682c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006828:	4313      	orrs	r3, r2
 800682a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689a      	ldr	r2, [r3, #8]
 8006832:	4baf      	ldr	r3, [pc, #700]	@ (8006af0 <UART_SetConfig+0x330>)
 8006834:	4013      	ands	r3, r2
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	6812      	ldr	r2, [r2, #0]
 800683a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800683c:	430b      	orrs	r3, r1
 800683e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006846:	f023 010f 	bic.w	r1, r3, #15
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4aa6      	ldr	r2, [pc, #664]	@ (8006af4 <UART_SetConfig+0x334>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d177      	bne.n	8006950 <UART_SetConfig+0x190>
 8006860:	4ba5      	ldr	r3, [pc, #660]	@ (8006af8 <UART_SetConfig+0x338>)
 8006862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006864:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006868:	2b28      	cmp	r3, #40	@ 0x28
 800686a:	d86d      	bhi.n	8006948 <UART_SetConfig+0x188>
 800686c:	a201      	add	r2, pc, #4	@ (adr r2, 8006874 <UART_SetConfig+0xb4>)
 800686e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006872:	bf00      	nop
 8006874:	08006919 	.word	0x08006919
 8006878:	08006949 	.word	0x08006949
 800687c:	08006949 	.word	0x08006949
 8006880:	08006949 	.word	0x08006949
 8006884:	08006949 	.word	0x08006949
 8006888:	08006949 	.word	0x08006949
 800688c:	08006949 	.word	0x08006949
 8006890:	08006949 	.word	0x08006949
 8006894:	08006921 	.word	0x08006921
 8006898:	08006949 	.word	0x08006949
 800689c:	08006949 	.word	0x08006949
 80068a0:	08006949 	.word	0x08006949
 80068a4:	08006949 	.word	0x08006949
 80068a8:	08006949 	.word	0x08006949
 80068ac:	08006949 	.word	0x08006949
 80068b0:	08006949 	.word	0x08006949
 80068b4:	08006929 	.word	0x08006929
 80068b8:	08006949 	.word	0x08006949
 80068bc:	08006949 	.word	0x08006949
 80068c0:	08006949 	.word	0x08006949
 80068c4:	08006949 	.word	0x08006949
 80068c8:	08006949 	.word	0x08006949
 80068cc:	08006949 	.word	0x08006949
 80068d0:	08006949 	.word	0x08006949
 80068d4:	08006931 	.word	0x08006931
 80068d8:	08006949 	.word	0x08006949
 80068dc:	08006949 	.word	0x08006949
 80068e0:	08006949 	.word	0x08006949
 80068e4:	08006949 	.word	0x08006949
 80068e8:	08006949 	.word	0x08006949
 80068ec:	08006949 	.word	0x08006949
 80068f0:	08006949 	.word	0x08006949
 80068f4:	08006939 	.word	0x08006939
 80068f8:	08006949 	.word	0x08006949
 80068fc:	08006949 	.word	0x08006949
 8006900:	08006949 	.word	0x08006949
 8006904:	08006949 	.word	0x08006949
 8006908:	08006949 	.word	0x08006949
 800690c:	08006949 	.word	0x08006949
 8006910:	08006949 	.word	0x08006949
 8006914:	08006941 	.word	0x08006941
 8006918:	2301      	movs	r3, #1
 800691a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800691e:	e222      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006920:	2304      	movs	r3, #4
 8006922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006926:	e21e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006928:	2308      	movs	r3, #8
 800692a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800692e:	e21a      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006930:	2310      	movs	r3, #16
 8006932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006936:	e216      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006938:	2320      	movs	r3, #32
 800693a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800693e:	e212      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006940:	2340      	movs	r3, #64	@ 0x40
 8006942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006946:	e20e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006948:	2380      	movs	r3, #128	@ 0x80
 800694a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800694e:	e20a      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a69      	ldr	r2, [pc, #420]	@ (8006afc <UART_SetConfig+0x33c>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d130      	bne.n	80069bc <UART_SetConfig+0x1fc>
 800695a:	4b67      	ldr	r3, [pc, #412]	@ (8006af8 <UART_SetConfig+0x338>)
 800695c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695e:	f003 0307 	and.w	r3, r3, #7
 8006962:	2b05      	cmp	r3, #5
 8006964:	d826      	bhi.n	80069b4 <UART_SetConfig+0x1f4>
 8006966:	a201      	add	r2, pc, #4	@ (adr r2, 800696c <UART_SetConfig+0x1ac>)
 8006968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800696c:	08006985 	.word	0x08006985
 8006970:	0800698d 	.word	0x0800698d
 8006974:	08006995 	.word	0x08006995
 8006978:	0800699d 	.word	0x0800699d
 800697c:	080069a5 	.word	0x080069a5
 8006980:	080069ad 	.word	0x080069ad
 8006984:	2300      	movs	r3, #0
 8006986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800698a:	e1ec      	b.n	8006d66 <UART_SetConfig+0x5a6>
 800698c:	2304      	movs	r3, #4
 800698e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006992:	e1e8      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006994:	2308      	movs	r3, #8
 8006996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800699a:	e1e4      	b.n	8006d66 <UART_SetConfig+0x5a6>
 800699c:	2310      	movs	r3, #16
 800699e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069a2:	e1e0      	b.n	8006d66 <UART_SetConfig+0x5a6>
 80069a4:	2320      	movs	r3, #32
 80069a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069aa:	e1dc      	b.n	8006d66 <UART_SetConfig+0x5a6>
 80069ac:	2340      	movs	r3, #64	@ 0x40
 80069ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069b2:	e1d8      	b.n	8006d66 <UART_SetConfig+0x5a6>
 80069b4:	2380      	movs	r3, #128	@ 0x80
 80069b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ba:	e1d4      	b.n	8006d66 <UART_SetConfig+0x5a6>
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a4f      	ldr	r2, [pc, #316]	@ (8006b00 <UART_SetConfig+0x340>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d130      	bne.n	8006a28 <UART_SetConfig+0x268>
 80069c6:	4b4c      	ldr	r3, [pc, #304]	@ (8006af8 <UART_SetConfig+0x338>)
 80069c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ca:	f003 0307 	and.w	r3, r3, #7
 80069ce:	2b05      	cmp	r3, #5
 80069d0:	d826      	bhi.n	8006a20 <UART_SetConfig+0x260>
 80069d2:	a201      	add	r2, pc, #4	@ (adr r2, 80069d8 <UART_SetConfig+0x218>)
 80069d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069d8:	080069f1 	.word	0x080069f1
 80069dc:	080069f9 	.word	0x080069f9
 80069e0:	08006a01 	.word	0x08006a01
 80069e4:	08006a09 	.word	0x08006a09
 80069e8:	08006a11 	.word	0x08006a11
 80069ec:	08006a19 	.word	0x08006a19
 80069f0:	2300      	movs	r3, #0
 80069f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069f6:	e1b6      	b.n	8006d66 <UART_SetConfig+0x5a6>
 80069f8:	2304      	movs	r3, #4
 80069fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069fe:	e1b2      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a00:	2308      	movs	r3, #8
 8006a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a06:	e1ae      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a08:	2310      	movs	r3, #16
 8006a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a0e:	e1aa      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a10:	2320      	movs	r3, #32
 8006a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a16:	e1a6      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a18:	2340      	movs	r3, #64	@ 0x40
 8006a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1e:	e1a2      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a20:	2380      	movs	r3, #128	@ 0x80
 8006a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a26:	e19e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a35      	ldr	r2, [pc, #212]	@ (8006b04 <UART_SetConfig+0x344>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d130      	bne.n	8006a94 <UART_SetConfig+0x2d4>
 8006a32:	4b31      	ldr	r3, [pc, #196]	@ (8006af8 <UART_SetConfig+0x338>)
 8006a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	2b05      	cmp	r3, #5
 8006a3c:	d826      	bhi.n	8006a8c <UART_SetConfig+0x2cc>
 8006a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a44 <UART_SetConfig+0x284>)
 8006a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a44:	08006a5d 	.word	0x08006a5d
 8006a48:	08006a65 	.word	0x08006a65
 8006a4c:	08006a6d 	.word	0x08006a6d
 8006a50:	08006a75 	.word	0x08006a75
 8006a54:	08006a7d 	.word	0x08006a7d
 8006a58:	08006a85 	.word	0x08006a85
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a62:	e180      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a64:	2304      	movs	r3, #4
 8006a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6a:	e17c      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a6c:	2308      	movs	r3, #8
 8006a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a72:	e178      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a74:	2310      	movs	r3, #16
 8006a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a7a:	e174      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a7c:	2320      	movs	r3, #32
 8006a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a82:	e170      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a84:	2340      	movs	r3, #64	@ 0x40
 8006a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a8a:	e16c      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a8c:	2380      	movs	r3, #128	@ 0x80
 8006a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a92:	e168      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a1b      	ldr	r2, [pc, #108]	@ (8006b08 <UART_SetConfig+0x348>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d142      	bne.n	8006b24 <UART_SetConfig+0x364>
 8006a9e:	4b16      	ldr	r3, [pc, #88]	@ (8006af8 <UART_SetConfig+0x338>)
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa2:	f003 0307 	and.w	r3, r3, #7
 8006aa6:	2b05      	cmp	r3, #5
 8006aa8:	d838      	bhi.n	8006b1c <UART_SetConfig+0x35c>
 8006aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8006ab0 <UART_SetConfig+0x2f0>)
 8006aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab0:	08006ac9 	.word	0x08006ac9
 8006ab4:	08006ad1 	.word	0x08006ad1
 8006ab8:	08006ad9 	.word	0x08006ad9
 8006abc:	08006ae1 	.word	0x08006ae1
 8006ac0:	08006b0d 	.word	0x08006b0d
 8006ac4:	08006b15 	.word	0x08006b15
 8006ac8:	2300      	movs	r3, #0
 8006aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ace:	e14a      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006ad0:	2304      	movs	r3, #4
 8006ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ad6:	e146      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006ad8:	2308      	movs	r3, #8
 8006ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ade:	e142      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006ae0:	2310      	movs	r3, #16
 8006ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ae6:	e13e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006ae8:	cfff69f3 	.word	0xcfff69f3
 8006aec:	58000c00 	.word	0x58000c00
 8006af0:	11fff4ff 	.word	0x11fff4ff
 8006af4:	40011000 	.word	0x40011000
 8006af8:	58024400 	.word	0x58024400
 8006afc:	40004400 	.word	0x40004400
 8006b00:	40004800 	.word	0x40004800
 8006b04:	40004c00 	.word	0x40004c00
 8006b08:	40005000 	.word	0x40005000
 8006b0c:	2320      	movs	r3, #32
 8006b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b12:	e128      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006b14:	2340      	movs	r3, #64	@ 0x40
 8006b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b1a:	e124      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006b1c:	2380      	movs	r3, #128	@ 0x80
 8006b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b22:	e120      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4acb      	ldr	r2, [pc, #812]	@ (8006e58 <UART_SetConfig+0x698>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d176      	bne.n	8006c1c <UART_SetConfig+0x45c>
 8006b2e:	4bcb      	ldr	r3, [pc, #812]	@ (8006e5c <UART_SetConfig+0x69c>)
 8006b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b36:	2b28      	cmp	r3, #40	@ 0x28
 8006b38:	d86c      	bhi.n	8006c14 <UART_SetConfig+0x454>
 8006b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b40 <UART_SetConfig+0x380>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006be5 	.word	0x08006be5
 8006b44:	08006c15 	.word	0x08006c15
 8006b48:	08006c15 	.word	0x08006c15
 8006b4c:	08006c15 	.word	0x08006c15
 8006b50:	08006c15 	.word	0x08006c15
 8006b54:	08006c15 	.word	0x08006c15
 8006b58:	08006c15 	.word	0x08006c15
 8006b5c:	08006c15 	.word	0x08006c15
 8006b60:	08006bed 	.word	0x08006bed
 8006b64:	08006c15 	.word	0x08006c15
 8006b68:	08006c15 	.word	0x08006c15
 8006b6c:	08006c15 	.word	0x08006c15
 8006b70:	08006c15 	.word	0x08006c15
 8006b74:	08006c15 	.word	0x08006c15
 8006b78:	08006c15 	.word	0x08006c15
 8006b7c:	08006c15 	.word	0x08006c15
 8006b80:	08006bf5 	.word	0x08006bf5
 8006b84:	08006c15 	.word	0x08006c15
 8006b88:	08006c15 	.word	0x08006c15
 8006b8c:	08006c15 	.word	0x08006c15
 8006b90:	08006c15 	.word	0x08006c15
 8006b94:	08006c15 	.word	0x08006c15
 8006b98:	08006c15 	.word	0x08006c15
 8006b9c:	08006c15 	.word	0x08006c15
 8006ba0:	08006bfd 	.word	0x08006bfd
 8006ba4:	08006c15 	.word	0x08006c15
 8006ba8:	08006c15 	.word	0x08006c15
 8006bac:	08006c15 	.word	0x08006c15
 8006bb0:	08006c15 	.word	0x08006c15
 8006bb4:	08006c15 	.word	0x08006c15
 8006bb8:	08006c15 	.word	0x08006c15
 8006bbc:	08006c15 	.word	0x08006c15
 8006bc0:	08006c05 	.word	0x08006c05
 8006bc4:	08006c15 	.word	0x08006c15
 8006bc8:	08006c15 	.word	0x08006c15
 8006bcc:	08006c15 	.word	0x08006c15
 8006bd0:	08006c15 	.word	0x08006c15
 8006bd4:	08006c15 	.word	0x08006c15
 8006bd8:	08006c15 	.word	0x08006c15
 8006bdc:	08006c15 	.word	0x08006c15
 8006be0:	08006c0d 	.word	0x08006c0d
 8006be4:	2301      	movs	r3, #1
 8006be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bea:	e0bc      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006bec:	2304      	movs	r3, #4
 8006bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bf2:	e0b8      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006bf4:	2308      	movs	r3, #8
 8006bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bfa:	e0b4      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006bfc:	2310      	movs	r3, #16
 8006bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c02:	e0b0      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c04:	2320      	movs	r3, #32
 8006c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c0a:	e0ac      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c0c:	2340      	movs	r3, #64	@ 0x40
 8006c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c12:	e0a8      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c14:	2380      	movs	r3, #128	@ 0x80
 8006c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c1a:	e0a4      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a8f      	ldr	r2, [pc, #572]	@ (8006e60 <UART_SetConfig+0x6a0>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d130      	bne.n	8006c88 <UART_SetConfig+0x4c8>
 8006c26:	4b8d      	ldr	r3, [pc, #564]	@ (8006e5c <UART_SetConfig+0x69c>)
 8006c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c2a:	f003 0307 	and.w	r3, r3, #7
 8006c2e:	2b05      	cmp	r3, #5
 8006c30:	d826      	bhi.n	8006c80 <UART_SetConfig+0x4c0>
 8006c32:	a201      	add	r2, pc, #4	@ (adr r2, 8006c38 <UART_SetConfig+0x478>)
 8006c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c38:	08006c51 	.word	0x08006c51
 8006c3c:	08006c59 	.word	0x08006c59
 8006c40:	08006c61 	.word	0x08006c61
 8006c44:	08006c69 	.word	0x08006c69
 8006c48:	08006c71 	.word	0x08006c71
 8006c4c:	08006c79 	.word	0x08006c79
 8006c50:	2300      	movs	r3, #0
 8006c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c56:	e086      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c58:	2304      	movs	r3, #4
 8006c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c5e:	e082      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c60:	2308      	movs	r3, #8
 8006c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c66:	e07e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c68:	2310      	movs	r3, #16
 8006c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c6e:	e07a      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c70:	2320      	movs	r3, #32
 8006c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c76:	e076      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c78:	2340      	movs	r3, #64	@ 0x40
 8006c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c7e:	e072      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c80:	2380      	movs	r3, #128	@ 0x80
 8006c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c86:	e06e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a75      	ldr	r2, [pc, #468]	@ (8006e64 <UART_SetConfig+0x6a4>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d130      	bne.n	8006cf4 <UART_SetConfig+0x534>
 8006c92:	4b72      	ldr	r3, [pc, #456]	@ (8006e5c <UART_SetConfig+0x69c>)
 8006c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c96:	f003 0307 	and.w	r3, r3, #7
 8006c9a:	2b05      	cmp	r3, #5
 8006c9c:	d826      	bhi.n	8006cec <UART_SetConfig+0x52c>
 8006c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca4 <UART_SetConfig+0x4e4>)
 8006ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca4:	08006cbd 	.word	0x08006cbd
 8006ca8:	08006cc5 	.word	0x08006cc5
 8006cac:	08006ccd 	.word	0x08006ccd
 8006cb0:	08006cd5 	.word	0x08006cd5
 8006cb4:	08006cdd 	.word	0x08006cdd
 8006cb8:	08006ce5 	.word	0x08006ce5
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cc2:	e050      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006cc4:	2304      	movs	r3, #4
 8006cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cca:	e04c      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006ccc:	2308      	movs	r3, #8
 8006cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cd2:	e048      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006cd4:	2310      	movs	r3, #16
 8006cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cda:	e044      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006cdc:	2320      	movs	r3, #32
 8006cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ce2:	e040      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006ce4:	2340      	movs	r3, #64	@ 0x40
 8006ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cea:	e03c      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006cec:	2380      	movs	r3, #128	@ 0x80
 8006cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cf2:	e038      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a5b      	ldr	r2, [pc, #364]	@ (8006e68 <UART_SetConfig+0x6a8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d130      	bne.n	8006d60 <UART_SetConfig+0x5a0>
 8006cfe:	4b57      	ldr	r3, [pc, #348]	@ (8006e5c <UART_SetConfig+0x69c>)
 8006d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d02:	f003 0307 	and.w	r3, r3, #7
 8006d06:	2b05      	cmp	r3, #5
 8006d08:	d826      	bhi.n	8006d58 <UART_SetConfig+0x598>
 8006d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d10 <UART_SetConfig+0x550>)
 8006d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d10:	08006d29 	.word	0x08006d29
 8006d14:	08006d31 	.word	0x08006d31
 8006d18:	08006d39 	.word	0x08006d39
 8006d1c:	08006d41 	.word	0x08006d41
 8006d20:	08006d49 	.word	0x08006d49
 8006d24:	08006d51 	.word	0x08006d51
 8006d28:	2302      	movs	r3, #2
 8006d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d2e:	e01a      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d30:	2304      	movs	r3, #4
 8006d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d36:	e016      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d38:	2308      	movs	r3, #8
 8006d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d3e:	e012      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d40:	2310      	movs	r3, #16
 8006d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d46:	e00e      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d48:	2320      	movs	r3, #32
 8006d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d4e:	e00a      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d50:	2340      	movs	r3, #64	@ 0x40
 8006d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d56:	e006      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d58:	2380      	movs	r3, #128	@ 0x80
 8006d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d5e:	e002      	b.n	8006d66 <UART_SetConfig+0x5a6>
 8006d60:	2380      	movs	r3, #128	@ 0x80
 8006d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a3f      	ldr	r2, [pc, #252]	@ (8006e68 <UART_SetConfig+0x6a8>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	f040 80f8 	bne.w	8006f62 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d72:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006d76:	2b20      	cmp	r3, #32
 8006d78:	dc46      	bgt.n	8006e08 <UART_SetConfig+0x648>
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	f2c0 8082 	blt.w	8006e84 <UART_SetConfig+0x6c4>
 8006d80:	3b02      	subs	r3, #2
 8006d82:	2b1e      	cmp	r3, #30
 8006d84:	d87e      	bhi.n	8006e84 <UART_SetConfig+0x6c4>
 8006d86:	a201      	add	r2, pc, #4	@ (adr r2, 8006d8c <UART_SetConfig+0x5cc>)
 8006d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d8c:	08006e0f 	.word	0x08006e0f
 8006d90:	08006e85 	.word	0x08006e85
 8006d94:	08006e17 	.word	0x08006e17
 8006d98:	08006e85 	.word	0x08006e85
 8006d9c:	08006e85 	.word	0x08006e85
 8006da0:	08006e85 	.word	0x08006e85
 8006da4:	08006e27 	.word	0x08006e27
 8006da8:	08006e85 	.word	0x08006e85
 8006dac:	08006e85 	.word	0x08006e85
 8006db0:	08006e85 	.word	0x08006e85
 8006db4:	08006e85 	.word	0x08006e85
 8006db8:	08006e85 	.word	0x08006e85
 8006dbc:	08006e85 	.word	0x08006e85
 8006dc0:	08006e85 	.word	0x08006e85
 8006dc4:	08006e37 	.word	0x08006e37
 8006dc8:	08006e85 	.word	0x08006e85
 8006dcc:	08006e85 	.word	0x08006e85
 8006dd0:	08006e85 	.word	0x08006e85
 8006dd4:	08006e85 	.word	0x08006e85
 8006dd8:	08006e85 	.word	0x08006e85
 8006ddc:	08006e85 	.word	0x08006e85
 8006de0:	08006e85 	.word	0x08006e85
 8006de4:	08006e85 	.word	0x08006e85
 8006de8:	08006e85 	.word	0x08006e85
 8006dec:	08006e85 	.word	0x08006e85
 8006df0:	08006e85 	.word	0x08006e85
 8006df4:	08006e85 	.word	0x08006e85
 8006df8:	08006e85 	.word	0x08006e85
 8006dfc:	08006e85 	.word	0x08006e85
 8006e00:	08006e85 	.word	0x08006e85
 8006e04:	08006e77 	.word	0x08006e77
 8006e08:	2b40      	cmp	r3, #64	@ 0x40
 8006e0a:	d037      	beq.n	8006e7c <UART_SetConfig+0x6bc>
 8006e0c:	e03a      	b.n	8006e84 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006e0e:	f7fd fffb 	bl	8004e08 <HAL_RCCEx_GetD3PCLK1Freq>
 8006e12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006e14:	e03c      	b.n	8006e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7fe f80a 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e24:	e034      	b.n	8006e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e26:	f107 0318 	add.w	r3, r7, #24
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7fe f956 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e34:	e02c      	b.n	8006e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e36:	4b09      	ldr	r3, [pc, #36]	@ (8006e5c <UART_SetConfig+0x69c>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d016      	beq.n	8006e70 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006e42:	4b06      	ldr	r3, [pc, #24]	@ (8006e5c <UART_SetConfig+0x69c>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	08db      	lsrs	r3, r3, #3
 8006e48:	f003 0303 	and.w	r3, r3, #3
 8006e4c:	4a07      	ldr	r2, [pc, #28]	@ (8006e6c <UART_SetConfig+0x6ac>)
 8006e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e54:	e01c      	b.n	8006e90 <UART_SetConfig+0x6d0>
 8006e56:	bf00      	nop
 8006e58:	40011400 	.word	0x40011400
 8006e5c:	58024400 	.word	0x58024400
 8006e60:	40007800 	.word	0x40007800
 8006e64:	40007c00 	.word	0x40007c00
 8006e68:	58000c00 	.word	0x58000c00
 8006e6c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006e70:	4b9d      	ldr	r3, [pc, #628]	@ (80070e8 <UART_SetConfig+0x928>)
 8006e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e74:	e00c      	b.n	8006e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006e76:	4b9d      	ldr	r3, [pc, #628]	@ (80070ec <UART_SetConfig+0x92c>)
 8006e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e7a:	e009      	b.n	8006e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e82:	e005      	b.n	8006e90 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006e8e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f000 81de 	beq.w	8007254 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	4a94      	ldr	r2, [pc, #592]	@ (80070f0 <UART_SetConfig+0x930>)
 8006e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ea6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eaa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	005b      	lsls	r3, r3, #1
 8006eb4:	4413      	add	r3, r2
 8006eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d305      	bcc.n	8006ec8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d903      	bls.n	8006ed0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006ece:	e1c1      	b.n	8007254 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	60bb      	str	r3, [r7, #8]
 8006ed6:	60fa      	str	r2, [r7, #12]
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006edc:	4a84      	ldr	r2, [pc, #528]	@ (80070f0 <UART_SetConfig+0x930>)
 8006ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	603b      	str	r3, [r7, #0]
 8006ee8:	607a      	str	r2, [r7, #4]
 8006eea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ef2:	f7f9 f9f1 	bl	80002d8 <__aeabi_uldivmod>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4610      	mov	r0, r2
 8006efc:	4619      	mov	r1, r3
 8006efe:	f04f 0200 	mov.w	r2, #0
 8006f02:	f04f 0300 	mov.w	r3, #0
 8006f06:	020b      	lsls	r3, r1, #8
 8006f08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f0c:	0202      	lsls	r2, r0, #8
 8006f0e:	6979      	ldr	r1, [r7, #20]
 8006f10:	6849      	ldr	r1, [r1, #4]
 8006f12:	0849      	lsrs	r1, r1, #1
 8006f14:	2000      	movs	r0, #0
 8006f16:	460c      	mov	r4, r1
 8006f18:	4605      	mov	r5, r0
 8006f1a:	eb12 0804 	adds.w	r8, r2, r4
 8006f1e:	eb43 0905 	adc.w	r9, r3, r5
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	469a      	mov	sl, r3
 8006f2a:	4693      	mov	fp, r2
 8006f2c:	4652      	mov	r2, sl
 8006f2e:	465b      	mov	r3, fp
 8006f30:	4640      	mov	r0, r8
 8006f32:	4649      	mov	r1, r9
 8006f34:	f7f9 f9d0 	bl	80002d8 <__aeabi_uldivmod>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f46:	d308      	bcc.n	8006f5a <UART_SetConfig+0x79a>
 8006f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f4e:	d204      	bcs.n	8006f5a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f56:	60da      	str	r2, [r3, #12]
 8006f58:	e17c      	b.n	8007254 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006f60:	e178      	b.n	8007254 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	69db      	ldr	r3, [r3, #28]
 8006f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f6a:	f040 80c5 	bne.w	80070f8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006f6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006f72:	2b20      	cmp	r3, #32
 8006f74:	dc48      	bgt.n	8007008 <UART_SetConfig+0x848>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	db7b      	blt.n	8007072 <UART_SetConfig+0x8b2>
 8006f7a:	2b20      	cmp	r3, #32
 8006f7c:	d879      	bhi.n	8007072 <UART_SetConfig+0x8b2>
 8006f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f84 <UART_SetConfig+0x7c4>)
 8006f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f84:	0800700f 	.word	0x0800700f
 8006f88:	08007017 	.word	0x08007017
 8006f8c:	08007073 	.word	0x08007073
 8006f90:	08007073 	.word	0x08007073
 8006f94:	0800701f 	.word	0x0800701f
 8006f98:	08007073 	.word	0x08007073
 8006f9c:	08007073 	.word	0x08007073
 8006fa0:	08007073 	.word	0x08007073
 8006fa4:	0800702f 	.word	0x0800702f
 8006fa8:	08007073 	.word	0x08007073
 8006fac:	08007073 	.word	0x08007073
 8006fb0:	08007073 	.word	0x08007073
 8006fb4:	08007073 	.word	0x08007073
 8006fb8:	08007073 	.word	0x08007073
 8006fbc:	08007073 	.word	0x08007073
 8006fc0:	08007073 	.word	0x08007073
 8006fc4:	0800703f 	.word	0x0800703f
 8006fc8:	08007073 	.word	0x08007073
 8006fcc:	08007073 	.word	0x08007073
 8006fd0:	08007073 	.word	0x08007073
 8006fd4:	08007073 	.word	0x08007073
 8006fd8:	08007073 	.word	0x08007073
 8006fdc:	08007073 	.word	0x08007073
 8006fe0:	08007073 	.word	0x08007073
 8006fe4:	08007073 	.word	0x08007073
 8006fe8:	08007073 	.word	0x08007073
 8006fec:	08007073 	.word	0x08007073
 8006ff0:	08007073 	.word	0x08007073
 8006ff4:	08007073 	.word	0x08007073
 8006ff8:	08007073 	.word	0x08007073
 8006ffc:	08007073 	.word	0x08007073
 8007000:	08007073 	.word	0x08007073
 8007004:	08007065 	.word	0x08007065
 8007008:	2b40      	cmp	r3, #64	@ 0x40
 800700a:	d02e      	beq.n	800706a <UART_SetConfig+0x8aa>
 800700c:	e031      	b.n	8007072 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800700e:	f7fb ff45 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 8007012:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007014:	e033      	b.n	800707e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007016:	f7fb ff57 	bl	8002ec8 <HAL_RCC_GetPCLK2Freq>
 800701a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800701c:	e02f      	b.n	800707e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800701e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007022:	4618      	mov	r0, r3
 8007024:	f7fd ff06 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800702a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800702c:	e027      	b.n	800707e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800702e:	f107 0318 	add.w	r3, r7, #24
 8007032:	4618      	mov	r0, r3
 8007034:	f7fe f852 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007038:	69fb      	ldr	r3, [r7, #28]
 800703a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800703c:	e01f      	b.n	800707e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800703e:	4b2d      	ldr	r3, [pc, #180]	@ (80070f4 <UART_SetConfig+0x934>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0320 	and.w	r3, r3, #32
 8007046:	2b00      	cmp	r3, #0
 8007048:	d009      	beq.n	800705e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800704a:	4b2a      	ldr	r3, [pc, #168]	@ (80070f4 <UART_SetConfig+0x934>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	08db      	lsrs	r3, r3, #3
 8007050:	f003 0303 	and.w	r3, r3, #3
 8007054:	4a24      	ldr	r2, [pc, #144]	@ (80070e8 <UART_SetConfig+0x928>)
 8007056:	fa22 f303 	lsr.w	r3, r2, r3
 800705a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800705c:	e00f      	b.n	800707e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800705e:	4b22      	ldr	r3, [pc, #136]	@ (80070e8 <UART_SetConfig+0x928>)
 8007060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007062:	e00c      	b.n	800707e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007064:	4b21      	ldr	r3, [pc, #132]	@ (80070ec <UART_SetConfig+0x92c>)
 8007066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007068:	e009      	b.n	800707e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800706a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800706e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007070:	e005      	b.n	800707e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007072:	2300      	movs	r3, #0
 8007074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800707c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800707e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 80e7 	beq.w	8007254 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800708a:	4a19      	ldr	r2, [pc, #100]	@ (80070f0 <UART_SetConfig+0x930>)
 800708c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007090:	461a      	mov	r2, r3
 8007092:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007094:	fbb3 f3f2 	udiv	r3, r3, r2
 8007098:	005a      	lsls	r2, r3, #1
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	085b      	lsrs	r3, r3, #1
 80070a0:	441a      	add	r2, r3
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80070aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ae:	2b0f      	cmp	r3, #15
 80070b0:	d916      	bls.n	80070e0 <UART_SetConfig+0x920>
 80070b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b8:	d212      	bcs.n	80070e0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070bc:	b29b      	uxth	r3, r3
 80070be:	f023 030f 	bic.w	r3, r3, #15
 80070c2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c6:	085b      	lsrs	r3, r3, #1
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80070d2:	4313      	orrs	r3, r2
 80070d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80070dc:	60da      	str	r2, [r3, #12]
 80070de:	e0b9      	b.n	8007254 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80070e6:	e0b5      	b.n	8007254 <UART_SetConfig+0xa94>
 80070e8:	03d09000 	.word	0x03d09000
 80070ec:	003d0900 	.word	0x003d0900
 80070f0:	08008274 	.word	0x08008274
 80070f4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80070f8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80070fc:	2b20      	cmp	r3, #32
 80070fe:	dc49      	bgt.n	8007194 <UART_SetConfig+0x9d4>
 8007100:	2b00      	cmp	r3, #0
 8007102:	db7c      	blt.n	80071fe <UART_SetConfig+0xa3e>
 8007104:	2b20      	cmp	r3, #32
 8007106:	d87a      	bhi.n	80071fe <UART_SetConfig+0xa3e>
 8007108:	a201      	add	r2, pc, #4	@ (adr r2, 8007110 <UART_SetConfig+0x950>)
 800710a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710e:	bf00      	nop
 8007110:	0800719b 	.word	0x0800719b
 8007114:	080071a3 	.word	0x080071a3
 8007118:	080071ff 	.word	0x080071ff
 800711c:	080071ff 	.word	0x080071ff
 8007120:	080071ab 	.word	0x080071ab
 8007124:	080071ff 	.word	0x080071ff
 8007128:	080071ff 	.word	0x080071ff
 800712c:	080071ff 	.word	0x080071ff
 8007130:	080071bb 	.word	0x080071bb
 8007134:	080071ff 	.word	0x080071ff
 8007138:	080071ff 	.word	0x080071ff
 800713c:	080071ff 	.word	0x080071ff
 8007140:	080071ff 	.word	0x080071ff
 8007144:	080071ff 	.word	0x080071ff
 8007148:	080071ff 	.word	0x080071ff
 800714c:	080071ff 	.word	0x080071ff
 8007150:	080071cb 	.word	0x080071cb
 8007154:	080071ff 	.word	0x080071ff
 8007158:	080071ff 	.word	0x080071ff
 800715c:	080071ff 	.word	0x080071ff
 8007160:	080071ff 	.word	0x080071ff
 8007164:	080071ff 	.word	0x080071ff
 8007168:	080071ff 	.word	0x080071ff
 800716c:	080071ff 	.word	0x080071ff
 8007170:	080071ff 	.word	0x080071ff
 8007174:	080071ff 	.word	0x080071ff
 8007178:	080071ff 	.word	0x080071ff
 800717c:	080071ff 	.word	0x080071ff
 8007180:	080071ff 	.word	0x080071ff
 8007184:	080071ff 	.word	0x080071ff
 8007188:	080071ff 	.word	0x080071ff
 800718c:	080071ff 	.word	0x080071ff
 8007190:	080071f1 	.word	0x080071f1
 8007194:	2b40      	cmp	r3, #64	@ 0x40
 8007196:	d02e      	beq.n	80071f6 <UART_SetConfig+0xa36>
 8007198:	e031      	b.n	80071fe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800719a:	f7fb fe7f 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 800719e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80071a0:	e033      	b.n	800720a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071a2:	f7fb fe91 	bl	8002ec8 <HAL_RCC_GetPCLK2Freq>
 80071a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80071a8:	e02f      	b.n	800720a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7fd fe40 	bl	8004e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80071b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071b8:	e027      	b.n	800720a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ba:	f107 0318 	add.w	r3, r7, #24
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fd ff8c 	bl	80050dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071c8:	e01f      	b.n	800720a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071ca:	4b2d      	ldr	r3, [pc, #180]	@ (8007280 <UART_SetConfig+0xac0>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0320 	and.w	r3, r3, #32
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d009      	beq.n	80071ea <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80071d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007280 <UART_SetConfig+0xac0>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	08db      	lsrs	r3, r3, #3
 80071dc:	f003 0303 	and.w	r3, r3, #3
 80071e0:	4a28      	ldr	r2, [pc, #160]	@ (8007284 <UART_SetConfig+0xac4>)
 80071e2:	fa22 f303 	lsr.w	r3, r2, r3
 80071e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80071e8:	e00f      	b.n	800720a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80071ea:	4b26      	ldr	r3, [pc, #152]	@ (8007284 <UART_SetConfig+0xac4>)
 80071ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071ee:	e00c      	b.n	800720a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80071f0:	4b25      	ldr	r3, [pc, #148]	@ (8007288 <UART_SetConfig+0xac8>)
 80071f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071f4:	e009      	b.n	800720a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071fc:	e005      	b.n	800720a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007208:	bf00      	nop
    }

    if (pclk != 0U)
 800720a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800720c:	2b00      	cmp	r3, #0
 800720e:	d021      	beq.n	8007254 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007214:	4a1d      	ldr	r2, [pc, #116]	@ (800728c <UART_SetConfig+0xacc>)
 8007216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800721a:	461a      	mov	r2, r3
 800721c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800721e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	085b      	lsrs	r3, r3, #1
 8007228:	441a      	add	r2, r3
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007232:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007236:	2b0f      	cmp	r3, #15
 8007238:	d909      	bls.n	800724e <UART_SetConfig+0xa8e>
 800723a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007240:	d205      	bcs.n	800724e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007244:	b29a      	uxth	r2, r3
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	60da      	str	r2, [r3, #12]
 800724c:	e002      	b.n	8007254 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	2201      	movs	r2, #1
 8007258:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	2201      	movs	r2, #1
 8007260:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	2200      	movs	r2, #0
 8007268:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	2200      	movs	r2, #0
 800726e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007270:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007274:	4618      	mov	r0, r3
 8007276:	3748      	adds	r7, #72	@ 0x48
 8007278:	46bd      	mov	sp, r7
 800727a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800727e:	bf00      	nop
 8007280:	58024400 	.word	0x58024400
 8007284:	03d09000 	.word	0x03d09000
 8007288:	003d0900 	.word	0x003d0900
 800728c:	08008274 	.word	0x08008274

08007290 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729c:	f003 0308 	and.w	r3, r3, #8
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00a      	beq.n	80072ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	430a      	orrs	r2, r1
 80072b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	430a      	orrs	r2, r1
 80072da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e0:	f003 0302 	and.w	r3, r3, #2
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00a      	beq.n	80072fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007302:	f003 0304 	and.w	r3, r3, #4
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	430a      	orrs	r2, r1
 800731e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	430a      	orrs	r2, r1
 8007340:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007346:	f003 0320 	and.w	r3, r3, #32
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00a      	beq.n	8007364 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	430a      	orrs	r2, r1
 8007362:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800736c:	2b00      	cmp	r3, #0
 800736e:	d01a      	beq.n	80073a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	430a      	orrs	r2, r1
 8007384:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800738a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800738e:	d10a      	bne.n	80073a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00a      	beq.n	80073c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	430a      	orrs	r2, r1
 80073c6:	605a      	str	r2, [r3, #4]
  }
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b098      	sub	sp, #96	@ 0x60
 80073d8:	af02      	add	r7, sp, #8
 80073da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073e4:	f7fa f88c 	bl	8001500 <HAL_GetTick>
 80073e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 0308 	and.w	r3, r3, #8
 80073f4:	2b08      	cmp	r3, #8
 80073f6:	d12f      	bne.n	8007458 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073fc:	9300      	str	r3, [sp, #0]
 80073fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007400:	2200      	movs	r2, #0
 8007402:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f88e 	bl	8007528 <UART_WaitOnFlagUntilTimeout>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d022      	beq.n	8007458 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741a:	e853 3f00 	ldrex	r3, [r3]
 800741e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007422:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007426:	653b      	str	r3, [r7, #80]	@ 0x50
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	461a      	mov	r2, r3
 800742e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007430:	647b      	str	r3, [r7, #68]	@ 0x44
 8007432:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007438:	e841 2300 	strex	r3, r2, [r1]
 800743c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800743e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1e6      	bne.n	8007412 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2220      	movs	r2, #32
 8007448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e063      	b.n	8007520 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0304 	and.w	r3, r3, #4
 8007462:	2b04      	cmp	r3, #4
 8007464:	d149      	bne.n	80074fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007466:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800746a:	9300      	str	r3, [sp, #0]
 800746c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800746e:	2200      	movs	r2, #0
 8007470:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f857 	bl	8007528 <UART_WaitOnFlagUntilTimeout>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d03c      	beq.n	80074fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	623b      	str	r3, [r7, #32]
   return(result);
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007494:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	461a      	mov	r2, r3
 800749c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800749e:	633b      	str	r3, [r7, #48]	@ 0x30
 80074a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a6:	e841 2300 	strex	r3, r2, [r1]
 80074aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1e6      	bne.n	8007480 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3308      	adds	r3, #8
 80074b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f023 0301 	bic.w	r3, r3, #1
 80074c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	3308      	adds	r3, #8
 80074d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074d2:	61fa      	str	r2, [r7, #28]
 80074d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d6:	69b9      	ldr	r1, [r7, #24]
 80074d8:	69fa      	ldr	r2, [r7, #28]
 80074da:	e841 2300 	strex	r3, r2, [r1]
 80074de:	617b      	str	r3, [r7, #20]
   return(result);
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1e5      	bne.n	80074b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2220      	movs	r2, #32
 80074ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e012      	b.n	8007520 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2220      	movs	r2, #32
 80074fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2220      	movs	r2, #32
 8007506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3758      	adds	r7, #88	@ 0x58
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	603b      	str	r3, [r7, #0]
 8007534:	4613      	mov	r3, r2
 8007536:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007538:	e04f      	b.n	80075da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007540:	d04b      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007542:	f7f9 ffdd 	bl	8001500 <HAL_GetTick>
 8007546:	4602      	mov	r2, r0
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	69ba      	ldr	r2, [r7, #24]
 800754e:	429a      	cmp	r2, r3
 8007550:	d302      	bcc.n	8007558 <UART_WaitOnFlagUntilTimeout+0x30>
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d101      	bne.n	800755c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e04e      	b.n	80075fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0304 	and.w	r3, r3, #4
 8007566:	2b00      	cmp	r3, #0
 8007568:	d037      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0xb2>
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	2b80      	cmp	r3, #128	@ 0x80
 800756e:	d034      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0xb2>
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	2b40      	cmp	r3, #64	@ 0x40
 8007574:	d031      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	69db      	ldr	r3, [r3, #28]
 800757c:	f003 0308 	and.w	r3, r3, #8
 8007580:	2b08      	cmp	r3, #8
 8007582:	d110      	bne.n	80075a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2208      	movs	r2, #8
 800758a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 f839 	bl	8007604 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2208      	movs	r2, #8
 8007596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e029      	b.n	80075fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075b4:	d111      	bne.n	80075da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f000 f81f 	bl	8007604 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e00f      	b.n	80075fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	69da      	ldr	r2, [r3, #28]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	4013      	ands	r3, r2
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	bf0c      	ite	eq
 80075ea:	2301      	moveq	r3, #1
 80075ec:	2300      	movne	r3, #0
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	461a      	mov	r2, r3
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d0a0      	beq.n	800753a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007604:	b480      	push	{r7}
 8007606:	b095      	sub	sp, #84	@ 0x54
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007614:	e853 3f00 	ldrex	r3, [r3]
 8007618:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800761a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007620:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	461a      	mov	r2, r3
 8007628:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800762a:	643b      	str	r3, [r7, #64]	@ 0x40
 800762c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007630:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007632:	e841 2300 	strex	r3, r2, [r1]
 8007636:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763a:	2b00      	cmp	r3, #0
 800763c:	d1e6      	bne.n	800760c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	3308      	adds	r3, #8
 8007644:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	e853 3f00 	ldrex	r3, [r3]
 800764c:	61fb      	str	r3, [r7, #28]
   return(result);
 800764e:	69fa      	ldr	r2, [r7, #28]
 8007650:	4b1e      	ldr	r3, [pc, #120]	@ (80076cc <UART_EndRxTransfer+0xc8>)
 8007652:	4013      	ands	r3, r2
 8007654:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3308      	adds	r3, #8
 800765c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800765e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007660:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007662:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007664:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007666:	e841 2300 	strex	r3, r2, [r1]
 800766a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800766c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1e5      	bne.n	800763e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007676:	2b01      	cmp	r3, #1
 8007678:	d118      	bne.n	80076ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	e853 3f00 	ldrex	r3, [r3]
 8007686:	60bb      	str	r3, [r7, #8]
   return(result);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f023 0310 	bic.w	r3, r3, #16
 800768e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	461a      	mov	r2, r3
 8007696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007698:	61bb      	str	r3, [r7, #24]
 800769a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769c:	6979      	ldr	r1, [r7, #20]
 800769e:	69ba      	ldr	r2, [r7, #24]
 80076a0:	e841 2300 	strex	r3, r2, [r1]
 80076a4:	613b      	str	r3, [r7, #16]
   return(result);
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d1e6      	bne.n	800767a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2220      	movs	r2, #32
 80076b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80076c0:	bf00      	nop
 80076c2:	3754      	adds	r7, #84	@ 0x54
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	effffffe 	.word	0xeffffffe

080076d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d101      	bne.n	80076e6 <HAL_UARTEx_DisableFifoMode+0x16>
 80076e2:	2302      	movs	r3, #2
 80076e4:	e027      	b.n	8007736 <HAL_UARTEx_DisableFifoMode+0x66>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2224      	movs	r2, #36	@ 0x24
 80076f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f022 0201 	bic.w	r2, r2, #1
 800770c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007714:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2220      	movs	r2, #32
 8007728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3714      	adds	r7, #20
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b084      	sub	sp, #16
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007752:	2b01      	cmp	r3, #1
 8007754:	d101      	bne.n	800775a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007756:	2302      	movs	r3, #2
 8007758:	e02d      	b.n	80077b6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2201      	movs	r2, #1
 800775e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2224      	movs	r2, #36	@ 0x24
 8007766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f022 0201 	bic.w	r2, r2, #1
 8007780:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	683a      	ldr	r2, [r7, #0]
 8007792:	430a      	orrs	r2, r1
 8007794:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f000 f850 	bl	800783c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2220      	movs	r2, #32
 80077a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b084      	sub	sp, #16
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
 80077c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d101      	bne.n	80077d6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80077d2:	2302      	movs	r3, #2
 80077d4:	e02d      	b.n	8007832 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2201      	movs	r2, #1
 80077da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2224      	movs	r2, #36	@ 0x24
 80077e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f022 0201 	bic.w	r2, r2, #1
 80077fc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	683a      	ldr	r2, [r7, #0]
 800780e:	430a      	orrs	r2, r1
 8007810:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f812 	bl	800783c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2220      	movs	r2, #32
 8007824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
	...

0800783c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007848:	2b00      	cmp	r3, #0
 800784a:	d108      	bne.n	800785e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800785c:	e031      	b.n	80078c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800785e:	2310      	movs	r3, #16
 8007860:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007862:	2310      	movs	r3, #16
 8007864:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	0e5b      	lsrs	r3, r3, #25
 800786e:	b2db      	uxtb	r3, r3
 8007870:	f003 0307 	and.w	r3, r3, #7
 8007874:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	0f5b      	lsrs	r3, r3, #29
 800787e:	b2db      	uxtb	r3, r3
 8007880:	f003 0307 	and.w	r3, r3, #7
 8007884:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007886:	7bbb      	ldrb	r3, [r7, #14]
 8007888:	7b3a      	ldrb	r2, [r7, #12]
 800788a:	4911      	ldr	r1, [pc, #68]	@ (80078d0 <UARTEx_SetNbDataToProcess+0x94>)
 800788c:	5c8a      	ldrb	r2, [r1, r2]
 800788e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007892:	7b3a      	ldrb	r2, [r7, #12]
 8007894:	490f      	ldr	r1, [pc, #60]	@ (80078d4 <UARTEx_SetNbDataToProcess+0x98>)
 8007896:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007898:	fb93 f3f2 	sdiv	r3, r3, r2
 800789c:	b29a      	uxth	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078a4:	7bfb      	ldrb	r3, [r7, #15]
 80078a6:	7b7a      	ldrb	r2, [r7, #13]
 80078a8:	4909      	ldr	r1, [pc, #36]	@ (80078d0 <UARTEx_SetNbDataToProcess+0x94>)
 80078aa:	5c8a      	ldrb	r2, [r1, r2]
 80078ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80078b0:	7b7a      	ldrb	r2, [r7, #13]
 80078b2:	4908      	ldr	r1, [pc, #32]	@ (80078d4 <UARTEx_SetNbDataToProcess+0x98>)
 80078b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80078ba:	b29a      	uxth	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80078c2:	bf00      	nop
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop
 80078d0:	0800828c 	.word	0x0800828c
 80078d4:	08008294 	.word	0x08008294

080078d8 <std>:
 80078d8:	2300      	movs	r3, #0
 80078da:	b510      	push	{r4, lr}
 80078dc:	4604      	mov	r4, r0
 80078de:	e9c0 3300 	strd	r3, r3, [r0]
 80078e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078e6:	6083      	str	r3, [r0, #8]
 80078e8:	8181      	strh	r1, [r0, #12]
 80078ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80078ec:	81c2      	strh	r2, [r0, #14]
 80078ee:	6183      	str	r3, [r0, #24]
 80078f0:	4619      	mov	r1, r3
 80078f2:	2208      	movs	r2, #8
 80078f4:	305c      	adds	r0, #92	@ 0x5c
 80078f6:	f000 f90f 	bl	8007b18 <memset>
 80078fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007930 <std+0x58>)
 80078fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80078fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007934 <std+0x5c>)
 8007900:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007902:	4b0d      	ldr	r3, [pc, #52]	@ (8007938 <std+0x60>)
 8007904:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007906:	4b0d      	ldr	r3, [pc, #52]	@ (800793c <std+0x64>)
 8007908:	6323      	str	r3, [r4, #48]	@ 0x30
 800790a:	4b0d      	ldr	r3, [pc, #52]	@ (8007940 <std+0x68>)
 800790c:	6224      	str	r4, [r4, #32]
 800790e:	429c      	cmp	r4, r3
 8007910:	d006      	beq.n	8007920 <std+0x48>
 8007912:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007916:	4294      	cmp	r4, r2
 8007918:	d002      	beq.n	8007920 <std+0x48>
 800791a:	33d0      	adds	r3, #208	@ 0xd0
 800791c:	429c      	cmp	r4, r3
 800791e:	d105      	bne.n	800792c <std+0x54>
 8007920:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007928:	f000 b928 	b.w	8007b7c <__retarget_lock_init_recursive>
 800792c:	bd10      	pop	{r4, pc}
 800792e:	bf00      	nop
 8007930:	08007e39 	.word	0x08007e39
 8007934:	08007e5b 	.word	0x08007e5b
 8007938:	08007e93 	.word	0x08007e93
 800793c:	08007eb7 	.word	0x08007eb7
 8007940:	240002e8 	.word	0x240002e8

08007944 <stdio_exit_handler>:
 8007944:	4a02      	ldr	r2, [pc, #8]	@ (8007950 <stdio_exit_handler+0xc>)
 8007946:	4903      	ldr	r1, [pc, #12]	@ (8007954 <stdio_exit_handler+0x10>)
 8007948:	4803      	ldr	r0, [pc, #12]	@ (8007958 <stdio_exit_handler+0x14>)
 800794a:	f000 b869 	b.w	8007a20 <_fwalk_sglue>
 800794e:	bf00      	nop
 8007950:	24000010 	.word	0x24000010
 8007954:	08007dd1 	.word	0x08007dd1
 8007958:	24000020 	.word	0x24000020

0800795c <cleanup_stdio>:
 800795c:	6841      	ldr	r1, [r0, #4]
 800795e:	4b0c      	ldr	r3, [pc, #48]	@ (8007990 <cleanup_stdio+0x34>)
 8007960:	4299      	cmp	r1, r3
 8007962:	b510      	push	{r4, lr}
 8007964:	4604      	mov	r4, r0
 8007966:	d001      	beq.n	800796c <cleanup_stdio+0x10>
 8007968:	f000 fa32 	bl	8007dd0 <_fflush_r>
 800796c:	68a1      	ldr	r1, [r4, #8]
 800796e:	4b09      	ldr	r3, [pc, #36]	@ (8007994 <cleanup_stdio+0x38>)
 8007970:	4299      	cmp	r1, r3
 8007972:	d002      	beq.n	800797a <cleanup_stdio+0x1e>
 8007974:	4620      	mov	r0, r4
 8007976:	f000 fa2b 	bl	8007dd0 <_fflush_r>
 800797a:	68e1      	ldr	r1, [r4, #12]
 800797c:	4b06      	ldr	r3, [pc, #24]	@ (8007998 <cleanup_stdio+0x3c>)
 800797e:	4299      	cmp	r1, r3
 8007980:	d004      	beq.n	800798c <cleanup_stdio+0x30>
 8007982:	4620      	mov	r0, r4
 8007984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007988:	f000 ba22 	b.w	8007dd0 <_fflush_r>
 800798c:	bd10      	pop	{r4, pc}
 800798e:	bf00      	nop
 8007990:	240002e8 	.word	0x240002e8
 8007994:	24000350 	.word	0x24000350
 8007998:	240003b8 	.word	0x240003b8

0800799c <global_stdio_init.part.0>:
 800799c:	b510      	push	{r4, lr}
 800799e:	4b0b      	ldr	r3, [pc, #44]	@ (80079cc <global_stdio_init.part.0+0x30>)
 80079a0:	4c0b      	ldr	r4, [pc, #44]	@ (80079d0 <global_stdio_init.part.0+0x34>)
 80079a2:	4a0c      	ldr	r2, [pc, #48]	@ (80079d4 <global_stdio_init.part.0+0x38>)
 80079a4:	601a      	str	r2, [r3, #0]
 80079a6:	4620      	mov	r0, r4
 80079a8:	2200      	movs	r2, #0
 80079aa:	2104      	movs	r1, #4
 80079ac:	f7ff ff94 	bl	80078d8 <std>
 80079b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80079b4:	2201      	movs	r2, #1
 80079b6:	2109      	movs	r1, #9
 80079b8:	f7ff ff8e 	bl	80078d8 <std>
 80079bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80079c0:	2202      	movs	r2, #2
 80079c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c6:	2112      	movs	r1, #18
 80079c8:	f7ff bf86 	b.w	80078d8 <std>
 80079cc:	24000420 	.word	0x24000420
 80079d0:	240002e8 	.word	0x240002e8
 80079d4:	08007945 	.word	0x08007945

080079d8 <__sfp_lock_acquire>:
 80079d8:	4801      	ldr	r0, [pc, #4]	@ (80079e0 <__sfp_lock_acquire+0x8>)
 80079da:	f000 b8d0 	b.w	8007b7e <__retarget_lock_acquire_recursive>
 80079de:	bf00      	nop
 80079e0:	24000425 	.word	0x24000425

080079e4 <__sfp_lock_release>:
 80079e4:	4801      	ldr	r0, [pc, #4]	@ (80079ec <__sfp_lock_release+0x8>)
 80079e6:	f000 b8cb 	b.w	8007b80 <__retarget_lock_release_recursive>
 80079ea:	bf00      	nop
 80079ec:	24000425 	.word	0x24000425

080079f0 <__sinit>:
 80079f0:	b510      	push	{r4, lr}
 80079f2:	4604      	mov	r4, r0
 80079f4:	f7ff fff0 	bl	80079d8 <__sfp_lock_acquire>
 80079f8:	6a23      	ldr	r3, [r4, #32]
 80079fa:	b11b      	cbz	r3, 8007a04 <__sinit+0x14>
 80079fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a00:	f7ff bff0 	b.w	80079e4 <__sfp_lock_release>
 8007a04:	4b04      	ldr	r3, [pc, #16]	@ (8007a18 <__sinit+0x28>)
 8007a06:	6223      	str	r3, [r4, #32]
 8007a08:	4b04      	ldr	r3, [pc, #16]	@ (8007a1c <__sinit+0x2c>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1f5      	bne.n	80079fc <__sinit+0xc>
 8007a10:	f7ff ffc4 	bl	800799c <global_stdio_init.part.0>
 8007a14:	e7f2      	b.n	80079fc <__sinit+0xc>
 8007a16:	bf00      	nop
 8007a18:	0800795d 	.word	0x0800795d
 8007a1c:	24000420 	.word	0x24000420

08007a20 <_fwalk_sglue>:
 8007a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a24:	4607      	mov	r7, r0
 8007a26:	4688      	mov	r8, r1
 8007a28:	4614      	mov	r4, r2
 8007a2a:	2600      	movs	r6, #0
 8007a2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a30:	f1b9 0901 	subs.w	r9, r9, #1
 8007a34:	d505      	bpl.n	8007a42 <_fwalk_sglue+0x22>
 8007a36:	6824      	ldr	r4, [r4, #0]
 8007a38:	2c00      	cmp	r4, #0
 8007a3a:	d1f7      	bne.n	8007a2c <_fwalk_sglue+0xc>
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a42:	89ab      	ldrh	r3, [r5, #12]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d907      	bls.n	8007a58 <_fwalk_sglue+0x38>
 8007a48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	d003      	beq.n	8007a58 <_fwalk_sglue+0x38>
 8007a50:	4629      	mov	r1, r5
 8007a52:	4638      	mov	r0, r7
 8007a54:	47c0      	blx	r8
 8007a56:	4306      	orrs	r6, r0
 8007a58:	3568      	adds	r5, #104	@ 0x68
 8007a5a:	e7e9      	b.n	8007a30 <_fwalk_sglue+0x10>

08007a5c <_puts_r>:
 8007a5c:	6a03      	ldr	r3, [r0, #32]
 8007a5e:	b570      	push	{r4, r5, r6, lr}
 8007a60:	6884      	ldr	r4, [r0, #8]
 8007a62:	4605      	mov	r5, r0
 8007a64:	460e      	mov	r6, r1
 8007a66:	b90b      	cbnz	r3, 8007a6c <_puts_r+0x10>
 8007a68:	f7ff ffc2 	bl	80079f0 <__sinit>
 8007a6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a6e:	07db      	lsls	r3, r3, #31
 8007a70:	d405      	bmi.n	8007a7e <_puts_r+0x22>
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	0598      	lsls	r0, r3, #22
 8007a76:	d402      	bmi.n	8007a7e <_puts_r+0x22>
 8007a78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a7a:	f000 f880 	bl	8007b7e <__retarget_lock_acquire_recursive>
 8007a7e:	89a3      	ldrh	r3, [r4, #12]
 8007a80:	0719      	lsls	r1, r3, #28
 8007a82:	d502      	bpl.n	8007a8a <_puts_r+0x2e>
 8007a84:	6923      	ldr	r3, [r4, #16]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d135      	bne.n	8007af6 <_puts_r+0x9a>
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	f000 fa55 	bl	8007f3c <__swsetup_r>
 8007a92:	b380      	cbz	r0, 8007af6 <_puts_r+0x9a>
 8007a94:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007a98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a9a:	07da      	lsls	r2, r3, #31
 8007a9c:	d405      	bmi.n	8007aaa <_puts_r+0x4e>
 8007a9e:	89a3      	ldrh	r3, [r4, #12]
 8007aa0:	059b      	lsls	r3, r3, #22
 8007aa2:	d402      	bmi.n	8007aaa <_puts_r+0x4e>
 8007aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007aa6:	f000 f86b 	bl	8007b80 <__retarget_lock_release_recursive>
 8007aaa:	4628      	mov	r0, r5
 8007aac:	bd70      	pop	{r4, r5, r6, pc}
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	da04      	bge.n	8007abc <_puts_r+0x60>
 8007ab2:	69a2      	ldr	r2, [r4, #24]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	dc17      	bgt.n	8007ae8 <_puts_r+0x8c>
 8007ab8:	290a      	cmp	r1, #10
 8007aba:	d015      	beq.n	8007ae8 <_puts_r+0x8c>
 8007abc:	6823      	ldr	r3, [r4, #0]
 8007abe:	1c5a      	adds	r2, r3, #1
 8007ac0:	6022      	str	r2, [r4, #0]
 8007ac2:	7019      	strb	r1, [r3, #0]
 8007ac4:	68a3      	ldr	r3, [r4, #8]
 8007ac6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007aca:	3b01      	subs	r3, #1
 8007acc:	60a3      	str	r3, [r4, #8]
 8007ace:	2900      	cmp	r1, #0
 8007ad0:	d1ed      	bne.n	8007aae <_puts_r+0x52>
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	da11      	bge.n	8007afa <_puts_r+0x9e>
 8007ad6:	4622      	mov	r2, r4
 8007ad8:	210a      	movs	r1, #10
 8007ada:	4628      	mov	r0, r5
 8007adc:	f000 f9ef 	bl	8007ebe <__swbuf_r>
 8007ae0:	3001      	adds	r0, #1
 8007ae2:	d0d7      	beq.n	8007a94 <_puts_r+0x38>
 8007ae4:	250a      	movs	r5, #10
 8007ae6:	e7d7      	b.n	8007a98 <_puts_r+0x3c>
 8007ae8:	4622      	mov	r2, r4
 8007aea:	4628      	mov	r0, r5
 8007aec:	f000 f9e7 	bl	8007ebe <__swbuf_r>
 8007af0:	3001      	adds	r0, #1
 8007af2:	d1e7      	bne.n	8007ac4 <_puts_r+0x68>
 8007af4:	e7ce      	b.n	8007a94 <_puts_r+0x38>
 8007af6:	3e01      	subs	r6, #1
 8007af8:	e7e4      	b.n	8007ac4 <_puts_r+0x68>
 8007afa:	6823      	ldr	r3, [r4, #0]
 8007afc:	1c5a      	adds	r2, r3, #1
 8007afe:	6022      	str	r2, [r4, #0]
 8007b00:	220a      	movs	r2, #10
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	e7ee      	b.n	8007ae4 <_puts_r+0x88>
	...

08007b08 <puts>:
 8007b08:	4b02      	ldr	r3, [pc, #8]	@ (8007b14 <puts+0xc>)
 8007b0a:	4601      	mov	r1, r0
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	f7ff bfa5 	b.w	8007a5c <_puts_r>
 8007b12:	bf00      	nop
 8007b14:	2400001c 	.word	0x2400001c

08007b18 <memset>:
 8007b18:	4402      	add	r2, r0
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d100      	bne.n	8007b22 <memset+0xa>
 8007b20:	4770      	bx	lr
 8007b22:	f803 1b01 	strb.w	r1, [r3], #1
 8007b26:	e7f9      	b.n	8007b1c <memset+0x4>

08007b28 <__errno>:
 8007b28:	4b01      	ldr	r3, [pc, #4]	@ (8007b30 <__errno+0x8>)
 8007b2a:	6818      	ldr	r0, [r3, #0]
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	2400001c 	.word	0x2400001c

08007b34 <__libc_init_array>:
 8007b34:	b570      	push	{r4, r5, r6, lr}
 8007b36:	4d0d      	ldr	r5, [pc, #52]	@ (8007b6c <__libc_init_array+0x38>)
 8007b38:	4c0d      	ldr	r4, [pc, #52]	@ (8007b70 <__libc_init_array+0x3c>)
 8007b3a:	1b64      	subs	r4, r4, r5
 8007b3c:	10a4      	asrs	r4, r4, #2
 8007b3e:	2600      	movs	r6, #0
 8007b40:	42a6      	cmp	r6, r4
 8007b42:	d109      	bne.n	8007b58 <__libc_init_array+0x24>
 8007b44:	4d0b      	ldr	r5, [pc, #44]	@ (8007b74 <__libc_init_array+0x40>)
 8007b46:	4c0c      	ldr	r4, [pc, #48]	@ (8007b78 <__libc_init_array+0x44>)
 8007b48:	f000 fb72 	bl	8008230 <_init>
 8007b4c:	1b64      	subs	r4, r4, r5
 8007b4e:	10a4      	asrs	r4, r4, #2
 8007b50:	2600      	movs	r6, #0
 8007b52:	42a6      	cmp	r6, r4
 8007b54:	d105      	bne.n	8007b62 <__libc_init_array+0x2e>
 8007b56:	bd70      	pop	{r4, r5, r6, pc}
 8007b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b5c:	4798      	blx	r3
 8007b5e:	3601      	adds	r6, #1
 8007b60:	e7ee      	b.n	8007b40 <__libc_init_array+0xc>
 8007b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b66:	4798      	blx	r3
 8007b68:	3601      	adds	r6, #1
 8007b6a:	e7f2      	b.n	8007b52 <__libc_init_array+0x1e>
 8007b6c:	080082a4 	.word	0x080082a4
 8007b70:	080082a4 	.word	0x080082a4
 8007b74:	080082a4 	.word	0x080082a4
 8007b78:	080082a8 	.word	0x080082a8

08007b7c <__retarget_lock_init_recursive>:
 8007b7c:	4770      	bx	lr

08007b7e <__retarget_lock_acquire_recursive>:
 8007b7e:	4770      	bx	lr

08007b80 <__retarget_lock_release_recursive>:
 8007b80:	4770      	bx	lr
	...

08007b84 <sbrk_aligned>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	4e0f      	ldr	r6, [pc, #60]	@ (8007bc4 <sbrk_aligned+0x40>)
 8007b88:	460c      	mov	r4, r1
 8007b8a:	6831      	ldr	r1, [r6, #0]
 8007b8c:	4605      	mov	r5, r0
 8007b8e:	b911      	cbnz	r1, 8007b96 <sbrk_aligned+0x12>
 8007b90:	f000 fac0 	bl	8008114 <_sbrk_r>
 8007b94:	6030      	str	r0, [r6, #0]
 8007b96:	4621      	mov	r1, r4
 8007b98:	4628      	mov	r0, r5
 8007b9a:	f000 fabb 	bl	8008114 <_sbrk_r>
 8007b9e:	1c43      	adds	r3, r0, #1
 8007ba0:	d103      	bne.n	8007baa <sbrk_aligned+0x26>
 8007ba2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	bd70      	pop	{r4, r5, r6, pc}
 8007baa:	1cc4      	adds	r4, r0, #3
 8007bac:	f024 0403 	bic.w	r4, r4, #3
 8007bb0:	42a0      	cmp	r0, r4
 8007bb2:	d0f8      	beq.n	8007ba6 <sbrk_aligned+0x22>
 8007bb4:	1a21      	subs	r1, r4, r0
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	f000 faac 	bl	8008114 <_sbrk_r>
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	d1f2      	bne.n	8007ba6 <sbrk_aligned+0x22>
 8007bc0:	e7ef      	b.n	8007ba2 <sbrk_aligned+0x1e>
 8007bc2:	bf00      	nop
 8007bc4:	24000428 	.word	0x24000428

08007bc8 <_malloc_r>:
 8007bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bcc:	1ccd      	adds	r5, r1, #3
 8007bce:	f025 0503 	bic.w	r5, r5, #3
 8007bd2:	3508      	adds	r5, #8
 8007bd4:	2d0c      	cmp	r5, #12
 8007bd6:	bf38      	it	cc
 8007bd8:	250c      	movcc	r5, #12
 8007bda:	2d00      	cmp	r5, #0
 8007bdc:	4606      	mov	r6, r0
 8007bde:	db01      	blt.n	8007be4 <_malloc_r+0x1c>
 8007be0:	42a9      	cmp	r1, r5
 8007be2:	d904      	bls.n	8007bee <_malloc_r+0x26>
 8007be4:	230c      	movs	r3, #12
 8007be6:	6033      	str	r3, [r6, #0]
 8007be8:	2000      	movs	r0, #0
 8007bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007cc4 <_malloc_r+0xfc>
 8007bf2:	f000 f915 	bl	8007e20 <__malloc_lock>
 8007bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8007bfa:	461c      	mov	r4, r3
 8007bfc:	bb44      	cbnz	r4, 8007c50 <_malloc_r+0x88>
 8007bfe:	4629      	mov	r1, r5
 8007c00:	4630      	mov	r0, r6
 8007c02:	f7ff ffbf 	bl	8007b84 <sbrk_aligned>
 8007c06:	1c43      	adds	r3, r0, #1
 8007c08:	4604      	mov	r4, r0
 8007c0a:	d158      	bne.n	8007cbe <_malloc_r+0xf6>
 8007c0c:	f8d8 4000 	ldr.w	r4, [r8]
 8007c10:	4627      	mov	r7, r4
 8007c12:	2f00      	cmp	r7, #0
 8007c14:	d143      	bne.n	8007c9e <_malloc_r+0xd6>
 8007c16:	2c00      	cmp	r4, #0
 8007c18:	d04b      	beq.n	8007cb2 <_malloc_r+0xea>
 8007c1a:	6823      	ldr	r3, [r4, #0]
 8007c1c:	4639      	mov	r1, r7
 8007c1e:	4630      	mov	r0, r6
 8007c20:	eb04 0903 	add.w	r9, r4, r3
 8007c24:	f000 fa76 	bl	8008114 <_sbrk_r>
 8007c28:	4581      	cmp	r9, r0
 8007c2a:	d142      	bne.n	8007cb2 <_malloc_r+0xea>
 8007c2c:	6821      	ldr	r1, [r4, #0]
 8007c2e:	1a6d      	subs	r5, r5, r1
 8007c30:	4629      	mov	r1, r5
 8007c32:	4630      	mov	r0, r6
 8007c34:	f7ff ffa6 	bl	8007b84 <sbrk_aligned>
 8007c38:	3001      	adds	r0, #1
 8007c3a:	d03a      	beq.n	8007cb2 <_malloc_r+0xea>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	442b      	add	r3, r5
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	f8d8 3000 	ldr.w	r3, [r8]
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	bb62      	cbnz	r2, 8007ca4 <_malloc_r+0xdc>
 8007c4a:	f8c8 7000 	str.w	r7, [r8]
 8007c4e:	e00f      	b.n	8007c70 <_malloc_r+0xa8>
 8007c50:	6822      	ldr	r2, [r4, #0]
 8007c52:	1b52      	subs	r2, r2, r5
 8007c54:	d420      	bmi.n	8007c98 <_malloc_r+0xd0>
 8007c56:	2a0b      	cmp	r2, #11
 8007c58:	d917      	bls.n	8007c8a <_malloc_r+0xc2>
 8007c5a:	1961      	adds	r1, r4, r5
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	6025      	str	r5, [r4, #0]
 8007c60:	bf18      	it	ne
 8007c62:	6059      	strne	r1, [r3, #4]
 8007c64:	6863      	ldr	r3, [r4, #4]
 8007c66:	bf08      	it	eq
 8007c68:	f8c8 1000 	streq.w	r1, [r8]
 8007c6c:	5162      	str	r2, [r4, r5]
 8007c6e:	604b      	str	r3, [r1, #4]
 8007c70:	4630      	mov	r0, r6
 8007c72:	f000 f8db 	bl	8007e2c <__malloc_unlock>
 8007c76:	f104 000b 	add.w	r0, r4, #11
 8007c7a:	1d23      	adds	r3, r4, #4
 8007c7c:	f020 0007 	bic.w	r0, r0, #7
 8007c80:	1ac2      	subs	r2, r0, r3
 8007c82:	bf1c      	itt	ne
 8007c84:	1a1b      	subne	r3, r3, r0
 8007c86:	50a3      	strne	r3, [r4, r2]
 8007c88:	e7af      	b.n	8007bea <_malloc_r+0x22>
 8007c8a:	6862      	ldr	r2, [r4, #4]
 8007c8c:	42a3      	cmp	r3, r4
 8007c8e:	bf0c      	ite	eq
 8007c90:	f8c8 2000 	streq.w	r2, [r8]
 8007c94:	605a      	strne	r2, [r3, #4]
 8007c96:	e7eb      	b.n	8007c70 <_malloc_r+0xa8>
 8007c98:	4623      	mov	r3, r4
 8007c9a:	6864      	ldr	r4, [r4, #4]
 8007c9c:	e7ae      	b.n	8007bfc <_malloc_r+0x34>
 8007c9e:	463c      	mov	r4, r7
 8007ca0:	687f      	ldr	r7, [r7, #4]
 8007ca2:	e7b6      	b.n	8007c12 <_malloc_r+0x4a>
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	42a3      	cmp	r3, r4
 8007caa:	d1fb      	bne.n	8007ca4 <_malloc_r+0xdc>
 8007cac:	2300      	movs	r3, #0
 8007cae:	6053      	str	r3, [r2, #4]
 8007cb0:	e7de      	b.n	8007c70 <_malloc_r+0xa8>
 8007cb2:	230c      	movs	r3, #12
 8007cb4:	6033      	str	r3, [r6, #0]
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f000 f8b8 	bl	8007e2c <__malloc_unlock>
 8007cbc:	e794      	b.n	8007be8 <_malloc_r+0x20>
 8007cbe:	6005      	str	r5, [r0, #0]
 8007cc0:	e7d6      	b.n	8007c70 <_malloc_r+0xa8>
 8007cc2:	bf00      	nop
 8007cc4:	2400042c 	.word	0x2400042c

08007cc8 <__sflush_r>:
 8007cc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd0:	0716      	lsls	r6, r2, #28
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	460c      	mov	r4, r1
 8007cd6:	d454      	bmi.n	8007d82 <__sflush_r+0xba>
 8007cd8:	684b      	ldr	r3, [r1, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	dc02      	bgt.n	8007ce4 <__sflush_r+0x1c>
 8007cde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	dd48      	ble.n	8007d76 <__sflush_r+0xae>
 8007ce4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	d045      	beq.n	8007d76 <__sflush_r+0xae>
 8007cea:	2300      	movs	r3, #0
 8007cec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007cf0:	682f      	ldr	r7, [r5, #0]
 8007cf2:	6a21      	ldr	r1, [r4, #32]
 8007cf4:	602b      	str	r3, [r5, #0]
 8007cf6:	d030      	beq.n	8007d5a <__sflush_r+0x92>
 8007cf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	0759      	lsls	r1, r3, #29
 8007cfe:	d505      	bpl.n	8007d0c <__sflush_r+0x44>
 8007d00:	6863      	ldr	r3, [r4, #4]
 8007d02:	1ad2      	subs	r2, r2, r3
 8007d04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d06:	b10b      	cbz	r3, 8007d0c <__sflush_r+0x44>
 8007d08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d0a:	1ad2      	subs	r2, r2, r3
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d10:	6a21      	ldr	r1, [r4, #32]
 8007d12:	4628      	mov	r0, r5
 8007d14:	47b0      	blx	r6
 8007d16:	1c43      	adds	r3, r0, #1
 8007d18:	89a3      	ldrh	r3, [r4, #12]
 8007d1a:	d106      	bne.n	8007d2a <__sflush_r+0x62>
 8007d1c:	6829      	ldr	r1, [r5, #0]
 8007d1e:	291d      	cmp	r1, #29
 8007d20:	d82b      	bhi.n	8007d7a <__sflush_r+0xb2>
 8007d22:	4a2a      	ldr	r2, [pc, #168]	@ (8007dcc <__sflush_r+0x104>)
 8007d24:	40ca      	lsrs	r2, r1
 8007d26:	07d6      	lsls	r6, r2, #31
 8007d28:	d527      	bpl.n	8007d7a <__sflush_r+0xb2>
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	6062      	str	r2, [r4, #4]
 8007d2e:	04d9      	lsls	r1, r3, #19
 8007d30:	6922      	ldr	r2, [r4, #16]
 8007d32:	6022      	str	r2, [r4, #0]
 8007d34:	d504      	bpl.n	8007d40 <__sflush_r+0x78>
 8007d36:	1c42      	adds	r2, r0, #1
 8007d38:	d101      	bne.n	8007d3e <__sflush_r+0x76>
 8007d3a:	682b      	ldr	r3, [r5, #0]
 8007d3c:	b903      	cbnz	r3, 8007d40 <__sflush_r+0x78>
 8007d3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d42:	602f      	str	r7, [r5, #0]
 8007d44:	b1b9      	cbz	r1, 8007d76 <__sflush_r+0xae>
 8007d46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d4a:	4299      	cmp	r1, r3
 8007d4c:	d002      	beq.n	8007d54 <__sflush_r+0x8c>
 8007d4e:	4628      	mov	r0, r5
 8007d50:	f000 fa24 	bl	800819c <_free_r>
 8007d54:	2300      	movs	r3, #0
 8007d56:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d58:	e00d      	b.n	8007d76 <__sflush_r+0xae>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	47b0      	blx	r6
 8007d60:	4602      	mov	r2, r0
 8007d62:	1c50      	adds	r0, r2, #1
 8007d64:	d1c9      	bne.n	8007cfa <__sflush_r+0x32>
 8007d66:	682b      	ldr	r3, [r5, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d0c6      	beq.n	8007cfa <__sflush_r+0x32>
 8007d6c:	2b1d      	cmp	r3, #29
 8007d6e:	d001      	beq.n	8007d74 <__sflush_r+0xac>
 8007d70:	2b16      	cmp	r3, #22
 8007d72:	d11e      	bne.n	8007db2 <__sflush_r+0xea>
 8007d74:	602f      	str	r7, [r5, #0]
 8007d76:	2000      	movs	r0, #0
 8007d78:	e022      	b.n	8007dc0 <__sflush_r+0xf8>
 8007d7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d7e:	b21b      	sxth	r3, r3
 8007d80:	e01b      	b.n	8007dba <__sflush_r+0xf2>
 8007d82:	690f      	ldr	r7, [r1, #16]
 8007d84:	2f00      	cmp	r7, #0
 8007d86:	d0f6      	beq.n	8007d76 <__sflush_r+0xae>
 8007d88:	0793      	lsls	r3, r2, #30
 8007d8a:	680e      	ldr	r6, [r1, #0]
 8007d8c:	bf08      	it	eq
 8007d8e:	694b      	ldreq	r3, [r1, #20]
 8007d90:	600f      	str	r7, [r1, #0]
 8007d92:	bf18      	it	ne
 8007d94:	2300      	movne	r3, #0
 8007d96:	eba6 0807 	sub.w	r8, r6, r7
 8007d9a:	608b      	str	r3, [r1, #8]
 8007d9c:	f1b8 0f00 	cmp.w	r8, #0
 8007da0:	dde9      	ble.n	8007d76 <__sflush_r+0xae>
 8007da2:	6a21      	ldr	r1, [r4, #32]
 8007da4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007da6:	4643      	mov	r3, r8
 8007da8:	463a      	mov	r2, r7
 8007daa:	4628      	mov	r0, r5
 8007dac:	47b0      	blx	r6
 8007dae:	2800      	cmp	r0, #0
 8007db0:	dc08      	bgt.n	8007dc4 <__sflush_r+0xfc>
 8007db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dba:	81a3      	strh	r3, [r4, #12]
 8007dbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc4:	4407      	add	r7, r0
 8007dc6:	eba8 0800 	sub.w	r8, r8, r0
 8007dca:	e7e7      	b.n	8007d9c <__sflush_r+0xd4>
 8007dcc:	20400001 	.word	0x20400001

08007dd0 <_fflush_r>:
 8007dd0:	b538      	push	{r3, r4, r5, lr}
 8007dd2:	690b      	ldr	r3, [r1, #16]
 8007dd4:	4605      	mov	r5, r0
 8007dd6:	460c      	mov	r4, r1
 8007dd8:	b913      	cbnz	r3, 8007de0 <_fflush_r+0x10>
 8007dda:	2500      	movs	r5, #0
 8007ddc:	4628      	mov	r0, r5
 8007dde:	bd38      	pop	{r3, r4, r5, pc}
 8007de0:	b118      	cbz	r0, 8007dea <_fflush_r+0x1a>
 8007de2:	6a03      	ldr	r3, [r0, #32]
 8007de4:	b90b      	cbnz	r3, 8007dea <_fflush_r+0x1a>
 8007de6:	f7ff fe03 	bl	80079f0 <__sinit>
 8007dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d0f3      	beq.n	8007dda <_fflush_r+0xa>
 8007df2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007df4:	07d0      	lsls	r0, r2, #31
 8007df6:	d404      	bmi.n	8007e02 <_fflush_r+0x32>
 8007df8:	0599      	lsls	r1, r3, #22
 8007dfa:	d402      	bmi.n	8007e02 <_fflush_r+0x32>
 8007dfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dfe:	f7ff febe 	bl	8007b7e <__retarget_lock_acquire_recursive>
 8007e02:	4628      	mov	r0, r5
 8007e04:	4621      	mov	r1, r4
 8007e06:	f7ff ff5f 	bl	8007cc8 <__sflush_r>
 8007e0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e0c:	07da      	lsls	r2, r3, #31
 8007e0e:	4605      	mov	r5, r0
 8007e10:	d4e4      	bmi.n	8007ddc <_fflush_r+0xc>
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	059b      	lsls	r3, r3, #22
 8007e16:	d4e1      	bmi.n	8007ddc <_fflush_r+0xc>
 8007e18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e1a:	f7ff feb1 	bl	8007b80 <__retarget_lock_release_recursive>
 8007e1e:	e7dd      	b.n	8007ddc <_fflush_r+0xc>

08007e20 <__malloc_lock>:
 8007e20:	4801      	ldr	r0, [pc, #4]	@ (8007e28 <__malloc_lock+0x8>)
 8007e22:	f7ff beac 	b.w	8007b7e <__retarget_lock_acquire_recursive>
 8007e26:	bf00      	nop
 8007e28:	24000424 	.word	0x24000424

08007e2c <__malloc_unlock>:
 8007e2c:	4801      	ldr	r0, [pc, #4]	@ (8007e34 <__malloc_unlock+0x8>)
 8007e2e:	f7ff bea7 	b.w	8007b80 <__retarget_lock_release_recursive>
 8007e32:	bf00      	nop
 8007e34:	24000424 	.word	0x24000424

08007e38 <__sread>:
 8007e38:	b510      	push	{r4, lr}
 8007e3a:	460c      	mov	r4, r1
 8007e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e40:	f000 f956 	bl	80080f0 <_read_r>
 8007e44:	2800      	cmp	r0, #0
 8007e46:	bfab      	itete	ge
 8007e48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007e4c:	181b      	addge	r3, r3, r0
 8007e4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e52:	bfac      	ite	ge
 8007e54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e56:	81a3      	strhlt	r3, [r4, #12]
 8007e58:	bd10      	pop	{r4, pc}

08007e5a <__swrite>:
 8007e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e5e:	461f      	mov	r7, r3
 8007e60:	898b      	ldrh	r3, [r1, #12]
 8007e62:	05db      	lsls	r3, r3, #23
 8007e64:	4605      	mov	r5, r0
 8007e66:	460c      	mov	r4, r1
 8007e68:	4616      	mov	r6, r2
 8007e6a:	d505      	bpl.n	8007e78 <__swrite+0x1e>
 8007e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e70:	2302      	movs	r3, #2
 8007e72:	2200      	movs	r2, #0
 8007e74:	f000 f92a 	bl	80080cc <_lseek_r>
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e82:	81a3      	strh	r3, [r4, #12]
 8007e84:	4632      	mov	r2, r6
 8007e86:	463b      	mov	r3, r7
 8007e88:	4628      	mov	r0, r5
 8007e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e8e:	f000 b951 	b.w	8008134 <_write_r>

08007e92 <__sseek>:
 8007e92:	b510      	push	{r4, lr}
 8007e94:	460c      	mov	r4, r1
 8007e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e9a:	f000 f917 	bl	80080cc <_lseek_r>
 8007e9e:	1c43      	adds	r3, r0, #1
 8007ea0:	89a3      	ldrh	r3, [r4, #12]
 8007ea2:	bf15      	itete	ne
 8007ea4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ea6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007eaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007eae:	81a3      	strheq	r3, [r4, #12]
 8007eb0:	bf18      	it	ne
 8007eb2:	81a3      	strhne	r3, [r4, #12]
 8007eb4:	bd10      	pop	{r4, pc}

08007eb6 <__sclose>:
 8007eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eba:	f000 b94d 	b.w	8008158 <_close_r>

08007ebe <__swbuf_r>:
 8007ebe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec0:	460e      	mov	r6, r1
 8007ec2:	4614      	mov	r4, r2
 8007ec4:	4605      	mov	r5, r0
 8007ec6:	b118      	cbz	r0, 8007ed0 <__swbuf_r+0x12>
 8007ec8:	6a03      	ldr	r3, [r0, #32]
 8007eca:	b90b      	cbnz	r3, 8007ed0 <__swbuf_r+0x12>
 8007ecc:	f7ff fd90 	bl	80079f0 <__sinit>
 8007ed0:	69a3      	ldr	r3, [r4, #24]
 8007ed2:	60a3      	str	r3, [r4, #8]
 8007ed4:	89a3      	ldrh	r3, [r4, #12]
 8007ed6:	071a      	lsls	r2, r3, #28
 8007ed8:	d501      	bpl.n	8007ede <__swbuf_r+0x20>
 8007eda:	6923      	ldr	r3, [r4, #16]
 8007edc:	b943      	cbnz	r3, 8007ef0 <__swbuf_r+0x32>
 8007ede:	4621      	mov	r1, r4
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	f000 f82b 	bl	8007f3c <__swsetup_r>
 8007ee6:	b118      	cbz	r0, 8007ef0 <__swbuf_r+0x32>
 8007ee8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007eec:	4638      	mov	r0, r7
 8007eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ef0:	6823      	ldr	r3, [r4, #0]
 8007ef2:	6922      	ldr	r2, [r4, #16]
 8007ef4:	1a98      	subs	r0, r3, r2
 8007ef6:	6963      	ldr	r3, [r4, #20]
 8007ef8:	b2f6      	uxtb	r6, r6
 8007efa:	4283      	cmp	r3, r0
 8007efc:	4637      	mov	r7, r6
 8007efe:	dc05      	bgt.n	8007f0c <__swbuf_r+0x4e>
 8007f00:	4621      	mov	r1, r4
 8007f02:	4628      	mov	r0, r5
 8007f04:	f7ff ff64 	bl	8007dd0 <_fflush_r>
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	d1ed      	bne.n	8007ee8 <__swbuf_r+0x2a>
 8007f0c:	68a3      	ldr	r3, [r4, #8]
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	60a3      	str	r3, [r4, #8]
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	1c5a      	adds	r2, r3, #1
 8007f16:	6022      	str	r2, [r4, #0]
 8007f18:	701e      	strb	r6, [r3, #0]
 8007f1a:	6962      	ldr	r2, [r4, #20]
 8007f1c:	1c43      	adds	r3, r0, #1
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d004      	beq.n	8007f2c <__swbuf_r+0x6e>
 8007f22:	89a3      	ldrh	r3, [r4, #12]
 8007f24:	07db      	lsls	r3, r3, #31
 8007f26:	d5e1      	bpl.n	8007eec <__swbuf_r+0x2e>
 8007f28:	2e0a      	cmp	r6, #10
 8007f2a:	d1df      	bne.n	8007eec <__swbuf_r+0x2e>
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	4628      	mov	r0, r5
 8007f30:	f7ff ff4e 	bl	8007dd0 <_fflush_r>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d0d9      	beq.n	8007eec <__swbuf_r+0x2e>
 8007f38:	e7d6      	b.n	8007ee8 <__swbuf_r+0x2a>
	...

08007f3c <__swsetup_r>:
 8007f3c:	b538      	push	{r3, r4, r5, lr}
 8007f3e:	4b29      	ldr	r3, [pc, #164]	@ (8007fe4 <__swsetup_r+0xa8>)
 8007f40:	4605      	mov	r5, r0
 8007f42:	6818      	ldr	r0, [r3, #0]
 8007f44:	460c      	mov	r4, r1
 8007f46:	b118      	cbz	r0, 8007f50 <__swsetup_r+0x14>
 8007f48:	6a03      	ldr	r3, [r0, #32]
 8007f4a:	b90b      	cbnz	r3, 8007f50 <__swsetup_r+0x14>
 8007f4c:	f7ff fd50 	bl	80079f0 <__sinit>
 8007f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f54:	0719      	lsls	r1, r3, #28
 8007f56:	d422      	bmi.n	8007f9e <__swsetup_r+0x62>
 8007f58:	06da      	lsls	r2, r3, #27
 8007f5a:	d407      	bmi.n	8007f6c <__swsetup_r+0x30>
 8007f5c:	2209      	movs	r2, #9
 8007f5e:	602a      	str	r2, [r5, #0]
 8007f60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f6a:	e033      	b.n	8007fd4 <__swsetup_r+0x98>
 8007f6c:	0758      	lsls	r0, r3, #29
 8007f6e:	d512      	bpl.n	8007f96 <__swsetup_r+0x5a>
 8007f70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f72:	b141      	cbz	r1, 8007f86 <__swsetup_r+0x4a>
 8007f74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f78:	4299      	cmp	r1, r3
 8007f7a:	d002      	beq.n	8007f82 <__swsetup_r+0x46>
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	f000 f90d 	bl	800819c <_free_r>
 8007f82:	2300      	movs	r3, #0
 8007f84:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f8c:	81a3      	strh	r3, [r4, #12]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	6063      	str	r3, [r4, #4]
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	89a3      	ldrh	r3, [r4, #12]
 8007f98:	f043 0308 	orr.w	r3, r3, #8
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	6923      	ldr	r3, [r4, #16]
 8007fa0:	b94b      	cbnz	r3, 8007fb6 <__swsetup_r+0x7a>
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fac:	d003      	beq.n	8007fb6 <__swsetup_r+0x7a>
 8007fae:	4621      	mov	r1, r4
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f000 f83f 	bl	8008034 <__smakebuf_r>
 8007fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fba:	f013 0201 	ands.w	r2, r3, #1
 8007fbe:	d00a      	beq.n	8007fd6 <__swsetup_r+0x9a>
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	60a2      	str	r2, [r4, #8]
 8007fc4:	6962      	ldr	r2, [r4, #20]
 8007fc6:	4252      	negs	r2, r2
 8007fc8:	61a2      	str	r2, [r4, #24]
 8007fca:	6922      	ldr	r2, [r4, #16]
 8007fcc:	b942      	cbnz	r2, 8007fe0 <__swsetup_r+0xa4>
 8007fce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007fd2:	d1c5      	bne.n	8007f60 <__swsetup_r+0x24>
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	0799      	lsls	r1, r3, #30
 8007fd8:	bf58      	it	pl
 8007fda:	6962      	ldrpl	r2, [r4, #20]
 8007fdc:	60a2      	str	r2, [r4, #8]
 8007fde:	e7f4      	b.n	8007fca <__swsetup_r+0x8e>
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	e7f7      	b.n	8007fd4 <__swsetup_r+0x98>
 8007fe4:	2400001c 	.word	0x2400001c

08007fe8 <__swhatbuf_r>:
 8007fe8:	b570      	push	{r4, r5, r6, lr}
 8007fea:	460c      	mov	r4, r1
 8007fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ff0:	2900      	cmp	r1, #0
 8007ff2:	b096      	sub	sp, #88	@ 0x58
 8007ff4:	4615      	mov	r5, r2
 8007ff6:	461e      	mov	r6, r3
 8007ff8:	da0d      	bge.n	8008016 <__swhatbuf_r+0x2e>
 8007ffa:	89a3      	ldrh	r3, [r4, #12]
 8007ffc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008000:	f04f 0100 	mov.w	r1, #0
 8008004:	bf14      	ite	ne
 8008006:	2340      	movne	r3, #64	@ 0x40
 8008008:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800800c:	2000      	movs	r0, #0
 800800e:	6031      	str	r1, [r6, #0]
 8008010:	602b      	str	r3, [r5, #0]
 8008012:	b016      	add	sp, #88	@ 0x58
 8008014:	bd70      	pop	{r4, r5, r6, pc}
 8008016:	466a      	mov	r2, sp
 8008018:	f000 f8ae 	bl	8008178 <_fstat_r>
 800801c:	2800      	cmp	r0, #0
 800801e:	dbec      	blt.n	8007ffa <__swhatbuf_r+0x12>
 8008020:	9901      	ldr	r1, [sp, #4]
 8008022:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008026:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800802a:	4259      	negs	r1, r3
 800802c:	4159      	adcs	r1, r3
 800802e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008032:	e7eb      	b.n	800800c <__swhatbuf_r+0x24>

08008034 <__smakebuf_r>:
 8008034:	898b      	ldrh	r3, [r1, #12]
 8008036:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008038:	079d      	lsls	r5, r3, #30
 800803a:	4606      	mov	r6, r0
 800803c:	460c      	mov	r4, r1
 800803e:	d507      	bpl.n	8008050 <__smakebuf_r+0x1c>
 8008040:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008044:	6023      	str	r3, [r4, #0]
 8008046:	6123      	str	r3, [r4, #16]
 8008048:	2301      	movs	r3, #1
 800804a:	6163      	str	r3, [r4, #20]
 800804c:	b003      	add	sp, #12
 800804e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008050:	ab01      	add	r3, sp, #4
 8008052:	466a      	mov	r2, sp
 8008054:	f7ff ffc8 	bl	8007fe8 <__swhatbuf_r>
 8008058:	9f00      	ldr	r7, [sp, #0]
 800805a:	4605      	mov	r5, r0
 800805c:	4639      	mov	r1, r7
 800805e:	4630      	mov	r0, r6
 8008060:	f7ff fdb2 	bl	8007bc8 <_malloc_r>
 8008064:	b948      	cbnz	r0, 800807a <__smakebuf_r+0x46>
 8008066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800806a:	059a      	lsls	r2, r3, #22
 800806c:	d4ee      	bmi.n	800804c <__smakebuf_r+0x18>
 800806e:	f023 0303 	bic.w	r3, r3, #3
 8008072:	f043 0302 	orr.w	r3, r3, #2
 8008076:	81a3      	strh	r3, [r4, #12]
 8008078:	e7e2      	b.n	8008040 <__smakebuf_r+0xc>
 800807a:	89a3      	ldrh	r3, [r4, #12]
 800807c:	6020      	str	r0, [r4, #0]
 800807e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008082:	81a3      	strh	r3, [r4, #12]
 8008084:	9b01      	ldr	r3, [sp, #4]
 8008086:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800808a:	b15b      	cbz	r3, 80080a4 <__smakebuf_r+0x70>
 800808c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008090:	4630      	mov	r0, r6
 8008092:	f000 f80b 	bl	80080ac <_isatty_r>
 8008096:	b128      	cbz	r0, 80080a4 <__smakebuf_r+0x70>
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	f023 0303 	bic.w	r3, r3, #3
 800809e:	f043 0301 	orr.w	r3, r3, #1
 80080a2:	81a3      	strh	r3, [r4, #12]
 80080a4:	89a3      	ldrh	r3, [r4, #12]
 80080a6:	431d      	orrs	r5, r3
 80080a8:	81a5      	strh	r5, [r4, #12]
 80080aa:	e7cf      	b.n	800804c <__smakebuf_r+0x18>

080080ac <_isatty_r>:
 80080ac:	b538      	push	{r3, r4, r5, lr}
 80080ae:	4d06      	ldr	r5, [pc, #24]	@ (80080c8 <_isatty_r+0x1c>)
 80080b0:	2300      	movs	r3, #0
 80080b2:	4604      	mov	r4, r0
 80080b4:	4608      	mov	r0, r1
 80080b6:	602b      	str	r3, [r5, #0]
 80080b8:	f7f9 f922 	bl	8001300 <_isatty>
 80080bc:	1c43      	adds	r3, r0, #1
 80080be:	d102      	bne.n	80080c6 <_isatty_r+0x1a>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	b103      	cbz	r3, 80080c6 <_isatty_r+0x1a>
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	bd38      	pop	{r3, r4, r5, pc}
 80080c8:	24000430 	.word	0x24000430

080080cc <_lseek_r>:
 80080cc:	b538      	push	{r3, r4, r5, lr}
 80080ce:	4d07      	ldr	r5, [pc, #28]	@ (80080ec <_lseek_r+0x20>)
 80080d0:	4604      	mov	r4, r0
 80080d2:	4608      	mov	r0, r1
 80080d4:	4611      	mov	r1, r2
 80080d6:	2200      	movs	r2, #0
 80080d8:	602a      	str	r2, [r5, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	f7f9 f91b 	bl	8001316 <_lseek>
 80080e0:	1c43      	adds	r3, r0, #1
 80080e2:	d102      	bne.n	80080ea <_lseek_r+0x1e>
 80080e4:	682b      	ldr	r3, [r5, #0]
 80080e6:	b103      	cbz	r3, 80080ea <_lseek_r+0x1e>
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	bd38      	pop	{r3, r4, r5, pc}
 80080ec:	24000430 	.word	0x24000430

080080f0 <_read_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4d07      	ldr	r5, [pc, #28]	@ (8008110 <_read_r+0x20>)
 80080f4:	4604      	mov	r4, r0
 80080f6:	4608      	mov	r0, r1
 80080f8:	4611      	mov	r1, r2
 80080fa:	2200      	movs	r2, #0
 80080fc:	602a      	str	r2, [r5, #0]
 80080fe:	461a      	mov	r2, r3
 8008100:	f7f9 f8c5 	bl	800128e <_read>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d102      	bne.n	800810e <_read_r+0x1e>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	b103      	cbz	r3, 800810e <_read_r+0x1e>
 800810c:	6023      	str	r3, [r4, #0]
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	24000430 	.word	0x24000430

08008114 <_sbrk_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4d06      	ldr	r5, [pc, #24]	@ (8008130 <_sbrk_r+0x1c>)
 8008118:	2300      	movs	r3, #0
 800811a:	4604      	mov	r4, r0
 800811c:	4608      	mov	r0, r1
 800811e:	602b      	str	r3, [r5, #0]
 8008120:	f7f9 f906 	bl	8001330 <_sbrk>
 8008124:	1c43      	adds	r3, r0, #1
 8008126:	d102      	bne.n	800812e <_sbrk_r+0x1a>
 8008128:	682b      	ldr	r3, [r5, #0]
 800812a:	b103      	cbz	r3, 800812e <_sbrk_r+0x1a>
 800812c:	6023      	str	r3, [r4, #0]
 800812e:	bd38      	pop	{r3, r4, r5, pc}
 8008130:	24000430 	.word	0x24000430

08008134 <_write_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4d07      	ldr	r5, [pc, #28]	@ (8008154 <_write_r+0x20>)
 8008138:	4604      	mov	r4, r0
 800813a:	4608      	mov	r0, r1
 800813c:	4611      	mov	r1, r2
 800813e:	2200      	movs	r2, #0
 8008140:	602a      	str	r2, [r5, #0]
 8008142:	461a      	mov	r2, r3
 8008144:	f7f8 fb55 	bl	80007f2 <_write>
 8008148:	1c43      	adds	r3, r0, #1
 800814a:	d102      	bne.n	8008152 <_write_r+0x1e>
 800814c:	682b      	ldr	r3, [r5, #0]
 800814e:	b103      	cbz	r3, 8008152 <_write_r+0x1e>
 8008150:	6023      	str	r3, [r4, #0]
 8008152:	bd38      	pop	{r3, r4, r5, pc}
 8008154:	24000430 	.word	0x24000430

08008158 <_close_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4d06      	ldr	r5, [pc, #24]	@ (8008174 <_close_r+0x1c>)
 800815c:	2300      	movs	r3, #0
 800815e:	4604      	mov	r4, r0
 8008160:	4608      	mov	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7f9 f8b0 	bl	80012c8 <_close>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d102      	bne.n	8008172 <_close_r+0x1a>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	b103      	cbz	r3, 8008172 <_close_r+0x1a>
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	24000430 	.word	0x24000430

08008178 <_fstat_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	4d07      	ldr	r5, [pc, #28]	@ (8008198 <_fstat_r+0x20>)
 800817c:	2300      	movs	r3, #0
 800817e:	4604      	mov	r4, r0
 8008180:	4608      	mov	r0, r1
 8008182:	4611      	mov	r1, r2
 8008184:	602b      	str	r3, [r5, #0]
 8008186:	f7f9 f8ab 	bl	80012e0 <_fstat>
 800818a:	1c43      	adds	r3, r0, #1
 800818c:	d102      	bne.n	8008194 <_fstat_r+0x1c>
 800818e:	682b      	ldr	r3, [r5, #0]
 8008190:	b103      	cbz	r3, 8008194 <_fstat_r+0x1c>
 8008192:	6023      	str	r3, [r4, #0]
 8008194:	bd38      	pop	{r3, r4, r5, pc}
 8008196:	bf00      	nop
 8008198:	24000430 	.word	0x24000430

0800819c <_free_r>:
 800819c:	b538      	push	{r3, r4, r5, lr}
 800819e:	4605      	mov	r5, r0
 80081a0:	2900      	cmp	r1, #0
 80081a2:	d041      	beq.n	8008228 <_free_r+0x8c>
 80081a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081a8:	1f0c      	subs	r4, r1, #4
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	bfb8      	it	lt
 80081ae:	18e4      	addlt	r4, r4, r3
 80081b0:	f7ff fe36 	bl	8007e20 <__malloc_lock>
 80081b4:	4a1d      	ldr	r2, [pc, #116]	@ (800822c <_free_r+0x90>)
 80081b6:	6813      	ldr	r3, [r2, #0]
 80081b8:	b933      	cbnz	r3, 80081c8 <_free_r+0x2c>
 80081ba:	6063      	str	r3, [r4, #4]
 80081bc:	6014      	str	r4, [r2, #0]
 80081be:	4628      	mov	r0, r5
 80081c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081c4:	f7ff be32 	b.w	8007e2c <__malloc_unlock>
 80081c8:	42a3      	cmp	r3, r4
 80081ca:	d908      	bls.n	80081de <_free_r+0x42>
 80081cc:	6820      	ldr	r0, [r4, #0]
 80081ce:	1821      	adds	r1, r4, r0
 80081d0:	428b      	cmp	r3, r1
 80081d2:	bf01      	itttt	eq
 80081d4:	6819      	ldreq	r1, [r3, #0]
 80081d6:	685b      	ldreq	r3, [r3, #4]
 80081d8:	1809      	addeq	r1, r1, r0
 80081da:	6021      	streq	r1, [r4, #0]
 80081dc:	e7ed      	b.n	80081ba <_free_r+0x1e>
 80081de:	461a      	mov	r2, r3
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	b10b      	cbz	r3, 80081e8 <_free_r+0x4c>
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	d9fa      	bls.n	80081de <_free_r+0x42>
 80081e8:	6811      	ldr	r1, [r2, #0]
 80081ea:	1850      	adds	r0, r2, r1
 80081ec:	42a0      	cmp	r0, r4
 80081ee:	d10b      	bne.n	8008208 <_free_r+0x6c>
 80081f0:	6820      	ldr	r0, [r4, #0]
 80081f2:	4401      	add	r1, r0
 80081f4:	1850      	adds	r0, r2, r1
 80081f6:	4283      	cmp	r3, r0
 80081f8:	6011      	str	r1, [r2, #0]
 80081fa:	d1e0      	bne.n	80081be <_free_r+0x22>
 80081fc:	6818      	ldr	r0, [r3, #0]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	6053      	str	r3, [r2, #4]
 8008202:	4408      	add	r0, r1
 8008204:	6010      	str	r0, [r2, #0]
 8008206:	e7da      	b.n	80081be <_free_r+0x22>
 8008208:	d902      	bls.n	8008210 <_free_r+0x74>
 800820a:	230c      	movs	r3, #12
 800820c:	602b      	str	r3, [r5, #0]
 800820e:	e7d6      	b.n	80081be <_free_r+0x22>
 8008210:	6820      	ldr	r0, [r4, #0]
 8008212:	1821      	adds	r1, r4, r0
 8008214:	428b      	cmp	r3, r1
 8008216:	bf04      	itt	eq
 8008218:	6819      	ldreq	r1, [r3, #0]
 800821a:	685b      	ldreq	r3, [r3, #4]
 800821c:	6063      	str	r3, [r4, #4]
 800821e:	bf04      	itt	eq
 8008220:	1809      	addeq	r1, r1, r0
 8008222:	6021      	streq	r1, [r4, #0]
 8008224:	6054      	str	r4, [r2, #4]
 8008226:	e7ca      	b.n	80081be <_free_r+0x22>
 8008228:	bd38      	pop	{r3, r4, r5, pc}
 800822a:	bf00      	nop
 800822c:	2400042c 	.word	0x2400042c

08008230 <_init>:
 8008230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008232:	bf00      	nop
 8008234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008236:	bc08      	pop	{r3}
 8008238:	469e      	mov	lr, r3
 800823a:	4770      	bx	lr

0800823c <_fini>:
 800823c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823e:	bf00      	nop
 8008240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008242:	bc08      	pop	{r3}
 8008244:	469e      	mov	lr, r3
 8008246:	4770      	bx	lr
