Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Apr  8 20:35:19 2025
| Host              : ROSAWIN2020 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu5eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 62 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.268        0.000                      0                43086        0.010        0.000                      0                43086        0.500        0.000                       0                 16251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.268        0.000                      0                42510        0.010        0.000                      0                42510        0.500        0.000                       0                 16251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 1.974        0.000                      0                  576        0.149        0.000                      0                  576  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.730ns (51.717%)  route 1.615ns (48.283%))
  Logic Levels:           3  (RAMB36E2=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 6.359 - 4.000 ) 
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.655ns (routing 1.302ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.192ns (routing 1.184ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.655     2.862    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ap_clk
    RAMB36_X1Y30         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.170     4.032 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.038     4.070    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0_n_35
    RAMB36_X1Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.220     4.290 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.038     4.328    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1_n_35
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.220     4.548 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.038     4.586    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2_n_35
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.120     4.706 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=3, routed)           1.501     6.208    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[31]_1[5]
    SLICE_X38Y127        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.192     6.359    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/ap_clk
    SLICE_X38Y127        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[5]/C
                         clock pessimism              0.220     6.579    
                         clock uncertainty           -0.130     6.448    
    SLICE_X38Y127        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.475    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[5]
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.935ns (37.339%)  route 1.569ns (62.661%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 6.438 - 4.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.302ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.184ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.651     2.858    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X7Y126         FDSE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.952 r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.145     3.097    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X7Y125         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     3.292 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_3/O
                         net (fo=4, routed)           0.225     3.517    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]_0
    SLICE_X7Y127         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     3.691 r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[3]_i_2__0/O
                         net (fo=1, routed)           0.049     3.740    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3]_0
    SLICE_X7Y127         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     3.778 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0/O
                         net (fo=2, routed)           0.136     3.914    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/D[3]
    SLICE_X5Y127         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.093 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           0.125     4.218    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X4Y126         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.115     4.333 r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.169     4.502    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[4]
    SLICE_X3Y124         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.566 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=2, routed)           0.054     4.621    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X3Y124         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.659 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.186     4.845    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X2Y120         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     4.883 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.479     5.362    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_wready
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.271     6.438    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158     6.596    
                         clock uncertainty           -0.130     6.466    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.809     5.657    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.809ns (59.699%)  route 1.221ns (40.301%))
  Logic Levels:           4  (LUT3=1 RAMB36E2=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.335 - 4.000 ) 
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.302ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.168ns (routing 1.184ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.505     2.712    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ap_clk
    RAMB36_X0Y20         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     3.861 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     3.900    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0_n_28
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     4.120 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     4.159    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1_n_28
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     4.379 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     4.418    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2_n_28
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     4.538 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_3/DOUTADOUT[12]
                         net (fo=3, routed)           0.877     5.415    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/f_1_q0[12]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.515 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3_i_4/O
                         net (fo=1, routed)           0.227     5.742    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/f2_M_value_1_d0[12]
    RAMB36_X0Y10         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.168     6.335    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ap_clk
    RAMB36_X0Y10         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.163     6.498    
                         clock uncertainty           -0.130     6.368    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.330     6.038    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.038    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/ram_reg_4/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.896ns (60.637%)  route 1.231ns (39.363%))
  Logic Levels:           4  (LUT3=1 RAMB36E2=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 6.429 - 4.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.535ns (routing 1.302ns, distribution 1.233ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.184ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.535     2.742    design_1_i/FFT_IP_0/inst/f_M_value_U/ap_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTPA[1])
                                                      1.158     3.900 r  design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_0/CASDOUTPA[1]
                         net (fo=1, routed)           0.030     3.930    design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_0_n_139
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[1]_CASDOUTPA[1])
                                                      0.220     4.150 r  design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_1/CASDOUTPA[1]
                         net (fo=1, routed)           0.030     4.180    design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_1_n_139
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[1]_CASDOUTPA[1])
                                                      0.220     4.400 r  design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_2/CASDOUTPA[1]
                         net (fo=1, routed)           0.030     4.430    design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_2_n_139
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[1]_DOUTPADOUTP[1])
                                                      0.120     4.550 r  design_1_i/FFT_IP_0/inst/f_M_value_U/ram_reg_bram_3/DOUTPADOUTP[1]
                         net (fo=3, routed)           0.969     5.519    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/f_0_q0[17]
    SLICE_X47Y114        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     5.697 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/ram_reg_4_i_4__0/O
                         net (fo=1, routed)           0.172     5.869    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/f2_M_value_d0[17]
    RAMB36_X1Y22         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/ram_reg_4/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.262     6.429    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/ap_clk
    RAMB36_X1Y22         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.218     6.647    
                         clock uncertainty           -0.130     6.517    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.332     6.185    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                          6.185    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.703ns (51.852%)  route 1.581ns (48.148%))
  Logic Levels:           3  (RAMB36E2=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 6.347 - 4.000 ) 
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.655ns (routing 1.302ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.184ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.655     2.862    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ap_clk
    RAMB36_X1Y30         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[15])
                                                      1.143     4.005 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CASDOUTA[15]
                         net (fo=1, routed)           0.035     4.040    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0_n_25
    RAMB36_X1Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[15]_CASDOUTA[15])
                                                      0.220     4.260 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1/CASDOUTA[15]
                         net (fo=1, routed)           0.035     4.295    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1_n_25
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[15]_CASDOUTA[15])
                                                      0.220     4.515 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2/CASDOUTA[15]
                         net (fo=1, routed)           0.035     4.550    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2_n_25
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[15]_DOUTADOUT[15])
                                                      0.120     4.670 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_3/DOUTADOUT[15]
                         net (fo=3, routed)           1.476     6.147    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[31]_1[15]
    SLICE_X40Y131        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.180     6.347    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/ap_clk
    SLICE_X40Y131        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[15]/C
                         clock pessimism              0.220     6.567    
                         clock uncertainty           -0.130     6.436    
    SLICE_X40Y131        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.463    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/p_r_M_value_reg_580_reg[15]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 1.785ns (59.207%)  route 1.230ns (40.793%))
  Logic Levels:           4  (LUT3=1 RAMB36E2=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.335 - 4.000 ) 
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.302ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.168ns (routing 1.184ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.505     2.712    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ap_clk
    RAMB36_X0Y20         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[14])
                                                      1.143     3.855 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CASDOUTA[14]
                         net (fo=1, routed)           0.039     3.894    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0_n_26
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     4.114 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1/CASDOUTA[14]
                         net (fo=1, routed)           0.039     4.153    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1_n_26
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     4.373 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2/CASDOUTA[14]
                         net (fo=1, routed)           0.039     4.412    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2_n_26
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_DOUTADOUT[14])
                                                      0.120     4.532 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_3/DOUTADOUT[14]
                         net (fo=3, routed)           0.862     5.394    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/f_1_q0[14]
    SLICE_X27Y51         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     5.476 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3_i_2/O
                         net (fo=1, routed)           0.251     5.727    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/f2_M_value_1_d0[14]
    RAMB36_X0Y10         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.168     6.335    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ap_clk
    RAMB36_X0Y10         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.163     6.498    
                         clock uncertainty           -0.130     6.368    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.313     6.055    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.730ns (52.931%)  route 1.538ns (47.069%))
  Logic Levels:           3  (RAMB36E2=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 6.355 - 4.000 ) 
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.655ns (routing 1.302ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.188ns (routing 1.184ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.655     2.862    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ap_clk
    RAMB36_X1Y30         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.170     4.032 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.038     4.070    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0_n_35
    RAMB36_X1Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.220     4.290 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.038     4.328    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1_n_35
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.220     4.548 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.038     4.586    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2_n_35
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.120     4.706 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=3, routed)           1.424     6.131    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_q0[5]
    SLICE_X38Y126        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.188     6.355    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/ap_clk
    SLICE_X38Y126        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[5]/C
                         clock pessimism              0.220     6.575    
                         clock uncertainty           -0.130     6.444    
    SLICE_X38Y126        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     6.471    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[5]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.703ns (52.427%)  route 1.545ns (47.573%))
  Logic Levels:           3  (RAMB36E2=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 6.347 - 4.000 ) 
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.655ns (routing 1.302ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.184ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.655     2.862    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ap_clk
    RAMB36_X1Y30         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[15])
                                                      1.143     4.005 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0/CASDOUTA[15]
                         net (fo=1, routed)           0.035     4.040    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_0_n_25
    RAMB36_X1Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[15]_CASDOUTA[15])
                                                      0.220     4.260 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1/CASDOUTA[15]
                         net (fo=1, routed)           0.035     4.295    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_1_n_25
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[15]_CASDOUTA[15])
                                                      0.220     4.515 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2/CASDOUTA[15]
                         net (fo=1, routed)           0.035     4.550    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_2_n_25
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[15]_DOUTADOUT[15])
                                                      0.120     4.670 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_U/ram_reg_bram_3/DOUTADOUT[15]
                         net (fo=3, routed)           1.440     6.111    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/W_M_value_q0[15]
    SLICE_X40Y131        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.180     6.347    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/ap_clk
    SLICE_X40Y131        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[15]/C
                         clock pessimism              0.220     6.567    
                         clock uncertainty           -0.130     6.436    
    SLICE_X40Y131        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.463    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/p_x_M_value_5_reg_447_reg[15]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.182ns (34.908%)  route 2.204ns (65.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 6.429 - 4.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 1.302ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.184ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.533     2.740    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.062     3.802 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[1]
                         net (fo=2, routed)           2.166     5.968    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[25]
    SLICE_X20Y109        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     6.088 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1/O
                         net (fo=1, routed)           0.038     6.126    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0
    SLICE_X20Y109        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.262     6.429    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y109        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]/C
                         clock pessimism              0.158     6.587    
                         clock uncertainty           -0.130     6.457    
    SLICE_X20Y109        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.484    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]
  -------------------------------------------------------------------
                         required time                          6.484    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_4/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.886ns (61.271%)  route 1.192ns (38.729%))
  Logic Levels:           4  (LUT3=1 RAMB36E2=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 6.475 - 4.000 ) 
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.302ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.184ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.505     2.712    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ap_clk
    RAMB36_X0Y20         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTPA[1])
                                                      1.158     3.870 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CASDOUTPA[1]
                         net (fo=1, routed)           0.030     3.900    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0_n_139
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[1]_CASDOUTPA[1])
                                                      0.220     4.120 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1/CASDOUTPA[1]
                         net (fo=1, routed)           0.030     4.150    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1_n_139
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[1]_CASDOUTPA[1])
                                                      0.220     4.370 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2/CASDOUTPA[1]
                         net (fo=1, routed)           0.030     4.400    design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2_n_139
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[1]_DOUTPADOUTP[1])
                                                      0.120     4.520 r  design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_3/DOUTPADOUTP[1]
                         net (fo=3, routed)           0.952     5.472    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/f_1_q0[17]
    SLICE_X47Y132        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     5.640 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_4_i_3/O
                         net (fo=1, routed)           0.150     5.790    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/f2_M_value_1_d0[17]
    RAMB36_X1Y26         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_4/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.308     6.475    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ap_clk
    RAMB36_X1Y26         RAMB36E2                                     r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.158     6.633    
                         clock uncertainty           -0.130     6.503    
    RAMB36_X1Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.332     6.171    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/f2_M_value_1_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                          6.171    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                  0.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.069ns (25.012%)  route 0.207ns (74.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      2.338ns (routing 1.184ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.302ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.338     2.505    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X12Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.574 r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.207     2.781    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X8Y123         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.722     2.929    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X8Y123         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.222     2.707    
    SLICE_X8Y123         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     2.771    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_ln70_reg_528_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/srem_32ns_32ns_32_36_1_U77/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.071ns (39.011%)  route 0.111ns (60.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      2.119ns (routing 1.184ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.302ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.119     2.286    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/ap_clk
    SLICE_X31Y102        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_ln70_reg_528_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     2.357 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_ln70_reg_528_reg[15]/Q
                         net (fo=1, routed)           0.111     2.468    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/srem_32ns_32ns_32_36_1_U77/Q[15]
    SLICE_X30Y103        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/srem_32ns_32ns_32_36_1_U77/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.409     2.616    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/srem_32ns_32ns_32_36_1_U77/ap_clk
    SLICE_X30Y103        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/srem_32ns_32ns_32_36_1_U77/dividend0_reg[15]/C
                         clock pessimism             -0.213     2.403    
    SLICE_X30Y103        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.458    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/srem_32ns_32ns_32_36_1_U77/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[57].axi_rdata_int_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.071ns (35.678%)  route 0.128ns (64.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.304ns (routing 1.184ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.302ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.304     2.471    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X9Y66          FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[57].axi_rdata_int_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.542 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[57].axi_rdata_int_reg[57]/Q
                         net (fo=4, routed)           0.128     2.670    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[57]
    SLICE_X5Y66          FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.616     2.823    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X5Y66          FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[121]/C
                         clock pessimism             -0.218     2.605    
    SLICE_X5Y66          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.660    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[121]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.073ns (38.164%)  route 0.118ns (61.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.302ns (routing 1.184ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.606ns (routing 1.302ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.302     2.469    design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.542 r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/Q
                         net (fo=8, routed)           0.118     2.660    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[4]
    SLICE_X6Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.606     2.813    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]/C
                         clock pessimism             -0.218     2.595    
    SLICE_X6Y101         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.650    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_fit_mi_side_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.069ns (36.921%)  route 0.118ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      2.359ns (routing 1.184ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.302ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.359     2.526    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X4Y128         FDRE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_fit_mi_side_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.595 r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_fit_mi_side_q_reg/Q
                         net (fo=17, routed)          0.118     2.713    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIG0
    SLICE_X4Y125         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.703     2.910    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y125         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.292     2.618    
    SLICE_X4Y125         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.700    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.419%)  route 0.112ns (61.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      2.130ns (routing 1.184ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.416ns (routing 1.302ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.130     2.297    design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/aclk
    SLICE_X28Y74         FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.367 r  design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.112     2.479    design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]_0
    SLICE_X27Y73         FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.416     2.623    design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
    SLICE_X27Y73         FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.213     2.410    
    SLICE_X27Y73         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.465    design_1_i/FFT_IP_0/inst/grp_FFT_IP_Pipeline_VITIS_LOOP_112_3_fu_116/fsqrt_32ns_32ns_32_28_no_dsp_1_U103/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.200%)  route 0.133ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      2.342ns (routing 1.184ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.302ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.342     2.509    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y147         FDCE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.578 r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.133     2.711    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH3
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.685     2.892    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.292     2.600    
    SLICE_X1Y146         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.696    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.200%)  route 0.133ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      2.342ns (routing 1.184ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.302ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.342     2.509    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y147         FDCE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.578 r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.133     2.711    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH3
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.685     2.892    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.292     2.600    
    SLICE_X1Y146         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.696    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.200%)  route 0.133ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      2.342ns (routing 1.184ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.302ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.342     2.509    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y147         FDCE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.578 r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.133     2.711    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH3
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.685     2.892    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.292     2.600    
    SLICE_X1Y146         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.696    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.200%)  route 0.133ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      2.342ns (routing 1.184ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.302ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.342     2.509    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y147         FDCE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.578 r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.133     2.711    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH3
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.685     2.892    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y146         RAMD32                                       r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.292     2.600    
    SLICE_X1Y146         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.696    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y20   design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y21   design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y22   design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y23   design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y25   design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y26   design_1_i/FFT_IP_0/inst/f_M_value_1_U/ram_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.000       1.427      SLICE_X34Y137  design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.000       1.427      SLICE_X34Y137  design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.000       1.427      SLICE_X34Y137  design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.000       1.427      SLICE_X34Y137  design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.136ns (7.640%)  route 1.644ns (92.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.520 - 4.000 ) 
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.649ns (routing 1.302ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.184ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.649     2.856    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.953 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.593     3.546    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     3.585 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.051     4.636    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y130        FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.353     6.520    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y130        FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.292     6.812    
                         clock uncertainty           -0.130     6.682    
    SLICE_X10Y130        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072     6.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.136ns (7.640%)  route 1.644ns (92.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.520 - 4.000 ) 
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.649ns (routing 1.302ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.184ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.649     2.856    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.953 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.593     3.546    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     3.585 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.051     4.636    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y130        FDCE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.353     6.520    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y130        FDCE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.292     6.812    
                         clock uncertainty           -0.130     6.682    
    SLICE_X10Y130        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.136ns (7.640%)  route 1.644ns (92.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.520 - 4.000 ) 
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.649ns (routing 1.302ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.184ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.649     2.856    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.953 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.593     3.546    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     3.585 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.051     4.636    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y130        FDCE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.353     6.520    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y130        FDCE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.292     6.812    
                         clock uncertainty           -0.130     6.682    
    SLICE_X10Y130        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072     6.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.136ns (7.649%)  route 1.642ns (92.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.520 - 4.000 ) 
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.649ns (routing 1.302ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.184ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.649     2.856    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.953 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.593     3.546    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     3.585 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.049     4.634    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y130        FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.353     6.520    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y130        FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.292     6.812    
                         clock uncertainty           -0.130     6.682    
    SLICE_X10Y130        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     6.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.136ns (7.649%)  route 1.642ns (92.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.520 - 4.000 ) 
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.649ns (routing 1.302ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.184ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.649     2.856    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.953 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.593     3.546    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     3.585 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.049     4.634    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y130        FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.353     6.520    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y130        FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.292     6.812    
                         clock uncertainty           -0.130     6.682    
    SLICE_X10Y130        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     6.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.200ns (12.206%)  route 1.439ns (87.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.302ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.184ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.620     2.827    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y129        FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.926 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     3.323    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y127         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.424 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.042     4.466    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.352     6.519    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.222     6.741    
                         clock uncertainty           -0.130     6.611    
    SLICE_X10Y131        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     6.539    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.200ns (12.206%)  route 1.439ns (87.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.302ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.184ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.620     2.827    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y129        FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.926 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     3.323    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y127         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.424 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.042     4.466    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.352     6.519    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.222     6.741    
                         clock uncertainty           -0.130     6.611    
    SLICE_X10Y131        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072     6.539    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.200ns (12.206%)  route 1.439ns (87.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.302ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.184ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.620     2.827    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y129        FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.926 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     3.323    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y127         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.424 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.042     4.466    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.352     6.519    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.222     6.741    
                         clock uncertainty           -0.130     6.611    
    SLICE_X10Y131        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     6.539    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.200ns (12.206%)  route 1.439ns (87.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.302ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.184ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.620     2.827    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y129        FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.926 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     3.323    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y127         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.424 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.042     4.466    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.352     6.519    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.222     6.741    
                         clock uncertainty           -0.130     6.611    
    SLICE_X10Y131        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072     6.539    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.200ns (12.206%)  route 1.439ns (87.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.302ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.184ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.620     2.827    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y129        FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.926 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     3.323    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y127         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.424 f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.042     4.466    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.352     6.519    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.222     6.741    
                         clock uncertainty           -0.130     6.611    
    SLICE_X10Y131        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.539    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.080ns (32.943%)  route 0.163ns (67.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.302ns (routing 0.658ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.738ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.302     1.413    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.453 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.071     1.524    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y119         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.564 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     1.655    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.495     1.633    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.107     1.526    
    SLICE_X3Y120         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.506    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.080ns (32.943%)  route 0.163ns (67.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.302ns (routing 0.658ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.738ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.302     1.413    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.453 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.071     1.524    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y119         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.564 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     1.655    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.495     1.633    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.107     1.526    
    SLICE_X3Y120         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.506    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.903%)  route 0.103ns (63.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.331ns (routing 0.658ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.738ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.331     1.442    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.480 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.510    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.532 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     1.604    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y126        FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.501     1.639    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y126        FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.185     1.454    
    SLICE_X10Y126        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.434    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.903%)  route 0.103ns (63.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.331ns (routing 0.658ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.738ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.331     1.442    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.480 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.510    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y126        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.532 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     1.604    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y126        FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.501     1.639    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y126        FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.185     1.454    
    SLICE_X10Y126        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.434    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.087%)  route 0.131ns (63.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.326ns (routing 0.658ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.738ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.326     1.437    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y152         FDRE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.476 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.505    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y152         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.540 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     1.642    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X8Y152         FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.482     1.620    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y152         FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.144     1.476    
    SLICE_X8Y152         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.456    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.087%)  route 0.131ns (63.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.326ns (routing 0.658ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.738ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.326     1.437    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y152         FDRE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.476 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.505    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y152         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.540 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     1.642    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X8Y152         FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.482     1.620    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y152         FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.144     1.476    
    SLICE_X8Y152         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     1.456    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.087%)  route 0.131ns (63.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.326ns (routing 0.658ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.738ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.326     1.437    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y152         FDRE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.476 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.505    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y152         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.540 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     1.642    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X8Y152         FDCE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.482     1.620    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y152         FDCE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.144     1.476    
    SLICE_X8Y152         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.456    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.087%)  route 0.131ns (63.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.326ns (routing 0.658ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.738ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.326     1.437    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y152         FDRE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.476 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.505    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y152         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.540 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     1.642    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X8Y152         FDCE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.482     1.620    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y152         FDCE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.144     1.476    
    SLICE_X8Y152         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.456    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.087%)  route 0.131ns (63.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.326ns (routing 0.658ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.738ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.326     1.437    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y152         FDRE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.476 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.505    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y152         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.540 f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     1.642    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y152         FDCE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.482     1.620    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y152         FDCE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.144     1.476    
    SLICE_X8Y152         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.456    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.098ns (43.679%)  route 0.126ns (56.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.334ns (routing 0.658ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.738ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.334     1.445    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y121         FDRE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.518    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y121         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.577 f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     1.669    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X9Y121         FDCE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.509     1.647    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.143     1.503    
    SLICE_X9Y121         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.483    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.186    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.100ns (5.760%)  route 1.636ns (94.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.320ns (routing 1.184ns, distribution 1.136ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.458     1.458    design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y146        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.558 r  design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.178     1.736    design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y146        FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.320     2.487    design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y146        FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.035ns (4.464%)  route 0.749ns (95.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.483ns (routing 0.738ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.692     0.692    design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y146        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.727 r  design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.057     0.784    design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y146        FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.483     1.621    design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y146        FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.879ns  (logic 0.095ns (5.055%)  route 1.784ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.184ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.784     4.616    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y148         FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.343     2.510    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y148         FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.879ns  (logic 0.095ns (5.055%)  route 1.784ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.184ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.784     4.616    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y148         FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.343     2.510    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y148         FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.095ns (5.562%)  route 1.613ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.184ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.613     4.445    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y148         FDPE                                         f  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.349     2.516    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y148         FDPE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.095ns (5.562%)  route 1.613ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.184ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.613     4.445    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y148         FDPE                                         f  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.349     2.516    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y148         FDPE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.095ns (5.562%)  route 1.613ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.184ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.613     4.445    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y148         FDPE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.349     2.516    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y148         FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.095ns (5.562%)  route 1.613ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.184ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.613     4.445    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y148         FDPE                                         f  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.349     2.516    design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y148         FDPE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.095ns (5.951%)  route 1.501ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.184ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.501     4.333    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y125         FDPE                                         f  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.360     2.527    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y125         FDPE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.095ns (5.951%)  route 1.501ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.184ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.501     4.333    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y125         FDPE                                         f  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.360     2.527    design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y125         FDPE                                         r  design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.095ns (5.951%)  route 1.501ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.184ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.501     4.333    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y125         FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.360     2.527    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y125         FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.095ns (5.951%)  route 1.501ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 1.302ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.184ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.530     2.737    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.832 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          1.501     4.333    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y125         FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.360     2.527    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y125         FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.039ns (11.068%)  route 0.313ns (88.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.738ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.313     1.734    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y86          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.477     1.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y86          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.039ns (11.068%)  route 0.313ns (88.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.738ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.313     1.734    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y86          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.477     1.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y86          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.039ns (10.649%)  route 0.327ns (89.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.738ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.327     1.748    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y106        FDPE                                         f  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.463     1.601    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y106        FDPE                                         r  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.039ns (10.649%)  route 0.327ns (89.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.738ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.327     1.748    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y106        FDPE                                         f  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.463     1.601    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y106        FDPE                                         r  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.801%)  route 0.359ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.738ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.359     1.780    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y88          FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.472     1.610    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y88          FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.801%)  route 0.359ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.738ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.359     1.780    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y88          FDPE                                         f  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.472     1.610    design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y88          FDPE                                         r  design_1_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.039ns (8.958%)  route 0.396ns (91.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.738ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.396     1.817    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y75         FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.472     1.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y75         FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.039ns (8.958%)  route 0.396ns (91.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.738ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.396     1.817    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y75         FDPE                                         f  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.472     1.610    design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y75         FDPE                                         r  design_1_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.039ns (7.457%)  route 0.484ns (92.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.738ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.484     1.905    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y117        FDPE                                         f  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.461     1.599    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y117        FDPE                                         r  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.039ns (7.457%)  route 0.484ns (92.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.271ns (routing 0.658ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.738ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.271     1.382    design_1_i/rst_ps8_0_250M/U0/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.421 r  design_1_i/rst_ps8_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          0.484     1.905    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y117        FDPE                                         f  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.461     1.599    design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y117        FDPE                                         r  design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.485ns  (logic 1.728ns (69.537%)  route 0.757ns (30.463%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.167ns (routing 1.184ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X7Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.092     0.092 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.092    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X7Y59        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[16])
                                                      0.737     0.829 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.829    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_MULTIPLIER.U<16>
    DSP48E2_X7Y59        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.059     0.888 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.888    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X7Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.699     1.587 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.587    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X7Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.141     1.728 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.757     2.485    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0_n_94
    SLICE_X28Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.167     2.334    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/ap_clk
    SLICE_X28Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[16]__0/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.350ns  (logic 1.728ns (73.532%)  route 0.622ns (26.468%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.167ns (routing 1.184ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y57        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     0.092 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.092    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.737     0.829 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.829    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X7Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.059     0.888 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.888    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X7Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.699     1.587 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.587    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     1.728 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.622     2.350    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product_n_102
    SLICE_X28Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.167     2.334    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/ap_clk
    SLICE_X28Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA_INST/A2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.295ns  (logic 1.644ns (71.634%)  route 0.651ns (28.366%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.158ns (routing 1.184ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     0.098 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     0.098    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[8])
                                                      0.647     0.745 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.745    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.059     0.804 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.804    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.699     1.503 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.503    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     1.644 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.651     2.295    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product_n_102
    SLICE_X28Y162        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.158     2.325    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/ap_clk
    SLICE_X28Y162        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.286ns  (logic 1.728ns (75.591%)  route 0.558ns (24.409%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.170ns (routing 1.184ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y57        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X7Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     0.092 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.092    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X7Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.737     0.829 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.829    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X7Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     0.888 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.888    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X7Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     1.587 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.587    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X7Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     1.728 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.558     2.286    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product_n_96
    SLICE_X26Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.170     2.337    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/ap_clk
    SLICE_X26Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA_INST/A2_DATA[2]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.252ns  (logic 1.644ns (73.002%)  route 0.608ns (26.998%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.158ns (routing 1.184ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.098     0.098 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     0.098    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[2])
                                                      0.647     0.745 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.745    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.059     0.804 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.804    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.699     1.503 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.503    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     1.644 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.608     2.252    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product_n_108
    SLICE_X28Y162        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.158     2.325    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/ap_clk
    SLICE_X28Y162        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 1.728ns (77.074%)  route 0.514ns (22.926%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.174ns (routing 1.184ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y57        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X7Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     0.092 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.092    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X7Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.737     0.829 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.829    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X7Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     0.888 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.888    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X7Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     1.587 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.587    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     1.728 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.514     2.242    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product_n_97
    SLICE_X26Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.174     2.341    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/ap_clk
    SLICE_X26Y141        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.231ns  (logic 1.728ns (77.454%)  route 0.503ns (22.546%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.163ns (routing 1.184ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y57        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X7Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X7Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.503     2.231    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product_n_106
    SLICE_X28Y140        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.163     2.330    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/ap_clk
    SLICE_X28Y140        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOUTBDOUT[0]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.208ns  (logic 0.114ns (5.163%)  route 2.094ns (94.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.140ns (routing 1.184ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOUTBDOUT[0]
                         net (fo=3, routed)           2.012     2.012    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[0]
    SLICE_X29Y37         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     2.126 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val[0]_i_1/O
                         net (fo=1, routed)           0.082     2.208    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val[0]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.140     2.307    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X29Y37         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 1.644ns (74.558%)  route 0.561ns (25.442%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.158ns (routing 1.184ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.098     0.098 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.098    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.647     0.745 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.745    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.059     0.804 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.804    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.699     1.503 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.503    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.141     1.644 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.561     2.205    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product_n_101
    SLICE_X28Y162        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.158     2.325    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/ap_clk
    SLICE_X28Y162        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.180ns  (logic 1.728ns (79.266%)  route 0.452ns (20.734%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.162ns (routing 1.184ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y67        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     0.092 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.092    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.737     0.829 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.829    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.059     0.888 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.888    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.699     1.587 f  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.587    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.141     1.728 r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.452     2.180    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product_n_101
    SLICE_X30Y166        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       2.162     2.329    design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/ap_clk
    SLICE_X30Y166        FDRE                                         r  design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTPBDOUTP[0]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.033ns (31.597%)  route 0.071ns (68.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.368ns (routing 0.738ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTPBDOUTP[0]
                         net (fo=3, routed)           0.064     0.064    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[23]
    SLICE_X27Y36         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.097 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[23]_i_1/O
                         net (fo=1, routed)           0.007     0.104    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[23]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.368     1.506    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y36         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.798%)  route 0.082ns (67.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.370ns (routing 0.738ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                         net (fo=3, routed)           0.074     0.074    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[17]
    SLICE_X28Y35         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.040     0.114 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val[17]_i_1/O
                         net (fo=1, routed)           0.008     0.122    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val[17]_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.370     1.508    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X28Y35         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.023ns (18.090%)  route 0.104ns (81.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.369ns (routing 0.738ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                         net (fo=3, routed)           0.096     0.096    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[9]
    SLICE_X28Y34         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.023     0.119 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val[9]_i_1/O
                         net (fo=1, routed)           0.008     0.127    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val[9]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.369     1.507    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X28Y34         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/prev_val_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[4]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.023ns (17.907%)  route 0.105ns (82.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.372ns (routing 0.738ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[4]
                         net (fo=3, routed)           0.088     0.088    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[10]
    SLICE_X27Y31         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.111 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[10]_i_1/O
                         net (fo=1, routed)           0.017     0.128    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[10]_i_1_n_0
    SLICE_X27Y31         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.372     1.510    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y31         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.733%)  route 0.094ns (71.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.370ns (routing 0.738ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                         net (fo=3, routed)           0.088     0.088    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[17]
    SLICE_X27Y34         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     0.126 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[17]_i_1/O
                         net (fo=1, routed)           0.006     0.132    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[17]_i_1_n_0
    SLICE_X27Y34         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.370     1.508    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y34         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.057ns (43.038%)  route 0.075ns (56.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.370ns (routing 0.738ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=3, routed)           0.069     0.069    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[11]
    SLICE_X27Y33         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.126 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[11]_i_1/O
                         net (fo=1, routed)           0.006     0.132    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[11]_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.370     1.508    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y33         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.142%)  route 0.095ns (70.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.372ns (routing 0.738ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=3, routed)           0.088     0.088    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[7]
    SLICE_X27Y31         LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.039     0.127 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[7]_i_1/O
                         net (fo=1, routed)           0.007     0.134    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[7]_i_1_n_0
    SLICE_X27Y31         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.372     1.510    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y31         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.332%)  route 0.096ns (71.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.372ns (routing 0.738ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=3, routed)           0.090     0.090    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[11]
    SLICE_X27Y31         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     0.128 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[11]_i_1/O
                         net (fo=1, routed)           0.006     0.134    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[11]_i_1_n_0
    SLICE_X27Y31         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.372     1.510    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y31         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTPBDOUTP[0]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.332%)  route 0.096ns (71.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.366ns (routing 0.738ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTPBDOUTP[0]
                         net (fo=3, routed)           0.090     0.090    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[23]
    SLICE_X27Y34         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     0.128 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[23]_i_1/O
                         net (fo=1, routed)           0.006     0.134    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val[23]_i_1_n_0
    SLICE_X27Y34         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.366     1.504    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y34         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/next_val_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[6]
                            (internal pin)
  Destination:            design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.075%)  route 0.097ns (66.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.368ns (routing 0.738ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2                     0.000     0.000 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[6]
                         net (fo=3, routed)           0.091     0.091    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/bram_data[21]
    SLICE_X27Y36         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     0.139 r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[21]_i_1/O
                         net (fo=1, routed)           0.006     0.145    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val[21]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16691, routed)       1.368     1.506    design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/s00_axi_aclk
    SLICE_X27Y36         FDRE                                         r  design_1_i/AXI_peak_finder_final_0/inst/AXI_peak_finder_final_v1_0_S00_AXI_inst/peak_inst/curr_val_reg[21]/C





