<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `os/kernel/kernel/src/tss.rs`."><title>tss.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="kernel" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0-nightly (b6d7ff3aa 2025-11-14)" data-channel="nightly" data-search-js="search-680b2199.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kernel/</div>tss.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! # Minimal 64-bit Task State Segment (TSS) for x86_64
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! ## What is the TSS for in 64-bit mode?
<a href=#4 id=4 data-nosnippet>4</a>//! In 64-bit mode, the CPU no longer performs hardware task switching, but it
<a href=#5 id=5 data-nosnippet>5</a>//! **still uses the TSS** to find safe stacks when transitioning from user
<a href=#6 id=6 data-nosnippet>6</a>//! space (Ring-3) to the kernel (Ring-0), and optionally for **IST** stacks.
<a href=#7 id=7 data-nosnippet>7</a>//!
<a href=#8 id=8 data-nosnippet>8</a>//! - `rsp0` is the **Ring-0 stack** used automatically on privilege transitions
<a href=#9 id=9 data-nosnippet>9</a>//!   (e.g., `int 0x80`, page faults, syscalls via interrupt gates).
<a href=#10 id=10 data-nosnippet>10</a>//! - `ist1..ist7` are optional **Interrupt Stack Table** entries that you can
<a href=#11 id=11 data-nosnippet>11</a>//!   bind to specific IDT entries to guarantee a clean stack for critical
<a href=#12 id=12 data-nosnippet>12</a>//!   faults (like double fault) even if your normal kernel stack is corrupted.
<a href=#13 id=13 data-nosnippet>13</a>//! - `iopb_offset` points to the I/O permission bitmap. Setting it to the
<a href=#14 id=14 data-nosnippet>14</a>//!   **end of the TSS** disables the bitmap (typical for kernels).
<a href=#15 id=15 data-nosnippet>15</a>//!
<a href=#16 id=16 data-nosnippet>16</a>//! ## How we use it
<a href=#17 id=17 data-nosnippet>17</a>//! - `init_tss(rsp0, ist1)` fills a global TSS with a kernel stack and
<a href=#18 id=18 data-nosnippet>18</a>//!   optional IST1. You will reference this TSS from the GDT's **TSS
<a href=#19 id=19 data-nosnippet>19</a>//!   descriptor**, then load it into the **Task Register** via `ltr`.
<a href=#20 id=20 data-nosnippet>20</a>//! - Later, you can change `rsp0` via `set_rsp0()`.
<a href=#21 id=21 data-nosnippet>21</a>//!
<a href=#22 id=22 data-nosnippet>22</a>//! For SMP, create one TSS per CPU and load the CPU-local TSS on AP startup.
<a href=#23 id=23 data-nosnippet>23</a>
<a href=#24 id=24 data-nosnippet>24</a></span><span class="kw">use </span><span class="kw">crate</span>::per_cpu::PerCpu;
<a href=#25 id=25 data-nosnippet>25</a><span class="kw">use </span>core::mem::size_of;
<a href=#26 id=26 data-nosnippet>26</a><span class="kw">use </span>kernel_memory_addresses::VirtualAddress;
<a href=#27 id=27 data-nosnippet>27</a>
<a href=#28 id=28 data-nosnippet>28</a><span class="doccomment">/// 64-bit Task State Segment (TSS) as used by x86-64 long mode.
<a href=#29 id=29 data-nosnippet>29</a>///
<a href=#30 id=30 data-nosnippet>30</a>/// In 64-bit mode, the CPU no longer performs hardware task switches, but it
<a href=#31 id=31 data-nosnippet>31</a>/// **still consults the TSS** for two critical things:
<a href=#32 id=32 data-nosnippet>32</a>///
<a href=#33 id=33 data-nosnippet>33</a>/// 1) **Privilege Stack Table (PST)** — the `rsp0..rsp2` pointers.
<a href=#34 id=34 data-nosnippet>34</a>///    When the processor enters the kernel through an **interrupt/exception/trap
<a href=#35 id=35 data-nosnippet>35</a>///    gate** that causes a **privilege-level change** (e.g., Ring-3 → Ring-0 on
<a href=#36 id=36 data-nosnippet>36</a>///    `int 0x80`, page fault from userland, etc.), it loads the new stack
<a href=#37 id=37 data-nosnippet>37</a>///    pointer from the PST entry corresponding to the target CPL (for Ring-0
<a href=#38 id=38 data-nosnippet>38</a>///    transitions, `rsp0`). This guarantees entry on a **kernel-controlled**
<a href=#39 id=39 data-nosnippet>39</a>///    stack even if userland’s RSP is bogus.
<a href=#40 id=40 data-nosnippet>40</a>///
<a href=#41 id=41 data-nosnippet>41</a>/// 2) **Interrupt Stack Table (IST)** — the `ist1..ist7` pointers.
<a href=#42 id=42 data-nosnippet>42</a>///    If the IDT gate used to deliver an interrupt/exception specifies a **non-zero
<a href=#43 id=43 data-nosnippet>43</a>///    IST index** (1..7), the processor will ignore the normal PST and instead
<a href=#44 id=44 data-nosnippet>44</a>///    switch to the specified **IST stack** before pushing the interrupt frame.
<a href=#45 id=45 data-nosnippet>45</a>///    This is essential for handling cases like **double faults** safely (when
<a href=#46 id=46 data-nosnippet>46</a>///    your current stack may be corrupted).
<a href=#47 id=47 data-nosnippet>47</a>///
<a href=#48 id=48 data-nosnippet>48</a>/// The **I/O Permission Bitmap** (controlled via `iopb_offset`) optionally
<a href=#49 id=49 data-nosnippet>49</a>/// restricts `in`/`out` port I/O for tasks at CPL &gt; IOPL. Most kernels either
<a href=#50 id=50 data-nosnippet>50</a>/// **disable** the bitmap for the kernel or place a bitmap at the end of the TSS
<a href=#51 id=51 data-nosnippet>51</a>/// to **deny all** user I/O by default.
<a href=#52 id=52 data-nosnippet>52</a>///
<a href=#53 id=53 data-nosnippet>53</a>/// Notes:
<a href=#54 id=54 data-nosnippet>54</a>/// - All `_reserved*` fields must be zero.
<a href=#55 id=55 data-nosnippet>55</a>/// - The TSS can reside at any (canonical) address; the GDT holds a 16-byte TSS
<a href=#56 id=56 data-nosnippet>56</a>///   system descriptor that points to it.
<a href=#57 id=57 data-nosnippet>57</a>/// - If you **don’t** use an IST for an IDT entry, the CPU will use the PST
<a href=#58 id=58 data-nosnippet>58</a>///   (`rsp0..2`) when there is a privilege change; otherwise it continues on the
<a href=#59 id=59 data-nosnippet>59</a>///   current stack.
<a href=#60 id=60 data-nosnippet>60</a>/// - `syscall/sysret` do **not** consult the TSS; they use MSRs (`STAR/LSTAR/SFMASK`)
<a href=#61 id=61 data-nosnippet>61</a>///   and usually `swapgs` with a per-CPU stack scheme. Interrupt-gate-based
<a href=#62 id=62 data-nosnippet>62</a>///   syscalls (e.g., `int 0x80`) **do** use the TSS.
<a href=#63 id=63 data-nosnippet>63</a>///
<a href=#64 id=64 data-nosnippet>64</a></span><span class="attr">#[repr(C, packed)]
<a href=#65 id=65 data-nosnippet>65</a></span><span class="kw">pub struct </span>Tss64 {
<a href=#66 id=66 data-nosnippet>66</a>    <span class="doccomment">/// Must be zero. Reserved by the architecture.
<a href=#67 id=67 data-nosnippet>67</a>    ///
<a href=#68 id=68 data-nosnippet>68</a>    /// The first 4 bytes of the 64-bit TSS layout are reserved to align the
<a href=#69 id=69 data-nosnippet>69</a>    /// following `rsp0` field on an 8-byte boundary.
<a href=#70 id=70 data-nosnippet>70</a>    </span>_reserved0: u32,
<a href=#71 id=71 data-nosnippet>71</a>
<a href=#72 id=72 data-nosnippet>72</a>    <span class="doccomment">/// **Ring-0 stack pointer (RSP0)** used on privilege elevation.
<a href=#73 id=73 data-nosnippet>73</a>    ///
<a href=#74 id=74 data-nosnippet>74</a>    /// When the CPU delivers an interrupt/exception/trap to a gate that changes
<a href=#75 id=75 data-nosnippet>75</a>    /// CPL to 0 (e.g., user → kernel), it **loads RSP from `rsp0`** and then
<a href=#76 id=76 data-nosnippet>76</a>    /// pushes the saved user context on this kernel stack before entering the
<a href=#77 id=77 data-nosnippet>77</a>    /// handler. This is how you ensure a trustworthy stack on kernel entry.
<a href=#78 id=78 data-nosnippet>78</a>    ///
<a href=#79 id=79 data-nosnippet>79</a>    /// Typical kernel setup: point this to the **top of a kernel stack** that
<a href=#80 id=80 data-nosnippet>80</a>    /// grows downward. In SMP systems you usually set a **different `rsp0` per
<a href=#81 id=81 data-nosnippet>81</a>    /// CPU** (i.e., one TSS per CPU).
<a href=#82 id=82 data-nosnippet>82</a>    </span><span class="kw">pub </span>rsp0: VirtualAddress,
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a>    <span class="doccomment">/// **Ring-1 stack pointer (RSP1)** — rarely used in modern OSes.
<a href=#85 id=85 data-nosnippet>85</a>    ///
<a href=#86 id=86 data-nosnippet>86</a>    /// If you ever use CPL=1 code segments (uncommon), a privilege transition
<a href=#87 id=87 data-nosnippet>87</a>    /// that targets CPL=1 would load RSP from here.
<a href=#88 id=88 data-nosnippet>88</a>    </span><span class="kw">pub </span>rsp1: VirtualAddress,
<a href=#89 id=89 data-nosnippet>89</a>
<a href=#90 id=90 data-nosnippet>90</a>    <span class="doccomment">/// **Ring-2 stack pointer (RSP2)** — rarely used in modern OSes.
<a href=#91 id=91 data-nosnippet>91</a>    ///
<a href=#92 id=92 data-nosnippet>92</a>    /// Analogous to `rsp1`, but for transitions targeting CPL=2.
<a href=#93 id=93 data-nosnippet>93</a>    </span><span class="kw">pub </span>rsp2: VirtualAddress,
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a>    <span class="doccomment">/// Must be zero. Reserved by the architecture.
<a href=#96 id=96 data-nosnippet>96</a>    </span>_reserved1: u64,
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a>    <span class="doccomment">/// **IST1**: optional dedicated stack for an IDT entry.
<a href=#99 id=99 data-nosnippet>99</a>    ///
<a href=#100 id=100 data-nosnippet>100</a>    /// If an IDT gate has its IST index field set to 1, the CPU loads RSP from
<a href=#101 id=101 data-nosnippet>101</a>    /// this field **before** pushing the interrupt frame, ensuring the handler
<a href=#102 id=102 data-nosnippet>102</a>    /// runs on this stack **regardless of privilege level**. Use for critical
<a href=#103 id=103 data-nosnippet>103</a>    /// handlers (e.g., **double fault**) to avoid recursion/corruption from a
<a href=#104 id=104 data-nosnippet>104</a>    /// failing main stack.
<a href=#105 id=105 data-nosnippet>105</a>    </span><span class="kw">pub </span>ist1: VirtualAddress,
<a href=#106 id=106 data-nosnippet>106</a>
<a href=#107 id=107 data-nosnippet>107</a>    <span class="doccomment">/// **IST2**: optional dedicated stack for an IDT entry (IST index = 2).
<a href=#108 id=108 data-nosnippet>108</a>    </span><span class="kw">pub </span>ist2: VirtualAddress,
<a href=#109 id=109 data-nosnippet>109</a>
<a href=#110 id=110 data-nosnippet>110</a>    <span class="doccomment">/// **IST3**: optional dedicated stack for an IDT entry (IST index = 3).
<a href=#111 id=111 data-nosnippet>111</a>    </span><span class="kw">pub </span>ist3: VirtualAddress,
<a href=#112 id=112 data-nosnippet>112</a>
<a href=#113 id=113 data-nosnippet>113</a>    <span class="doccomment">/// **IST4**: optional dedicated stack for an IDT entry (IST index = 4).
<a href=#114 id=114 data-nosnippet>114</a>    </span><span class="kw">pub </span>ist4: VirtualAddress,
<a href=#115 id=115 data-nosnippet>115</a>
<a href=#116 id=116 data-nosnippet>116</a>    <span class="doccomment">/// **IST5**: optional dedicated stack for an IDT entry (IST index = 5).
<a href=#117 id=117 data-nosnippet>117</a>    </span><span class="kw">pub </span>ist5: VirtualAddress,
<a href=#118 id=118 data-nosnippet>118</a>
<a href=#119 id=119 data-nosnippet>119</a>    <span class="doccomment">/// **IST6**: optional dedicated stack for an IDT entry (IST index = 6).
<a href=#120 id=120 data-nosnippet>120</a>    </span><span class="kw">pub </span>ist6: VirtualAddress,
<a href=#121 id=121 data-nosnippet>121</a>
<a href=#122 id=122 data-nosnippet>122</a>    <span class="doccomment">/// **IST7**: optional dedicated stack for an IDT entry (IST index = 7).
<a href=#123 id=123 data-nosnippet>123</a>    </span><span class="kw">pub </span>ist7: VirtualAddress,
<a href=#124 id=124 data-nosnippet>124</a>
<a href=#125 id=125 data-nosnippet>125</a>    <span class="doccomment">/// Must be zero. Reserved by the architecture.
<a href=#126 id=126 data-nosnippet>126</a>    </span>_reserved2: u64,
<a href=#127 id=127 data-nosnippet>127</a>
<a href=#128 id=128 data-nosnippet>128</a>    <span class="doccomment">/// Must be zero. Reserved by the architecture.
<a href=#129 id=129 data-nosnippet>129</a>    </span>_reserved3: u16,
<a href=#130 id=130 data-nosnippet>130</a>
<a href=#131 id=131 data-nosnippet>131</a>    <span class="doccomment">/// Byte offset from the **base of this TSS** to the start of the **I/O Permission Bitmap**.
<a href=#132 id=132 data-nosnippet>132</a>    ///
<a href=#133 id=133 data-nosnippet>133</a>    /// - If this **offset is greater than or equal to the TSS limit**, then
<a href=#134 id=134 data-nosnippet>134</a>    ///   **no I/O bitmap is present**. In that case, access to `in/out`
<a href=#135 id=135 data-nosnippet>135</a>    ///   instructions is governed solely by **IOPL vs CPL** (typical kernels run
<a href=#136 id=136 data-nosnippet>136</a>    ///   with IOPL=0 and user CPL=3, so userland port I/O will fault).
<a href=#137 id=137 data-nosnippet>137</a>    /// - If present, each **bit** corresponds to one I/O port: a set bit
<a href=#138 id=138 data-nosnippet>138</a>    ///   generally **disallows** access to that port when CPL &gt; IOPL; a clear bit
<a href=#139 id=139 data-nosnippet>139</a>    ///   **allows** it. The bitmap must be **byte-aligned** and, per manuals,
<a href=#140 id=140 data-nosnippet>140</a>    ///   should be followed by a **guard/terminator byte** with all bits set.
<a href=#141 id=141 data-nosnippet>141</a>    ///
<a href=#142 id=142 data-nosnippet>142</a>    /// Most kernels:
<a href=#143 id=143 data-nosnippet>143</a>    /// - set this to `core::mem::size_of::&lt;Tss64&gt;() as u16` to **disable** the
<a href=#144 id=144 data-nosnippet>144</a>    ///   bitmap for the kernel TSS, or
<a href=#145 id=145 data-nosnippet>145</a>    /// - place a bitmap at the end and fill it with `0xFF` to **deny all** user
<a href=#146 id=146 data-nosnippet>146</a>    ///   port I/O by default (granting specific ports only if needed).
<a href=#147 id=147 data-nosnippet>147</a>    </span><span class="kw">pub </span>iopb_offset: u16,
<a href=#148 id=148 data-nosnippet>148</a>}
<a href=#149 id=149 data-nosnippet>149</a>
<a href=#150 id=150 data-nosnippet>150</a><span class="kw">impl </span>Tss64 {
<a href=#151 id=151 data-nosnippet>151</a>    <span class="attr">#[allow(clippy::cast_possible_truncation)]
<a href=#152 id=152 data-nosnippet>152</a>    </span><span class="kw">pub const fn </span>new() -&gt; <span class="self">Self </span>{
<a href=#153 id=153 data-nosnippet>153</a>        <span class="self">Self </span>{
<a href=#154 id=154 data-nosnippet>154</a>            _reserved0: <span class="number">0</span>,
<a href=#155 id=155 data-nosnippet>155</a>            rsp0: VirtualAddress::zero(),
<a href=#156 id=156 data-nosnippet>156</a>            rsp1: VirtualAddress::zero(),
<a href=#157 id=157 data-nosnippet>157</a>            rsp2: VirtualAddress::zero(),
<a href=#158 id=158 data-nosnippet>158</a>            _reserved1: <span class="number">0</span>,
<a href=#159 id=159 data-nosnippet>159</a>            ist1: VirtualAddress::zero(),
<a href=#160 id=160 data-nosnippet>160</a>            ist2: VirtualAddress::zero(),
<a href=#161 id=161 data-nosnippet>161</a>            ist3: VirtualAddress::zero(),
<a href=#162 id=162 data-nosnippet>162</a>            ist4: VirtualAddress::zero(),
<a href=#163 id=163 data-nosnippet>163</a>            ist5: VirtualAddress::zero(),
<a href=#164 id=164 data-nosnippet>164</a>            ist6: VirtualAddress::zero(),
<a href=#165 id=165 data-nosnippet>165</a>            ist7: VirtualAddress::zero(),
<a href=#166 id=166 data-nosnippet>166</a>            _reserved2: <span class="number">0</span>,
<a href=#167 id=167 data-nosnippet>167</a>            _reserved3: <span class="number">0</span>,
<a href=#168 id=168 data-nosnippet>168</a>            iopb_offset: size_of::&lt;<span class="self">Self</span>&gt;() <span class="kw">as </span>u16,
<a href=#169 id=169 data-nosnippet>169</a>        }
<a href=#170 id=170 data-nosnippet>170</a>    }
<a href=#171 id=171 data-nosnippet>171</a>}
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a><span class="doccomment">/// Initialize the TSS with a kernel RSP0 and optional IST1.
<a href=#174 id=174 data-nosnippet>174</a>///
<a href=#175 id=175 data-nosnippet>175</a>/// * `kernel_stack_top` — top (highest address) of a valid kernel stack.
<a href=#176 id=176 data-nosnippet>176</a>///   The CPU switches to this when entering Ring-0 from Ring-3 via an
<a href=#177 id=177 data-nosnippet>177</a>///   interrupt/exception gate (e.g., `int 0x80`).
<a href=#178 id=178 data-nosnippet>178</a>/// * `ist1_top` — top of an IST1 stack for critical handlers (you
<a href=#179 id=179 data-nosnippet>179</a>///   later bind an IDT entry to IST1).
<a href=#180 id=180 data-nosnippet>180</a></span><span class="kw">pub const fn </span>init_tss(p: <span class="kw-2">&amp;mut </span>PerCpu, kernel_stack_top: VirtualAddress, ist1_top: VirtualAddress) {
<a href=#181 id=181 data-nosnippet>181</a>    <span class="kw">let </span>tss = <span class="kw-2">&amp;mut </span>p.tss;
<a href=#182 id=182 data-nosnippet>182</a>
<a href=#183 id=183 data-nosnippet>183</a>    tss.rsp0 = kernel_stack_top;
<a href=#184 id=184 data-nosnippet>184</a>    tss.ist1 = ist1_top;
<a href=#185 id=185 data-nosnippet>185</a>}
<a href=#186 id=186 data-nosnippet>186</a>
<a href=#187 id=187 data-nosnippet>187</a><span class="doccomment">/// Update the Ring-0 stack pointer used on user→kernel transitions.
<a href=#188 id=188 data-nosnippet>188</a></span><span class="attr">#[allow(dead_code)]
<a href=#189 id=189 data-nosnippet>189</a></span><span class="kw">pub const fn </span>set_rsp0(p: <span class="kw-2">&amp;mut </span>PerCpu, new_top: VirtualAddress) {
<a href=#190 id=190 data-nosnippet>190</a>    p.tss.rsp0 = new_top;
<a href=#191 id=191 data-nosnippet>191</a>}
</code></pre></div></section></main></body></html>