
G431_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .startup      00000084  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000698  08000800  08000800  00001800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         0000b898  08001000  08001000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000d48  0800c898  0800c898  0000d898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0800d5e0  0800d5e0  0000f1e0  2**0
                  CONTENTS
  6 .ARM          00000008  0800d5e0  0800d5e0  0000e5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0800d5e8  0800d5e8  0000f1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0800d5e8  0800d5e8  0000e5e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0800d5ec  0800d5ec  0000e5ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001e0  20000000  0800d5f0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000008f4  200001e0  0800d7d0  0000f1e0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000ad4  0800d7d0  0000fad4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000f1e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002b813  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000501e  00000000  00000000  0003aa23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 00013651  00000000  00000000  0003fa41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001a40  00000000  00000000  00053098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000156d  00000000  00000000  00054ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00026378  00000000  00000000  00056045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002e43b  00000000  00000000  0007c3bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000ee224  00000000  00000000  000aa7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00198a1c  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005bd8  00000000  00000000  00198a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000009d  00000000  00000000  0019e638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .startup:

080001d8 <Delay_us>:
 80001d8:	f04f 0138 	mov.w	r1, #56	@ 0x38
 80001dc:	fb00 f201 	mul.w	r2, r0, r1

080001e0 <delay_us_loop>:
 80001e0:	3a01      	subs	r2, #1
 80001e2:	d1fd      	bne.n	80001e0 <delay_us_loop>
 80001e4:	4770      	bx	lr
	...

080001e8 <Reset_Handler>:
 80001e8:	4814      	ldr	r0, [pc, #80]	@ (800023c <LoopForever+0x4>)
 80001ea:	4685      	mov	sp, r0
 80001ec:	f04f 0000 	mov.w	r0, #0
 80001f0:	f000 fb06 	bl	8000800 <bootloader>
 80001f4:	f002 f840 	bl	8002278 <SystemInit>
 80001f8:	4811      	ldr	r0, [pc, #68]	@ (8000240 <LoopForever+0x8>)
 80001fa:	4912      	ldr	r1, [pc, #72]	@ (8000244 <LoopForever+0xc>)
 80001fc:	4a12      	ldr	r2, [pc, #72]	@ (8000248 <LoopForever+0x10>)
 80001fe:	2300      	movs	r3, #0
 8000200:	e002      	b.n	8000208 <LoopCopyDataInit>

08000202 <CopyDataInit>:
 8000202:	58d4      	ldr	r4, [r2, r3]
 8000204:	50c4      	str	r4, [r0, r3]
 8000206:	3304      	adds	r3, #4

08000208 <LoopCopyDataInit>:
 8000208:	18c4      	adds	r4, r0, r3
 800020a:	428c      	cmp	r4, r1
 800020c:	d3f9      	bcc.n	8000202 <CopyDataInit>
 800020e:	4a0f      	ldr	r2, [pc, #60]	@ (800024c <LoopForever+0x14>)
 8000210:	4c0f      	ldr	r4, [pc, #60]	@ (8000250 <LoopForever+0x18>)
 8000212:	2300      	movs	r3, #0
 8000214:	e001      	b.n	800021a <LoopFillZerobss>

08000216 <FillZerobss>:
 8000216:	6013      	str	r3, [r2, #0]
 8000218:	3204      	adds	r2, #4

0800021a <LoopFillZerobss>:
 800021a:	42a2      	cmp	r2, r4
 800021c:	d3fb      	bcc.n	8000216 <FillZerobss>
 800021e:	f009 fbc5 	bl	80099ac <__libc_init_array>
 8000222:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
 8000226:	f1ad 0c04 	sub.w	ip, sp, #4
 800022a:	4a0a      	ldr	r2, [pc, #40]	@ (8000254 <LoopForever+0x1c>)

0800022c <LoopPaintStack>:
 800022c:	f84c 3904 	str.w	r3, [ip], #-4
 8000230:	4594      	cmp	ip, r2
 8000232:	d1fb      	bne.n	800022c <LoopPaintStack>
 8000234:	f001 ff82 	bl	800213c <main>

08000238 <LoopForever>:
 8000238:	e7fe      	b.n	8000238 <LoopForever>
 800023a:	0000      	.short	0x0000
 800023c:	20008000 	.word	0x20008000
 8000240:	20000000 	.word	0x20000000
 8000244:	200001e0 	.word	0x200001e0
 8000248:	0800d5f0 	.word	0x0800d5f0
 800024c:	200001e0 	.word	0x200001e0
 8000250:	20000ad4 	.word	0x20000ad4
 8000254:	20007c00 	.word	0x20007c00

08000258 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.startup.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000258:	e7fe      	b.n	8000258 <COMP1_2_3_IRQHandler>
	...

Disassembly of section .bootloader:

08000800 <bootloader>:
bl_func void TOASTER_ask_for_packet(uint8_t packet_number);
bl_func void msgToUART(msg_t * msg);

//seule fonction publique de ce fichier !
__attribute__((section(".bootloader.begin"))) void bootloader(uint32_t version_of_toaster)
{
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	f5ad 4d80 	sub.w	sp, sp, #16384	@ 0x4000
 8000806:	b088      	sub	sp, #32
 8000808:	4604      	mov	r4, r0
	//return;
	RCC->AHB1ENR |= RCC_AHB1ENR_FLASHEN;
 800080a:	4b8f      	ldr	r3, [pc, #572]	@ (8000a48 <bootloader+0x248>)
 800080c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800080e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000812:	649a      	str	r2, [r3, #72]	@ 0x48
	RCC->APB2ENR = 1;
 8000814:	2201      	movs	r2, #1
 8000816:	661a      	str	r2, [r3, #96]	@ 0x60
	RCC->APB1ENR1 |= 1<<28;
 8000818:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800081a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800081e:	659a      	str	r2, [r3, #88]	@ 0x58
	RCC->ICSCR = 0x40950000;
 8000820:	4a8a      	ldr	r2, [pc, #552]	@ (8000a4c <bootloader+0x24c>)
 8000822:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = 0x10005532;
 8000824:	4a8a      	ldr	r2, [pc, #552]	@ (8000a50 <bootloader+0x250>)
 8000826:	60da      	str	r2, [r3, #12]
    RCC->CR = 0x03000500;
 8000828:	4a8a      	ldr	r2, [pc, #552]	@ (8000a54 <bootloader+0x254>)
 800082a:	601a      	str	r2, [r3, #0]
    RCC->PLLCFGR = 0x11005532;
 800082c:	4a8a      	ldr	r2, [pc, #552]	@ (8000a58 <bootloader+0x258>)
 800082e:	60da      	str	r2, [r3, #12]
    while ((RCC->CR & RCC_CR_PLLRDY) == 0U);
 8000830:	4b85      	ldr	r3, [pc, #532]	@ (8000a48 <bootloader+0x248>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000838:	d0fa      	beq.n	8000830 <bootloader+0x30>
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_LATENCY_4);
 800083a:	4a88      	ldr	r2, [pc, #544]	@ (8000a5c <bootloader+0x25c>)
 800083c:	6813      	ldr	r3, [r2, #0]
 800083e:	f023 030f 	bic.w	r3, r3, #15
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6013      	str	r3, [r2, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000848:	f5a2 5280 	sub.w	r2, r2, #4096	@ 0x1000
 800084c:	6893      	ldr	r3, [r2, #8]
 800084e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000856:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, 0x03);
 8000858:	6893      	ldr	r3, [r2, #8]
 800085a:	f043 0303 	orr.w	r3, r3, #3
 800085e:	6093      	str	r3, [r2, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (0x03 << RCC_CFGR_SWS_Pos));
 8000860:	4b79      	ldr	r3, [pc, #484]	@ (8000a48 <bootloader+0x248>)
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	f003 030c 	and.w	r3, r3, #12
 8000868:	2b0c      	cmp	r3, #12
 800086a:	d1f9      	bne.n	8000860 <bootloader+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800086c:	4b76      	ldr	r3, [pc, #472]	@ (8000a48 <bootloader+0x248>)
 800086e:	689a      	ldr	r2, [r3, #8]
 8000870:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8000874:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8000876:	689a      	ldr	r2, [r3, #8]
 8000878:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 800087c:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8000880:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, 0x00);
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8000888:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, 0x00);
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000890:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((0x00) << 3U));
 8000892:	689a      	ldr	r2, [r3, #8]
 8000894:	f422 5260 	bic.w	r2, r2, #14336	@ 0x3800
 8000898:	609a      	str	r2, [r3, #8]

    SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK ON
 800089a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800089c:	f042 0201 	orr.w	r2, r2, #1
 80008a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USART1_CONFIG(0);
 80008a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80008a6:	f022 0203 	bic.w	r2, r2, #3
 80008aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    GPIOA->AFR[1]=0x0770;
 80008ae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008b2:	f44f 61ee 	mov.w	r1, #1904	@ 0x770
 80008b6:	6251      	str	r1, [r2, #36]	@ 0x24
    GPIOA->MODER=0xABEBFFFF;
 80008b8:	4969      	ldr	r1, [pc, #420]	@ (8000a60 <bootloader+0x260>)
 80008ba:	6011      	str	r1, [r2, #0]
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); //USART1 CLK ON
 80008bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80008be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80008c2:	661a      	str	r2, [r3, #96]	@ 0x60
    USART1->CR1 &= ~USART_CR1_UE;		//USART1 OFF
 80008c4:	f5a3 4358 	sub.w	r3, r3, #55296	@ 0xd800
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	f022 0201 	bic.w	r2, r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
    USART1->CR1 = 0x0000000C;
 80008d0:	220c      	movs	r2, #12
 80008d2:	601a      	str	r2, [r3, #0]
    USART1->CR2 = 0x00000000;
 80008d4:	2200      	movs	r2, #0
 80008d6:	605a      	str	r2, [r3, #4]
    USART1->CR3 = 0x00000000;
 80008d8:	609a      	str	r2, [r3, #8]
    USART1->BRR = 0x00000171;
 80008da:	f240 1171 	movw	r1, #369	@ 0x171
 80008de:	60d9      	str	r1, [r3, #12]
    USART1->PRESC = 0x00000000;
 80008e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    CLEAR_BIT(USART1->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80008e8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(USART1->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80008f0:	609a      	str	r2, [r3, #8]
    USART1->CR1 |= USART_CR1_UE;		//USART1 ON
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	f042 0201 	orr.w	r2, r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
	msg_t msg;
	uint32_t nb_packets;
	uint32_t program_size;
	uint32_t toaster_version_available;

	if(TOASTER_receive_B0(400000) == 0)
 80008fa:	485a      	ldr	r0, [pc, #360]	@ (8000a64 <bootloader+0x264>)
 80008fc:	f000 fa71 	bl	8000de2 <TOASTER_receive_B0>
 8000900:	b9a8      	cbnz	r0, 800092e <bootloader+0x12e>
	{
		USART1->CR1 = 0;
 8000902:	2200      	movs	r2, #0
 8000904:	4b58      	ldr	r3, [pc, #352]	@ (8000a68 <bootloader+0x268>)
 8000906:	601a      	str	r2, [r3, #0]
		RCC->APB2ENR = 0;
 8000908:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 800090c:	661a      	str	r2, [r3, #96]	@ 0x60
		RCC->APB1ENR1 &= ~(1<<28);
 800090e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000910:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8000914:	659a      	str	r2, [r3, #88]	@ 0x58
		CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000916:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000918:	f022 0201 	bic.w	r2, r2, #1
 800091c:	64da      	str	r2, [r3, #76]	@ 0x4c
		CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 800091e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000920:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000924:	661a      	str	r2, [r3, #96]	@ 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
	__asm volatile ("dsb");
	return;
	//test_flash();
}
 8000926:	f50d 4d80 	add.w	sp, sp, #16384	@ 0x4000
 800092a:	b008      	add	sp, #32
 800092c:	bd70      	pop	{r4, r5, r6, pc}
	TOASTER_send_request_for_program();
 800092e:	f000 fa8a 	bl	8000e46 <TOASTER_send_request_for_program>
	res = TOASTER_receive(&msg, NULL, 40000000);//40000);	//fonction blocante avec timeout.
 8000932:	4a4e      	ldr	r2, [pc, #312]	@ (8000a6c <bootloader+0x26c>)
 8000934:	2100      	movs	r1, #0
 8000936:	f50d 4080 	add.w	r0, sp, #16384	@ 0x4000
 800093a:	3014      	adds	r0, #20
 800093c:	f000 f996 	bl	8000c6c <TOASTER_receive>
	if(res == 1 && msg.sid == SID_BOOTLOADER_PROGRAM_AVAILABLE && msg.size >= 8)
 8000940:	2801      	cmp	r0, #1
 8000942:	d1f0      	bne.n	8000926 <bootloader+0x126>
 8000944:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000948:	3314      	adds	r3, #20
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b71      	cmp	r3, #113	@ 0x71
 800094e:	d1ea      	bne.n	8000926 <bootloader+0x126>
 8000950:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000954:	3315      	adds	r3, #21
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b07      	cmp	r3, #7
 800095a:	d9e4      	bls.n	8000926 <bootloader+0x126>
		toaster_version_available = msg.data[0];
 800095c:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000960:	3316      	adds	r3, #22
 8000962:	781a      	ldrb	r2, [r3, #0]
		nb_packets = U32FROMU8(0x00, msg.data[1], msg.data[2], msg.data[3]);
 8000964:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000968:	3317      	adds	r3, #23
 800096a:	7819      	ldrb	r1, [r3, #0]
 800096c:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000970:	3318      	adds	r3, #24
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800097a:	f50d 4180 	add.w	r1, sp, #16384	@ 0x4000
 800097e:	3119      	adds	r1, #25
 8000980:	7809      	ldrb	r1, [r1, #0]
 8000982:	ea43 0601 	orr.w	r6, r3, r1
		program_size = U32FROMU8(msg.data[4], msg.data[5], msg.data[6], msg.data[7]);
 8000986:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 800098a:	331a      	adds	r3, #26
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	f50d 4180 	add.w	r1, sp, #16384	@ 0x4000
 8000992:	311b      	adds	r1, #27
 8000994:	780d      	ldrb	r5, [r1, #0]
 8000996:	042d      	lsls	r5, r5, #16
 8000998:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
 800099c:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 80009a0:	331c      	adds	r3, #28
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 80009a8:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 80009ac:	331d      	adds	r3, #29
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	431d      	orrs	r5, r3
	if(version_of_toaster == toaster_version_available)
 80009b2:	42a2      	cmp	r2, r4
 80009b4:	d0b7      	beq.n	8000926 <bootloader+0x126>
	if (program_size > 120*1024)
 80009b6:	f5b5 3ff0 	cmp.w	r5, #122880	@ 0x1e000
 80009ba:	d8b4      	bhi.n	8000926 <bootloader+0x126>
	Unlock();
 80009bc:	f000 f85e 	bl	8000a7c <Unlock>
	BL_FLASH_Erase(program_size);
 80009c0:	4628      	mov	r0, r5
 80009c2:	f000 f88d 	bl	8000ae0 <BL_FLASH_Erase>
	for(int p = nb_packets-1; p>=0; )	//pas de p-- ici, on d�cr�mente qu'apr�s v�rification de validit� du packet.
 80009c6:	3e01      	subs	r6, #1
 80009c8:	2e00      	cmp	r6, #0
 80009ca:	db1b      	blt.n	8000a04 <bootloader+0x204>
		TOASTER_ask_for_packet(p);
 80009cc:	b2f0      	uxtb	r0, r6
 80009ce:	f000 fa52 	bl	8000e76 <TOASTER_ask_for_packet>
		if(TOASTER_receive(&msg, &packet, 400000000) && msg.sid == SID_TOASTER_PACKET)
 80009d2:	4a27      	ldr	r2, [pc, #156]	@ (8000a70 <bootloader+0x270>)
 80009d4:	a901      	add	r1, sp, #4
 80009d6:	f50d 4080 	add.w	r0, sp, #16384	@ 0x4000
 80009da:	3014      	adds	r0, #20
 80009dc:	f000 f946 	bl	8000c6c <TOASTER_receive>
 80009e0:	2800      	cmp	r0, #0
 80009e2:	d0f1      	beq.n	80009c8 <bootloader+0x1c8>
 80009e4:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 80009e8:	3314      	adds	r3, #20
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b74      	cmp	r3, #116	@ 0x74
 80009ee:	d1eb      	bne.n	80009c8 <bootloader+0x1c8>
			address = (uint32_t *)(0x08000000 + p * PACKET_DATA_SIZE);
 80009f0:	f506 5000 	add.w	r0, r6, #8192	@ 0x2000
			status = FLASH_write_packet(address, &packet);
 80009f4:	a901      	add	r1, sp, #4
 80009f6:	0380      	lsls	r0, r0, #14
 80009f8:	f000 f8a8 	bl	8000b4c <FLASH_write_packet>
			if (status == BL_FLASH_COMPLETE)
 80009fc:	2809      	cmp	r0, #9
 80009fe:	d1e3      	bne.n	80009c8 <bootloader+0x1c8>
				p--;
 8000a00:	3e01      	subs	r6, #1
 8000a02:	e7e1      	b.n	80009c8 <bootloader+0x1c8>
	Lock();
 8000a04:	f000 f84a 	bl	8000a9c <Lock>
	while((USART1->ISR & USART_ISR_TC) == 0);	//attendre que la transmission soit termin�e !
 8000a08:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <bootloader+0x268>)
 8000a0a:	69db      	ldr	r3, [r3, #28]
 8000a0c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000a10:	d0fa      	beq.n	8000a08 <bootloader+0x208>
	RCC->APB2ENR = 0;
 8000a12:	4b0d      	ldr	r3, [pc, #52]	@ (8000a48 <bootloader+0x248>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	661a      	str	r2, [r3, #96]	@ 0x60
	RCC->APB1ENR1 &= ~(1<<28);
 8000a18:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a1a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8000a1e:	659a      	str	r2, [r3, #88]	@ 0x58
	CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000a20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a22:	f022 0201 	bic.w	r2, r2, #1
 8000a26:	64da      	str	r2, [r3, #76]	@ 0x4c
	CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 8000a28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000a2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000a2e:	661a      	str	r2, [r3, #96]	@ 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
 8000a30:	f3bf 8f4f 	dsb	sy
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
 8000a34:	490f      	ldr	r1, [pc, #60]	@ (8000a74 <bootloader+0x274>)
 8000a36:	68ca      	ldr	r2, [r1, #12]
 8000a38:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <bootloader+0x278>)
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	60cb      	str	r3, [r1, #12]
	__asm volatile ("dsb");
 8000a42:	f3bf 8f4f 	dsb	sy
	return;
 8000a46:	e76e      	b.n	8000926 <bootloader+0x126>
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40950000 	.word	0x40950000
 8000a50:	10005532 	.word	0x10005532
 8000a54:	03000500 	.word	0x03000500
 8000a58:	11005532 	.word	0x11005532
 8000a5c:	40022000 	.word	0x40022000
 8000a60:	abebffff 	.word	0xabebffff
 8000a64:	00061a80 	.word	0x00061a80
 8000a68:	40013800 	.word	0x40013800
 8000a6c:	02625a00 	.word	0x02625a00
 8000a70:	17d78400 	.word	0x17d78400
 8000a74:	e000ed00 	.word	0xe000ed00
 8000a78:	05fa0004 	.word	0x05fa0004

08000a7c <Unlock>:
	return status;
}

static void Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != 0)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <Unlock+0x18>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	db00      	blt.n	8000a86 <Unlock+0xa>
  {
    FLASH->KEYR = FLASH_KEY1;
    FLASH->KEYR = FLASH_KEY2;
  }
}
 8000a84:	4770      	bx	lr
    FLASH->KEYR = FLASH_KEY1;
 8000a86:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <Unlock+0x18>)
 8000a88:	4a03      	ldr	r2, [pc, #12]	@ (8000a98 <Unlock+0x1c>)
 8000a8a:	609a      	str	r2, [r3, #8]
    FLASH->KEYR = FLASH_KEY2;
 8000a8c:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8000a90:	609a      	str	r2, [r3, #8]
}
 8000a92:	e7f7      	b.n	8000a84 <Unlock+0x8>
 8000a94:	40022000 	.word	0x40022000
 8000a98:	45670123 	.word	0x45670123

08000a9c <Lock>:

static void Lock(void)
{
  FLASH->CR |= FLASH_CR_LOCK;
 8000a9c:	4a02      	ldr	r2, [pc, #8]	@ (8000aa8 <Lock+0xc>)
 8000a9e:	6953      	ldr	r3, [r2, #20]
 8000aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa4:	6153      	str	r3, [r2, #20]
}
 8000aa6:	4770      	bx	lr
 8000aa8:	40022000 	.word	0x40022000

08000aac <GetStatus>:


static FLASH_Status GetStatus(void)
{
	uint32_t sr;
	sr = FLASH->SR;
 8000aac:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <GetStatus+0x30>)
 8000aae:	691b      	ldr	r3, [r3, #16]
	if(sr & FLASH_FLAG_BSY)
 8000ab0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000ab4:	d10a      	bne.n	8000acc <GetStatus+0x20>
		return BL_FLASH_BUSY;
	if(sr & FLASH_FLAG_WRPERR)
 8000ab6:	f013 0f10 	tst.w	r3, #16
 8000aba:	d109      	bne.n	8000ad0 <GetStatus+0x24>
		return BL_FLASH_ERROR_WRP;
	if(sr & (uint32_t)0xEF)
 8000abc:	f013 0fef 	tst.w	r3, #239	@ 0xef
 8000ac0:	d108      	bne.n	8000ad4 <GetStatus+0x28>
		return BL_FLASH_ERROR_PROGRAM;
	if(sr & FLASH_FLAG_OPERR)
 8000ac2:	f013 0f02 	tst.w	r3, #2
 8000ac6:	d107      	bne.n	8000ad8 <GetStatus+0x2c>
		return BL_FLASH_ERROR_OPERATION;
	return BL_FLASH_COMPLETE;
 8000ac8:	2009      	movs	r0, #9
 8000aca:	4770      	bx	lr
		return BL_FLASH_BUSY;
 8000acc:	2001      	movs	r0, #1
 8000ace:	4770      	bx	lr
		return BL_FLASH_ERROR_WRP;
 8000ad0:	2005      	movs	r0, #5
 8000ad2:	4770      	bx	lr
		return BL_FLASH_ERROR_PROGRAM;
 8000ad4:	2006      	movs	r0, #6
 8000ad6:	4770      	bx	lr
		return BL_FLASH_ERROR_OPERATION;
 8000ad8:	2007      	movs	r0, #7
}
 8000ada:	4770      	bx	lr
 8000adc:	40022000 	.word	0x40022000

08000ae0 <BL_FLASH_Erase>:
{
 8000ae0:	b538      	push	{r3, r4, r5, lr}
	last_used_sector = ((program_size/PACKET_DATA_SIZE+1)*PACKET_DATA_SIZE / 0x800) + 1;
 8000ae2:	0b85      	lsrs	r5, r0, #14
 8000ae4:	3501      	adds	r5, #1
 8000ae6:	03ad      	lsls	r5, r5, #14
 8000ae8:	0aed      	lsrs	r5, r5, #11
 8000aea:	3501      	adds	r5, #1
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000aec:	2402      	movs	r4, #2
 8000aee:	e018      	b.n	8000b22 <BL_FLASH_Erase+0x42>
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (s << FLASH_CR_PNB_Pos));
 8000af0:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <BL_FLASH_Erase+0x48>)
 8000af2:	695a      	ldr	r2, [r3, #20]
 8000af4:	f422 72fc 	bic.w	r2, r2, #504	@ 0x1f8
 8000af8:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
 8000afc:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000afe:	695a      	ldr	r2, [r3, #20]
 8000b00:	f042 0202 	orr.w	r2, r2, #2
 8000b04:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;
 8000b06:	695a      	ldr	r2, [r3, #20]
 8000b08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b0c:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b0e:	f7ff ffcd 	bl	8000aac <GetStatus>
 8000b12:	2801      	cmp	r0, #1
 8000b14:	d0fb      	beq.n	8000b0e <BL_FLASH_Erase+0x2e>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b16:	4a04      	ldr	r2, [pc, #16]	@ (8000b28 <BL_FLASH_Erase+0x48>)
 8000b18:	6953      	ldr	r3, [r2, #20]
 8000b1a:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8000b1e:	6153      	str	r3, [r2, #20]
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000b20:	3401      	adds	r4, #1
 8000b22:	42ac      	cmp	r4, r5
 8000b24:	d9e4      	bls.n	8000af0 <BL_FLASH_Erase+0x10>
}
 8000b26:	bd38      	pop	{r3, r4, r5, pc}
 8000b28:	40022000 	.word	0x40022000

08000b2c <WaitForLastOperation>:
{
 8000b2c:	b500      	push	{lr}
 8000b2e:	b083      	sub	sp, #12
	  status = GetStatus();
 8000b30:	f7ff ffbc 	bl	8000aac <GetStatus>
 8000b34:	f88d 0007 	strb.w	r0, [sp, #7]
  }while(status == BL_FLASH_BUSY);
 8000b38:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d0f6      	beq.n	8000b30 <WaitForLastOperation+0x4>
  return status;
 8000b42:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000b46:	b003      	add	sp, #12
 8000b48:	f85d fb04 	ldr.w	pc, [sp], #4

08000b4c <FLASH_write_packet>:
{
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	4607      	mov	r7, r0
 8000b52:	4688      	mov	r8, r1
	status = WaitForLastOperation();
 8000b54:	f7ff ffea 	bl	8000b2c <WaitForLastOperation>
 8000b58:	4605      	mov	r5, r0
	if(address == (uint32_t *)(0x08000000))
 8000b5a:	f1b7 6f00 	cmp.w	r7, #134217728	@ 0x8000000
 8000b5e:	d004      	beq.n	8000b6a <FLASH_write_packet+0x1e>
	if(status == BL_FLASH_COMPLETE)
 8000b60:	2d09      	cmp	r5, #9
 8000b62:	d019      	beq.n	8000b98 <FLASH_write_packet+0x4c>
}
 8000b64:	4628      	mov	r0, r5
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (0 << FLASH_CR_PNB_Pos));
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000b6c:	695a      	ldr	r2, [r3, #20]
 8000b6e:	f422 72fc 	bic.w	r2, r2, #504	@ 0x1f8
 8000b72:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	f042 0202 	orr.w	r2, r2, #2
 8000b7a:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;		//on efface le secteur 0
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b82:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b84:	f7ff ff92 	bl	8000aac <GetStatus>
 8000b88:	2801      	cmp	r0, #1
 8000b8a:	d0fb      	beq.n	8000b84 <FLASH_write_packet+0x38>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b8c:	4a25      	ldr	r2, [pc, #148]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000b8e:	6953      	ldr	r3, [r2, #20]
 8000b90:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8000b94:	6153      	str	r3, [r2, #20]
 8000b96:	e7e3      	b.n	8000b60 <FLASH_write_packet+0x14>
		    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8000b98:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8000ba0:	d004      	beq.n	8000bac <FLASH_write_packet+0x60>
		      __HAL_FLASH_DATA_CACHE_DISABLE();
 8000ba2:	4a20      	ldr	r2, [pc, #128]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000ba4:	6813      	ldr	r3, [r2, #0]
 8000ba6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000baa:	6013      	str	r3, [r2, #0]
		FLASH->CR |= FLASH_CR_PG;
 8000bac:	4a1d      	ldr	r2, [pc, #116]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000bae:	6953      	ldr	r3, [r2, #20]
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6153      	str	r3, [r2, #20]
		data = (uint32_t *)packet->data;
 8000bb6:	f108 090d 	add.w	r9, r8, #13
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bba:	2400      	movs	r4, #0
 8000bbc:	e002      	b.n	8000bc4 <FLASH_write_packet+0x78>
			if (status != BL_FLASH_COMPLETE)
 8000bbe:	2d09      	cmp	r5, #9
 8000bc0:	d129      	bne.n	8000c16 <FLASH_write_packet+0xca>
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bc2:	3401      	adds	r4, #1
 8000bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8000bc8:	ebb4 0fd3 	cmp.w	r4, r3, lsr #3
 8000bcc:	d223      	bcs.n	8000c16 <FLASH_write_packet+0xca>
			a = (uint32_t*)(address+2*i);
 8000bce:	00e2      	lsls	r2, r4, #3
 8000bd0:	eb07 06c4 	add.w	r6, r7, r4, lsl #3
			if (a < (uint32_t *)0x08000800 || a >= (uint32_t *)0x08001000)	//on �crase pas le secteur 1 (bootloader)!
 8000bd4:	f1a6 2308 	sub.w	r3, r6, #134219776	@ 0x8000800
 8000bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000bdc:	d3ef      	bcc.n	8000bbe <FLASH_write_packet+0x72>
				*a = data[2*i];
 8000bde:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000be2:	f847 3034 	str.w	r3, [r7, r4, lsl #3]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000be6:	f3bf 8f6f 	isb	sy
				*(a+1) = data[2*i+1];
 8000bea:	f102 0a04 	add.w	sl, r2, #4
 8000bee:	f859 300a 	ldr.w	r3, [r9, sl]
 8000bf2:	6073      	str	r3, [r6, #4]
				status = WaitForLastOperation();
 8000bf4:	f7ff ff9a 	bl	8000b2c <WaitForLastOperation>
 8000bf8:	4605      	mov	r5, r0
				if(*a != data[2*i] || *(a+1) != data[2*i+1])
 8000bfa:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
 8000bfe:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d106      	bne.n	8000c14 <FLASH_write_packet+0xc8>
 8000c06:	6872      	ldr	r2, [r6, #4]
 8000c08:	f859 300a 	ldr.w	r3, [r9, sl]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d0d6      	beq.n	8000bbe <FLASH_write_packet+0x72>
					status = BL_FLASH_ERROR_PROGRAM;
 8000c10:	2506      	movs	r5, #6
 8000c12:	e000      	b.n	8000c16 <FLASH_write_packet+0xca>
 8000c14:	2506      	movs	r5, #6
		FLASH->CR &= (~FLASH_CR_PG);
 8000c16:	4a03      	ldr	r2, [pc, #12]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000c18:	6953      	ldr	r3, [r2, #20]
 8000c1a:	f023 0301 	bic.w	r3, r3, #1
 8000c1e:	6153      	str	r3, [r2, #20]
 8000c20:	e7a0      	b.n	8000b64 <FLASH_write_packet+0x18>
 8000c22:	bf00      	nop
 8000c24:	40022000 	.word	0x40022000

08000c28 <UART_write>:
	while((USART1->ISR & USART_ISR_TXE) == 0);
 8000c28:	4b03      	ldr	r3, [pc, #12]	@ (8000c38 <UART_write+0x10>)
 8000c2a:	69db      	ldr	r3, [r3, #28]
 8000c2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000c30:	d0fa      	beq.n	8000c28 <UART_write>
	USART1->TDR = (uint16_t)(c);
 8000c32:	4b01      	ldr	r3, [pc, #4]	@ (8000c38 <UART_write+0x10>)
 8000c34:	6298      	str	r0, [r3, #40]	@ 0x28
}
 8000c36:	4770      	bx	lr
 8000c38:	40013800 	.word	0x40013800

08000c3c <UART_read>:
{
 8000c3c:	4684      	mov	ip, r0
	uint8_t ret = 0;
 8000c3e:	2000      	movs	r0, #0
 8000c40:	e003      	b.n	8000c4a <UART_read+0xe>
			USART1->ICR = USART_FLAG_ERRORS;
 8000c42:	4a09      	ldr	r2, [pc, #36]	@ (8000c68 <UART_read+0x2c>)
 8000c44:	210f      	movs	r1, #15
 8000c46:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8000c48:	b16b      	cbz	r3, 8000c66 <UART_read+0x2a>
		status = USART1->ISR;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	@ (8000c68 <UART_read+0x2c>)
 8000c4c:	69db      	ldr	r3, [r3, #28]
		if (status & USART_ISR_RXNE)
 8000c4e:	f013 0f20 	tst.w	r3, #32
 8000c52:	d004      	beq.n	8000c5e <UART_read+0x22>
			*c = (uint8_t) (USART1->RDR);
 8000c54:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <UART_read+0x2c>)
 8000c56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000c58:	f88c 2000 	strb.w	r2, [ip]
			ret = 1;
 8000c5c:	2001      	movs	r0, #1
		if (status & USART_FLAG_ERRORS)
 8000c5e:	f013 030f 	ands.w	r3, r3, #15
 8000c62:	d0f1      	beq.n	8000c48 <UART_read+0xc>
 8000c64:	e7ed      	b.n	8000c42 <UART_read+0x6>
}
 8000c66:	4770      	bx	lr
 8000c68:	40013800 	.word	0x40013800

08000c6c <TOASTER_receive>:
{
 8000c6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c70:	b083      	sub	sp, #12
 8000c72:	4680      	mov	r8, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	4614      	mov	r4, r2
 8000c78:	2600      	movs	r6, #0
	state = WAIT_SOH;
 8000c7a:	4635      	mov	r5, r6
 8000c7c:	e00f      	b.n	8000c9e <TOASTER_receive+0x32>
					if(c == SOH)
 8000c7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d106      	bne.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_SID;
 8000c86:	461d      	mov	r5, r3
 8000c88:	e004      	b.n	8000c94 <TOASTER_receive+0x28>
					msg->sid = c;
 8000c8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c8e:	f888 3000 	strb.w	r3, [r8]
					state = WAIT_SIZE;
 8000c92:	2502      	movs	r5, #2
	}while(timeout_nb_loops--);
 8000c94:	1e63      	subs	r3, r4, #1
 8000c96:	2c00      	cmp	r4, #0
 8000c98:	f000 809d 	beq.w	8000dd6 <TOASTER_receive+0x16a>
 8000c9c:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000c9e:	f10d 0007 	add.w	r0, sp, #7
 8000ca2:	f7ff ffcb 	bl	8000c3c <UART_read>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d0f4      	beq.n	8000c94 <TOASTER_receive+0x28>
			switch(state)
 8000caa:	2d05      	cmp	r5, #5
 8000cac:	f200 808b 	bhi.w	8000dc6 <TOASTER_receive+0x15a>
 8000cb0:	a301      	add	r3, pc, #4	@ (adr r3, 8000cb8 <TOASTER_receive+0x4c>)
 8000cb2:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
 8000cb6:	bf00      	nop
 8000cb8:	08000c7f 	.word	0x08000c7f
 8000cbc:	08000c8b 	.word	0x08000c8b
 8000cc0:	08000cd1 	.word	0x08000cd1
 8000cc4:	08000ce5 	.word	0x08000ce5
 8000cc8:	08000d57 	.word	0x08000d57
 8000ccc:	08000db5 	.word	0x08000db5
					msg->size = c;
 8000cd0:	f89d 6007 	ldrb.w	r6, [sp, #7]
 8000cd4:	f888 6001 	strb.w	r6, [r8, #1]
					if(msg->size == 0)
 8000cd8:	2e00      	cmp	r6, #0
 8000cda:	d076      	beq.n	8000dca <TOASTER_receive+0x15e>
					else if(msg->size <= 8)
 8000cdc:	2e08      	cmp	r6, #8
 8000cde:	d876      	bhi.n	8000dce <TOASTER_receive+0x162>
						state = RECEIVE_DATA;
 8000ce0:	2503      	movs	r5, #3
 8000ce2:	e7d7      	b.n	8000c94 <TOASTER_receive+0x28>
					msg->data[msg->size - remaining_data] = c;
 8000ce4:	f898 2001 	ldrb.w	r2, [r8, #1]
 8000ce8:	1b93      	subs	r3, r2, r6
 8000cea:	4443      	add	r3, r8
 8000cec:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000cf0:	7099      	strb	r1, [r3, #2]
					remaining_data--;
 8000cf2:	3e01      	subs	r6, #1
					if(remaining_data == 0)
 8000cf4:	f016 06ff 	ands.w	r6, r6, #255	@ 0xff
 8000cf8:	d1cc      	bne.n	8000c94 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000cfa:	f898 3000 	ldrb.w	r3, [r8]
 8000cfe:	2b74      	cmp	r3, #116	@ 0x74
 8000d00:	d001      	beq.n	8000d06 <TOASTER_receive+0x9a>
						state = WAIT_EOT;
 8000d02:	2505      	movs	r5, #5
 8000d04:	e7c6      	b.n	8000c94 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000d06:	2a08      	cmp	r2, #8
 8000d08:	d001      	beq.n	8000d0e <TOASTER_receive+0xa2>
						state = WAIT_EOT;
 8000d0a:	2505      	movs	r5, #5
 8000d0c:	e7c2      	b.n	8000c94 <TOASTER_receive+0x28>
							if(packet != NULL)
 8000d0e:	2f00      	cmp	r7, #0
 8000d10:	d05f      	beq.n	8000dd2 <TOASTER_receive+0x166>
								packet->packet_nb = msg->data[0];
 8000d12:	f898 3002 	ldrb.w	r3, [r8, #2]
 8000d16:	733b      	strb	r3, [r7, #12]
								packet->size = U32FROMU8(0x00, msg->data[1], msg->data[2], msg->data[3]);
 8000d18:	f898 2003 	ldrb.w	r2, [r8, #3]
 8000d1c:	f898 3004 	ldrb.w	r3, [r8, #4]
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d26:	f898 2005 	ldrb.w	r2, [r8, #5]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	603b      	str	r3, [r7, #0]
								packet->crc = U32FROMU8(msg->data[4], msg->data[5], msg->data[6], msg->data[7]);
 8000d2e:	f898 2006 	ldrb.w	r2, [r8, #6]
 8000d32:	f898 3007 	ldrb.w	r3, [r8, #7]
 8000d36:	041b      	lsls	r3, r3, #16
 8000d38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d3c:	f898 2008 	ldrb.w	r2, [r8, #8]
 8000d40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d44:	f898 2009 	ldrb.w	r2, [r8, #9]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	607b      	str	r3, [r7, #4]
								packet->crc_calculated = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60bb      	str	r3, [r7, #8]
								packet_index = 0;
 8000d50:	4699      	mov	r9, r3
								state = RECEIVE_PACKET;
 8000d52:	2504      	movs	r5, #4
 8000d54:	e79e      	b.n	8000c94 <TOASTER_receive+0x28>
					packet->data[packet_index] = c;
 8000d56:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000d5a:	eb07 0309 	add.w	r3, r7, r9
 8000d5e:	7358      	strb	r0, [r3, #13]
					packet_index++;
 8000d60:	f109 0101 	add.w	r1, r9, #1
					if(packet_index % 4 == 0)
 8000d64:	f011 0f03 	tst.w	r1, #3
 8000d68:	d115      	bne.n	8000d96 <TOASTER_receive+0x12a>
						packet->crc_calculated ^= U32FROMU8(packet->data[packet_index-1], packet->data[packet_index-2], packet->data[packet_index-3], packet->data[packet_index-4]);
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	f109 33ff 	add.w	r3, r9, #4294967295
 8000d70:	443b      	add	r3, r7
 8000d72:	7b5b      	ldrb	r3, [r3, #13]
 8000d74:	041b      	lsls	r3, r3, #16
 8000d76:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8000d7a:	f1a9 0002 	sub.w	r0, r9, #2
 8000d7e:	4438      	add	r0, r7
 8000d80:	7b40      	ldrb	r0, [r0, #13]
 8000d82:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8000d86:	f1a9 0903 	sub.w	r9, r9, #3
 8000d8a:	44b9      	add	r9, r7
 8000d8c:	f899 000d 	ldrb.w	r0, [r9, #13]
 8000d90:	4303      	orrs	r3, r0
 8000d92:	405a      	eors	r2, r3
 8000d94:	60ba      	str	r2, [r7, #8]
					if (packet_index == packet->size)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d001      	beq.n	8000da0 <TOASTER_receive+0x134>
					packet_index++;
 8000d9c:	4689      	mov	r9, r1
 8000d9e:	e779      	b.n	8000c94 <TOASTER_receive+0x28>
						if(packet->crc == packet->crc_calculated)
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d002      	beq.n	8000dae <TOASTER_receive+0x142>
					packet_index++;
 8000da8:	4689      	mov	r9, r1
							state = WAIT_SOH;
 8000daa:	2500      	movs	r5, #0
 8000dac:	e772      	b.n	8000c94 <TOASTER_receive+0x28>
					packet_index++;
 8000dae:	4689      	mov	r9, r1
							state = WAIT_EOT;
 8000db0:	2505      	movs	r5, #5
 8000db2:	e76f      	b.n	8000c94 <TOASTER_receive+0x28>
					if(c == EOT)
 8000db4:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8000db8:	2d04      	cmp	r5, #4
 8000dba:	d010      	beq.n	8000dde <TOASTER_receive+0x172>
					else if(c == SOH)
 8000dbc:	2d01      	cmp	r5, #1
 8000dbe:	f43f af69 	beq.w	8000c94 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dc2:	2500      	movs	r5, #0
 8000dc4:	e766      	b.n	8000c94 <TOASTER_receive+0x28>
			switch(state)
 8000dc6:	2500      	movs	r5, #0
 8000dc8:	e764      	b.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dca:	2505      	movs	r5, #5
 8000dcc:	e762      	b.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dce:	2500      	movs	r5, #0
 8000dd0:	e760      	b.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dd2:	2505      	movs	r5, #5
 8000dd4:	e75e      	b.n	8000c94 <TOASTER_receive+0x28>
	return 0;
 8000dd6:	2000      	movs	r0, #0
}
 8000dd8:	b003      	add	sp, #12
 8000dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						return 1;
 8000dde:	2001      	movs	r0, #1
 8000de0:	e7fa      	b.n	8000dd8 <TOASTER_receive+0x16c>

08000de2 <TOASTER_receive_B0>:
{
 8000de2:	b510      	push	{r4, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	4604      	mov	r4, r0
 8000de8:	e002      	b.n	8000df0 <TOASTER_receive_B0+0xe>
	}while(timeout_nb_loops--);
 8000dea:	1e63      	subs	r3, r4, #1
 8000dec:	b164      	cbz	r4, 8000e08 <TOASTER_receive_B0+0x26>
 8000dee:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000df0:	f10d 0007 	add.w	r0, sp, #7
 8000df4:	f7ff ff22 	bl	8000c3c <UART_read>
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d0f6      	beq.n	8000dea <TOASTER_receive_B0+0x8>
			if(c == 0xB0)
 8000dfc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000e00:	2bb0      	cmp	r3, #176	@ 0xb0
 8000e02:	d1f2      	bne.n	8000dea <TOASTER_receive_B0+0x8>
				return 1;
 8000e04:	2001      	movs	r0, #1
 8000e06:	e000      	b.n	8000e0a <TOASTER_receive_B0+0x28>
	return 0;
 8000e08:	2000      	movs	r0, #0
}
 8000e0a:	b002      	add	sp, #8
 8000e0c:	bd10      	pop	{r4, pc}

08000e0e <msgToUART>:
{
 8000e0e:	b538      	push	{r3, r4, r5, lr}
 8000e10:	4605      	mov	r5, r0
	UART_write(SOH);
 8000e12:	2001      	movs	r0, #1
 8000e14:	f7ff ff08 	bl	8000c28 <UART_write>
	UART_write(msg->sid);
 8000e18:	7828      	ldrb	r0, [r5, #0]
 8000e1a:	f7ff ff05 	bl	8000c28 <UART_write>
	UART_write(msg->size);
 8000e1e:	7868      	ldrb	r0, [r5, #1]
 8000e20:	f7ff ff02 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e24:	2400      	movs	r4, #0
 8000e26:	e005      	b.n	8000e34 <msgToUART+0x26>
		UART_write(msg->data[j]);
 8000e28:	192b      	adds	r3, r5, r4
 8000e2a:	7898      	ldrb	r0, [r3, #2]
 8000e2c:	f7ff fefc 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e30:	3401      	adds	r4, #1
 8000e32:	b2e4      	uxtb	r4, r4
 8000e34:	786b      	ldrb	r3, [r5, #1]
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d901      	bls.n	8000e3e <msgToUART+0x30>
 8000e3a:	2c07      	cmp	r4, #7
 8000e3c:	d9f4      	bls.n	8000e28 <msgToUART+0x1a>
	UART_write(EOT);
 8000e3e:	2004      	movs	r0, #4
 8000e40:	f7ff fef2 	bl	8000c28 <UART_write>
}
 8000e44:	bd38      	pop	{r3, r4, r5, pc}

08000e46 <TOASTER_send_request_for_program>:
{
 8000e46:	b500      	push	{lr}
 8000e48:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_REQUEST_FOR_PROGRAM;
 8000e4a:	2370      	movs	r3, #112	@ 0x70
 8000e4c:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 4;
 8000e50:	2304      	movs	r3, #4
 8000e52:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = PACKET_DATA_SIZE>>24 & 0xFF;
 8000e56:	2300      	movs	r3, #0
 8000e58:	f88d 3006 	strb.w	r3, [sp, #6]
	msg.data[1] = PACKET_DATA_SIZE>>16 & 0xFF;
 8000e5c:	f88d 3007 	strb.w	r3, [sp, #7]
	msg.data[2] = PACKET_DATA_SIZE>>8 & 0xFF;
 8000e60:	2240      	movs	r2, #64	@ 0x40
 8000e62:	f88d 2008 	strb.w	r2, [sp, #8]
	msg.data[3] = PACKET_DATA_SIZE & 0xFF;
 8000e66:	f88d 3009 	strb.w	r3, [sp, #9]
	msgToUART(&msg);
 8000e6a:	a801      	add	r0, sp, #4
 8000e6c:	f7ff ffcf 	bl	8000e0e <msgToUART>
}
 8000e70:	b005      	add	sp, #20
 8000e72:	f85d fb04 	ldr.w	pc, [sp], #4

08000e76 <TOASTER_ask_for_packet>:
{
 8000e76:	b500      	push	{lr}
 8000e78:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_ASK_FOR_PACKET;
 8000e7a:	2373      	movs	r3, #115	@ 0x73
 8000e7c:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 1;
 8000e80:	2301      	movs	r3, #1
 8000e82:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = packet_number;
 8000e86:	f88d 0006 	strb.w	r0, [sp, #6]
	msgToUART(&msg);
 8000e8a:	a801      	add	r0, sp, #4
 8000e8c:	f7ff ffbf 	bl	8000e0e <msgToUART>
}
 8000e90:	b005      	add	sp, #20
 8000e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e96:	bf00      	nop

Disassembly of section .text:

08001000 <__do_global_dtors_aux>:
 8001000:	b510      	push	{r4, lr}
 8001002:	4c05      	ldr	r4, [pc, #20]	@ (8001018 <__do_global_dtors_aux+0x18>)
 8001004:	7823      	ldrb	r3, [r4, #0]
 8001006:	b933      	cbnz	r3, 8001016 <__do_global_dtors_aux+0x16>
 8001008:	4b04      	ldr	r3, [pc, #16]	@ (800101c <__do_global_dtors_aux+0x1c>)
 800100a:	b113      	cbz	r3, 8001012 <__do_global_dtors_aux+0x12>
 800100c:	4804      	ldr	r0, [pc, #16]	@ (8001020 <__do_global_dtors_aux+0x20>)
 800100e:	f3af 8000 	nop.w
 8001012:	2301      	movs	r3, #1
 8001014:	7023      	strb	r3, [r4, #0]
 8001016:	bd10      	pop	{r4, pc}
 8001018:	200001e0 	.word	0x200001e0
 800101c:	00000000 	.word	0x00000000
 8001020:	0800c880 	.word	0x0800c880

08001024 <frame_dummy>:
 8001024:	b508      	push	{r3, lr}
 8001026:	4b03      	ldr	r3, [pc, #12]	@ (8001034 <frame_dummy+0x10>)
 8001028:	b11b      	cbz	r3, 8001032 <frame_dummy+0xe>
 800102a:	4903      	ldr	r1, [pc, #12]	@ (8001038 <frame_dummy+0x14>)
 800102c:	4803      	ldr	r0, [pc, #12]	@ (800103c <frame_dummy+0x18>)
 800102e:	f3af 8000 	nop.w
 8001032:	bd08      	pop	{r3, pc}
 8001034:	00000000 	.word	0x00000000
 8001038:	200001e4 	.word	0x200001e4
 800103c:	0800c880 	.word	0x0800c880

08001040 <memchr>:
 8001040:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8001044:	2a10      	cmp	r2, #16
 8001046:	db2b      	blt.n	80010a0 <memchr+0x60>
 8001048:	f010 0f07 	tst.w	r0, #7
 800104c:	d008      	beq.n	8001060 <memchr+0x20>
 800104e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001052:	3a01      	subs	r2, #1
 8001054:	428b      	cmp	r3, r1
 8001056:	d02d      	beq.n	80010b4 <memchr+0x74>
 8001058:	f010 0f07 	tst.w	r0, #7
 800105c:	b342      	cbz	r2, 80010b0 <memchr+0x70>
 800105e:	d1f6      	bne.n	800104e <memchr+0xe>
 8001060:	b4f0      	push	{r4, r5, r6, r7}
 8001062:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001066:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800106a:	f022 0407 	bic.w	r4, r2, #7
 800106e:	f07f 0700 	mvns.w	r7, #0
 8001072:	2300      	movs	r3, #0
 8001074:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001078:	3c08      	subs	r4, #8
 800107a:	ea85 0501 	eor.w	r5, r5, r1
 800107e:	ea86 0601 	eor.w	r6, r6, r1
 8001082:	fa85 f547 	uadd8	r5, r5, r7
 8001086:	faa3 f587 	sel	r5, r3, r7
 800108a:	fa86 f647 	uadd8	r6, r6, r7
 800108e:	faa5 f687 	sel	r6, r5, r7
 8001092:	b98e      	cbnz	r6, 80010b8 <memchr+0x78>
 8001094:	d1ee      	bne.n	8001074 <memchr+0x34>
 8001096:	bcf0      	pop	{r4, r5, r6, r7}
 8001098:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800109c:	f002 0207 	and.w	r2, r2, #7
 80010a0:	b132      	cbz	r2, 80010b0 <memchr+0x70>
 80010a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80010a6:	3a01      	subs	r2, #1
 80010a8:	ea83 0301 	eor.w	r3, r3, r1
 80010ac:	b113      	cbz	r3, 80010b4 <memchr+0x74>
 80010ae:	d1f8      	bne.n	80010a2 <memchr+0x62>
 80010b0:	2000      	movs	r0, #0
 80010b2:	4770      	bx	lr
 80010b4:	3801      	subs	r0, #1
 80010b6:	4770      	bx	lr
 80010b8:	2d00      	cmp	r5, #0
 80010ba:	bf06      	itte	eq
 80010bc:	4635      	moveq	r5, r6
 80010be:	3803      	subeq	r0, #3
 80010c0:	3807      	subne	r0, #7
 80010c2:	f015 0f01 	tst.w	r5, #1
 80010c6:	d107      	bne.n	80010d8 <memchr+0x98>
 80010c8:	3001      	adds	r0, #1
 80010ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80010ce:	bf02      	ittt	eq
 80010d0:	3001      	addeq	r0, #1
 80010d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80010d6:	3001      	addeq	r0, #1
 80010d8:	bcf0      	pop	{r4, r5, r6, r7}
 80010da:	3801      	subs	r0, #1
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <strlen>:
 80010e0:	4603      	mov	r3, r0
 80010e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80010e6:	2a00      	cmp	r2, #0
 80010e8:	d1fb      	bne.n	80010e2 <strlen+0x2>
 80010ea:	1a18      	subs	r0, r3, r0
 80010ec:	3801      	subs	r0, #1
 80010ee:	4770      	bx	lr

080010f0 <__aeabi_drsub>:
 80010f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80010f4:	e002      	b.n	80010fc <__adddf3>
 80010f6:	bf00      	nop

080010f8 <__aeabi_dsub>:
 80010f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080010fc <__adddf3>:
 80010fc:	b530      	push	{r4, r5, lr}
 80010fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8001106:	ea94 0f05 	teq	r4, r5
 800110a:	bf08      	it	eq
 800110c:	ea90 0f02 	teqeq	r0, r2
 8001110:	bf1f      	itttt	ne
 8001112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8001116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800111a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800111e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001122:	f000 80e2 	beq.w	80012ea <__adddf3+0x1ee>
 8001126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800112a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800112e:	bfb8      	it	lt
 8001130:	426d      	neglt	r5, r5
 8001132:	dd0c      	ble.n	800114e <__adddf3+0x52>
 8001134:	442c      	add	r4, r5
 8001136:	ea80 0202 	eor.w	r2, r0, r2
 800113a:	ea81 0303 	eor.w	r3, r1, r3
 800113e:	ea82 0000 	eor.w	r0, r2, r0
 8001142:	ea83 0101 	eor.w	r1, r3, r1
 8001146:	ea80 0202 	eor.w	r2, r0, r2
 800114a:	ea81 0303 	eor.w	r3, r1, r3
 800114e:	2d36      	cmp	r5, #54	@ 0x36
 8001150:	bf88      	it	hi
 8001152:	bd30      	pophi	{r4, r5, pc}
 8001154:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8001158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800115c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8001160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8001164:	d002      	beq.n	800116c <__adddf3+0x70>
 8001166:	4240      	negs	r0, r0
 8001168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800116c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8001170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8001178:	d002      	beq.n	8001180 <__adddf3+0x84>
 800117a:	4252      	negs	r2, r2
 800117c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001180:	ea94 0f05 	teq	r4, r5
 8001184:	f000 80a7 	beq.w	80012d6 <__adddf3+0x1da>
 8001188:	f1a4 0401 	sub.w	r4, r4, #1
 800118c:	f1d5 0e20 	rsbs	lr, r5, #32
 8001190:	db0d      	blt.n	80011ae <__adddf3+0xb2>
 8001192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8001196:	fa22 f205 	lsr.w	r2, r2, r5
 800119a:	1880      	adds	r0, r0, r2
 800119c:	f141 0100 	adc.w	r1, r1, #0
 80011a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80011a4:	1880      	adds	r0, r0, r2
 80011a6:	fa43 f305 	asr.w	r3, r3, r5
 80011aa:	4159      	adcs	r1, r3
 80011ac:	e00e      	b.n	80011cc <__adddf3+0xd0>
 80011ae:	f1a5 0520 	sub.w	r5, r5, #32
 80011b2:	f10e 0e20 	add.w	lr, lr, #32
 80011b6:	2a01      	cmp	r2, #1
 80011b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80011bc:	bf28      	it	cs
 80011be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80011c2:	fa43 f305 	asr.w	r3, r3, r5
 80011c6:	18c0      	adds	r0, r0, r3
 80011c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80011cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80011d0:	d507      	bpl.n	80011e2 <__adddf3+0xe6>
 80011d2:	f04f 0e00 	mov.w	lr, #0
 80011d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80011da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80011de:	eb6e 0101 	sbc.w	r1, lr, r1
 80011e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80011e6:	d31b      	bcc.n	8001220 <__adddf3+0x124>
 80011e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80011ec:	d30c      	bcc.n	8001208 <__adddf3+0x10c>
 80011ee:	0849      	lsrs	r1, r1, #1
 80011f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80011f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80011f8:	f104 0401 	add.w	r4, r4, #1
 80011fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001200:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8001204:	f080 809a 	bcs.w	800133c <__adddf3+0x240>
 8001208:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800120c:	bf08      	it	eq
 800120e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001212:	f150 0000 	adcs.w	r0, r0, #0
 8001216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800121a:	ea41 0105 	orr.w	r1, r1, r5
 800121e:	bd30      	pop	{r4, r5, pc}
 8001220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001224:	4140      	adcs	r0, r0
 8001226:	eb41 0101 	adc.w	r1, r1, r1
 800122a:	3c01      	subs	r4, #1
 800122c:	bf28      	it	cs
 800122e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8001232:	d2e9      	bcs.n	8001208 <__adddf3+0x10c>
 8001234:	f091 0f00 	teq	r1, #0
 8001238:	bf04      	itt	eq
 800123a:	4601      	moveq	r1, r0
 800123c:	2000      	moveq	r0, #0
 800123e:	fab1 f381 	clz	r3, r1
 8001242:	bf08      	it	eq
 8001244:	3320      	addeq	r3, #32
 8001246:	f1a3 030b 	sub.w	r3, r3, #11
 800124a:	f1b3 0220 	subs.w	r2, r3, #32
 800124e:	da0c      	bge.n	800126a <__adddf3+0x16e>
 8001250:	320c      	adds	r2, #12
 8001252:	dd08      	ble.n	8001266 <__adddf3+0x16a>
 8001254:	f102 0c14 	add.w	ip, r2, #20
 8001258:	f1c2 020c 	rsb	r2, r2, #12
 800125c:	fa01 f00c 	lsl.w	r0, r1, ip
 8001260:	fa21 f102 	lsr.w	r1, r1, r2
 8001264:	e00c      	b.n	8001280 <__adddf3+0x184>
 8001266:	f102 0214 	add.w	r2, r2, #20
 800126a:	bfd8      	it	le
 800126c:	f1c2 0c20 	rsble	ip, r2, #32
 8001270:	fa01 f102 	lsl.w	r1, r1, r2
 8001274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001278:	bfdc      	itt	le
 800127a:	ea41 010c 	orrle.w	r1, r1, ip
 800127e:	4090      	lslle	r0, r2
 8001280:	1ae4      	subs	r4, r4, r3
 8001282:	bfa2      	ittt	ge
 8001284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001288:	4329      	orrge	r1, r5
 800128a:	bd30      	popge	{r4, r5, pc}
 800128c:	ea6f 0404 	mvn.w	r4, r4
 8001290:	3c1f      	subs	r4, #31
 8001292:	da1c      	bge.n	80012ce <__adddf3+0x1d2>
 8001294:	340c      	adds	r4, #12
 8001296:	dc0e      	bgt.n	80012b6 <__adddf3+0x1ba>
 8001298:	f104 0414 	add.w	r4, r4, #20
 800129c:	f1c4 0220 	rsb	r2, r4, #32
 80012a0:	fa20 f004 	lsr.w	r0, r0, r4
 80012a4:	fa01 f302 	lsl.w	r3, r1, r2
 80012a8:	ea40 0003 	orr.w	r0, r0, r3
 80012ac:	fa21 f304 	lsr.w	r3, r1, r4
 80012b0:	ea45 0103 	orr.w	r1, r5, r3
 80012b4:	bd30      	pop	{r4, r5, pc}
 80012b6:	f1c4 040c 	rsb	r4, r4, #12
 80012ba:	f1c4 0220 	rsb	r2, r4, #32
 80012be:	fa20 f002 	lsr.w	r0, r0, r2
 80012c2:	fa01 f304 	lsl.w	r3, r1, r4
 80012c6:	ea40 0003 	orr.w	r0, r0, r3
 80012ca:	4629      	mov	r1, r5
 80012cc:	bd30      	pop	{r4, r5, pc}
 80012ce:	fa21 f004 	lsr.w	r0, r1, r4
 80012d2:	4629      	mov	r1, r5
 80012d4:	bd30      	pop	{r4, r5, pc}
 80012d6:	f094 0f00 	teq	r4, #0
 80012da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80012de:	bf06      	itte	eq
 80012e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80012e4:	3401      	addeq	r4, #1
 80012e6:	3d01      	subne	r5, #1
 80012e8:	e74e      	b.n	8001188 <__adddf3+0x8c>
 80012ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80012ee:	bf18      	it	ne
 80012f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80012f4:	d029      	beq.n	800134a <__adddf3+0x24e>
 80012f6:	ea94 0f05 	teq	r4, r5
 80012fa:	bf08      	it	eq
 80012fc:	ea90 0f02 	teqeq	r0, r2
 8001300:	d005      	beq.n	800130e <__adddf3+0x212>
 8001302:	ea54 0c00 	orrs.w	ip, r4, r0
 8001306:	bf04      	itt	eq
 8001308:	4619      	moveq	r1, r3
 800130a:	4610      	moveq	r0, r2
 800130c:	bd30      	pop	{r4, r5, pc}
 800130e:	ea91 0f03 	teq	r1, r3
 8001312:	bf1e      	ittt	ne
 8001314:	2100      	movne	r1, #0
 8001316:	2000      	movne	r0, #0
 8001318:	bd30      	popne	{r4, r5, pc}
 800131a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800131e:	d105      	bne.n	800132c <__adddf3+0x230>
 8001320:	0040      	lsls	r0, r0, #1
 8001322:	4149      	adcs	r1, r1
 8001324:	bf28      	it	cs
 8001326:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800132a:	bd30      	pop	{r4, r5, pc}
 800132c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8001330:	bf3c      	itt	cc
 8001332:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8001336:	bd30      	popcc	{r4, r5, pc}
 8001338:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800133c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8001340:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001344:	f04f 0000 	mov.w	r0, #0
 8001348:	bd30      	pop	{r4, r5, pc}
 800134a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800134e:	bf1a      	itte	ne
 8001350:	4619      	movne	r1, r3
 8001352:	4610      	movne	r0, r2
 8001354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8001358:	bf1c      	itt	ne
 800135a:	460b      	movne	r3, r1
 800135c:	4602      	movne	r2, r0
 800135e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001362:	bf06      	itte	eq
 8001364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8001368:	ea91 0f03 	teqeq	r1, r3
 800136c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8001370:	bd30      	pop	{r4, r5, pc}
 8001372:	bf00      	nop

08001374 <__aeabi_ui2d>:
 8001374:	f090 0f00 	teq	r0, #0
 8001378:	bf04      	itt	eq
 800137a:	2100      	moveq	r1, #0
 800137c:	4770      	bxeq	lr
 800137e:	b530      	push	{r4, r5, lr}
 8001380:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001384:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001388:	f04f 0500 	mov.w	r5, #0
 800138c:	f04f 0100 	mov.w	r1, #0
 8001390:	e750      	b.n	8001234 <__adddf3+0x138>
 8001392:	bf00      	nop

08001394 <__aeabi_i2d>:
 8001394:	f090 0f00 	teq	r0, #0
 8001398:	bf04      	itt	eq
 800139a:	2100      	moveq	r1, #0
 800139c:	4770      	bxeq	lr
 800139e:	b530      	push	{r4, r5, lr}
 80013a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80013a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80013a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80013ac:	bf48      	it	mi
 80013ae:	4240      	negmi	r0, r0
 80013b0:	f04f 0100 	mov.w	r1, #0
 80013b4:	e73e      	b.n	8001234 <__adddf3+0x138>
 80013b6:	bf00      	nop

080013b8 <__aeabi_f2d>:
 80013b8:	0042      	lsls	r2, r0, #1
 80013ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80013be:	ea4f 0131 	mov.w	r1, r1, rrx
 80013c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80013c6:	bf1f      	itttt	ne
 80013c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80013cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80013d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80013d4:	4770      	bxne	lr
 80013d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80013da:	bf08      	it	eq
 80013dc:	4770      	bxeq	lr
 80013de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80013e2:	bf04      	itt	eq
 80013e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80013e8:	4770      	bxeq	lr
 80013ea:	b530      	push	{r4, r5, lr}
 80013ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80013f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80013f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80013f8:	e71c      	b.n	8001234 <__adddf3+0x138>
 80013fa:	bf00      	nop

080013fc <__aeabi_ul2d>:
 80013fc:	ea50 0201 	orrs.w	r2, r0, r1
 8001400:	bf08      	it	eq
 8001402:	4770      	bxeq	lr
 8001404:	b530      	push	{r4, r5, lr}
 8001406:	f04f 0500 	mov.w	r5, #0
 800140a:	e00a      	b.n	8001422 <__aeabi_l2d+0x16>

0800140c <__aeabi_l2d>:
 800140c:	ea50 0201 	orrs.w	r2, r0, r1
 8001410:	bf08      	it	eq
 8001412:	4770      	bxeq	lr
 8001414:	b530      	push	{r4, r5, lr}
 8001416:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800141a:	d502      	bpl.n	8001422 <__aeabi_l2d+0x16>
 800141c:	4240      	negs	r0, r0
 800141e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001422:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001426:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800142a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800142e:	f43f aed8 	beq.w	80011e2 <__adddf3+0xe6>
 8001432:	f04f 0203 	mov.w	r2, #3
 8001436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800143a:	bf18      	it	ne
 800143c:	3203      	addne	r2, #3
 800143e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001442:	bf18      	it	ne
 8001444:	3203      	addne	r2, #3
 8001446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800144a:	f1c2 0320 	rsb	r3, r2, #32
 800144e:	fa00 fc03 	lsl.w	ip, r0, r3
 8001452:	fa20 f002 	lsr.w	r0, r0, r2
 8001456:	fa01 fe03 	lsl.w	lr, r1, r3
 800145a:	ea40 000e 	orr.w	r0, r0, lr
 800145e:	fa21 f102 	lsr.w	r1, r1, r2
 8001462:	4414      	add	r4, r2
 8001464:	e6bd      	b.n	80011e2 <__adddf3+0xe6>
 8001466:	bf00      	nop

08001468 <__aeabi_dmul>:
 8001468:	b570      	push	{r4, r5, r6, lr}
 800146a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800146e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8001472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001476:	bf1d      	ittte	ne
 8001478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800147c:	ea94 0f0c 	teqne	r4, ip
 8001480:	ea95 0f0c 	teqne	r5, ip
 8001484:	f000 f8de 	bleq	8001644 <__aeabi_dmul+0x1dc>
 8001488:	442c      	add	r4, r5
 800148a:	ea81 0603 	eor.w	r6, r1, r3
 800148e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800149a:	bf18      	it	ne
 800149c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80014a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80014a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80014a8:	d038      	beq.n	800151c <__aeabi_dmul+0xb4>
 80014aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80014ae:	f04f 0500 	mov.w	r5, #0
 80014b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80014b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80014ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80014be:	f04f 0600 	mov.w	r6, #0
 80014c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80014c6:	f09c 0f00 	teq	ip, #0
 80014ca:	bf18      	it	ne
 80014cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80014d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80014d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80014d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80014dc:	d204      	bcs.n	80014e8 <__aeabi_dmul+0x80>
 80014de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80014e2:	416d      	adcs	r5, r5
 80014e4:	eb46 0606 	adc.w	r6, r6, r6
 80014e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80014ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80014f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80014f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80014f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80014fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8001500:	bf88      	it	hi
 8001502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8001506:	d81e      	bhi.n	8001546 <__aeabi_dmul+0xde>
 8001508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800150c:	bf08      	it	eq
 800150e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001512:	f150 0000 	adcs.w	r0, r0, #0
 8001516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8001520:	ea46 0101 	orr.w	r1, r6, r1
 8001524:	ea40 0002 	orr.w	r0, r0, r2
 8001528:	ea81 0103 	eor.w	r1, r1, r3
 800152c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001530:	bfc2      	ittt	gt
 8001532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800153a:	bd70      	popgt	{r4, r5, r6, pc}
 800153c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001540:	f04f 0e00 	mov.w	lr, #0
 8001544:	3c01      	subs	r4, #1
 8001546:	f300 80ab 	bgt.w	80016a0 <__aeabi_dmul+0x238>
 800154a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800154e:	bfde      	ittt	le
 8001550:	2000      	movle	r0, #0
 8001552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8001556:	bd70      	pople	{r4, r5, r6, pc}
 8001558:	f1c4 0400 	rsb	r4, r4, #0
 800155c:	3c20      	subs	r4, #32
 800155e:	da35      	bge.n	80015cc <__aeabi_dmul+0x164>
 8001560:	340c      	adds	r4, #12
 8001562:	dc1b      	bgt.n	800159c <__aeabi_dmul+0x134>
 8001564:	f104 0414 	add.w	r4, r4, #20
 8001568:	f1c4 0520 	rsb	r5, r4, #32
 800156c:	fa00 f305 	lsl.w	r3, r0, r5
 8001570:	fa20 f004 	lsr.w	r0, r0, r4
 8001574:	fa01 f205 	lsl.w	r2, r1, r5
 8001578:	ea40 0002 	orr.w	r0, r0, r2
 800157c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8001580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8001584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001588:	fa21 f604 	lsr.w	r6, r1, r4
 800158c:	eb42 0106 	adc.w	r1, r2, r6
 8001590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001594:	bf08      	it	eq
 8001596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800159a:	bd70      	pop	{r4, r5, r6, pc}
 800159c:	f1c4 040c 	rsb	r4, r4, #12
 80015a0:	f1c4 0520 	rsb	r5, r4, #32
 80015a4:	fa00 f304 	lsl.w	r3, r0, r4
 80015a8:	fa20 f005 	lsr.w	r0, r0, r5
 80015ac:	fa01 f204 	lsl.w	r2, r1, r4
 80015b0:	ea40 0002 	orr.w	r0, r0, r2
 80015b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80015b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80015bc:	f141 0100 	adc.w	r1, r1, #0
 80015c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015c4:	bf08      	it	eq
 80015c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80015ca:	bd70      	pop	{r4, r5, r6, pc}
 80015cc:	f1c4 0520 	rsb	r5, r4, #32
 80015d0:	fa00 f205 	lsl.w	r2, r0, r5
 80015d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80015d8:	fa20 f304 	lsr.w	r3, r0, r4
 80015dc:	fa01 f205 	lsl.w	r2, r1, r5
 80015e0:	ea43 0302 	orr.w	r3, r3, r2
 80015e4:	fa21 f004 	lsr.w	r0, r1, r4
 80015e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80015ec:	fa21 f204 	lsr.w	r2, r1, r4
 80015f0:	ea20 0002 	bic.w	r0, r0, r2
 80015f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80015f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015fc:	bf08      	it	eq
 80015fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001602:	bd70      	pop	{r4, r5, r6, pc}
 8001604:	f094 0f00 	teq	r4, #0
 8001608:	d10f      	bne.n	800162a <__aeabi_dmul+0x1c2>
 800160a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800160e:	0040      	lsls	r0, r0, #1
 8001610:	eb41 0101 	adc.w	r1, r1, r1
 8001614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001618:	bf08      	it	eq
 800161a:	3c01      	subeq	r4, #1
 800161c:	d0f7      	beq.n	800160e <__aeabi_dmul+0x1a6>
 800161e:	ea41 0106 	orr.w	r1, r1, r6
 8001622:	f095 0f00 	teq	r5, #0
 8001626:	bf18      	it	ne
 8001628:	4770      	bxne	lr
 800162a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800162e:	0052      	lsls	r2, r2, #1
 8001630:	eb43 0303 	adc.w	r3, r3, r3
 8001634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001638:	bf08      	it	eq
 800163a:	3d01      	subeq	r5, #1
 800163c:	d0f7      	beq.n	800162e <__aeabi_dmul+0x1c6>
 800163e:	ea43 0306 	orr.w	r3, r3, r6
 8001642:	4770      	bx	lr
 8001644:	ea94 0f0c 	teq	r4, ip
 8001648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800164c:	bf18      	it	ne
 800164e:	ea95 0f0c 	teqne	r5, ip
 8001652:	d00c      	beq.n	800166e <__aeabi_dmul+0x206>
 8001654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001658:	bf18      	it	ne
 800165a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800165e:	d1d1      	bne.n	8001604 <__aeabi_dmul+0x19c>
 8001660:	ea81 0103 	eor.w	r1, r1, r3
 8001664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	bd70      	pop	{r4, r5, r6, pc}
 800166e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001672:	bf06      	itte	eq
 8001674:	4610      	moveq	r0, r2
 8001676:	4619      	moveq	r1, r3
 8001678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800167c:	d019      	beq.n	80016b2 <__aeabi_dmul+0x24a>
 800167e:	ea94 0f0c 	teq	r4, ip
 8001682:	d102      	bne.n	800168a <__aeabi_dmul+0x222>
 8001684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001688:	d113      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800168a:	ea95 0f0c 	teq	r5, ip
 800168e:	d105      	bne.n	800169c <__aeabi_dmul+0x234>
 8001690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001694:	bf1c      	itt	ne
 8001696:	4610      	movne	r0, r2
 8001698:	4619      	movne	r1, r3
 800169a:	d10a      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800169c:	ea81 0103 	eor.w	r1, r1, r3
 80016a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80016a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80016a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80016ac:	f04f 0000 	mov.w	r0, #0
 80016b0:	bd70      	pop	{r4, r5, r6, pc}
 80016b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80016b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80016ba:	bd70      	pop	{r4, r5, r6, pc}

080016bc <__aeabi_ddiv>:
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80016c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80016c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80016ca:	bf1d      	ittte	ne
 80016cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80016d0:	ea94 0f0c 	teqne	r4, ip
 80016d4:	ea95 0f0c 	teqne	r5, ip
 80016d8:	f000 f8a7 	bleq	800182a <__aeabi_ddiv+0x16e>
 80016dc:	eba4 0405 	sub.w	r4, r4, r5
 80016e0:	ea81 0e03 	eor.w	lr, r1, r3
 80016e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80016e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80016ec:	f000 8088 	beq.w	8001800 <__aeabi_ddiv+0x144>
 80016f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80016f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80016f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80016fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800170c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001710:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8001714:	429d      	cmp	r5, r3
 8001716:	bf08      	it	eq
 8001718:	4296      	cmpeq	r6, r2
 800171a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800171e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8001722:	d202      	bcs.n	800172a <__aeabi_ddiv+0x6e>
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	ea4f 0232 	mov.w	r2, r2, rrx
 800172a:	1ab6      	subs	r6, r6, r2
 800172c:	eb65 0503 	sbc.w	r5, r5, r3
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	ea4f 0232 	mov.w	r2, r2, rrx
 8001736:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800173a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800173e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001746:	bf22      	ittt	cs
 8001748:	1ab6      	subcs	r6, r6, r2
 800174a:	4675      	movcs	r5, lr
 800174c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	ea4f 0232 	mov.w	r2, r2, rrx
 8001756:	ebb6 0e02 	subs.w	lr, r6, r2
 800175a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800175e:	bf22      	ittt	cs
 8001760:	1ab6      	subcs	r6, r6, r2
 8001762:	4675      	movcs	r5, lr
 8001764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	ea4f 0232 	mov.w	r2, r2, rrx
 800176e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001776:	bf22      	ittt	cs
 8001778:	1ab6      	subcs	r6, r6, r2
 800177a:	4675      	movcs	r5, lr
 800177c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001780:	085b      	lsrs	r3, r3, #1
 8001782:	ea4f 0232 	mov.w	r2, r2, rrx
 8001786:	ebb6 0e02 	subs.w	lr, r6, r2
 800178a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800178e:	bf22      	ittt	cs
 8001790:	1ab6      	subcs	r6, r6, r2
 8001792:	4675      	movcs	r5, lr
 8001794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001798:	ea55 0e06 	orrs.w	lr, r5, r6
 800179c:	d018      	beq.n	80017d0 <__aeabi_ddiv+0x114>
 800179e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80017a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80017a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80017aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80017ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80017b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80017b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80017ba:	d1c0      	bne.n	800173e <__aeabi_ddiv+0x82>
 80017bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80017c0:	d10b      	bne.n	80017da <__aeabi_ddiv+0x11e>
 80017c2:	ea41 0100 	orr.w	r1, r1, r0
 80017c6:	f04f 0000 	mov.w	r0, #0
 80017ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80017ce:	e7b6      	b.n	800173e <__aeabi_ddiv+0x82>
 80017d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80017d4:	bf04      	itt	eq
 80017d6:	4301      	orreq	r1, r0
 80017d8:	2000      	moveq	r0, #0
 80017da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80017de:	bf88      	it	hi
 80017e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80017e4:	f63f aeaf 	bhi.w	8001546 <__aeabi_dmul+0xde>
 80017e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80017ec:	bf04      	itt	eq
 80017ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80017f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80017f6:	f150 0000 	adcs.w	r0, r0, #0
 80017fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
 8001800:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8001804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800180c:	bfc2      	ittt	gt
 800180e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001816:	bd70      	popgt	{r4, r5, r6, pc}
 8001818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800181c:	f04f 0e00 	mov.w	lr, #0
 8001820:	3c01      	subs	r4, #1
 8001822:	e690      	b.n	8001546 <__aeabi_dmul+0xde>
 8001824:	ea45 0e06 	orr.w	lr, r5, r6
 8001828:	e68d      	b.n	8001546 <__aeabi_dmul+0xde>
 800182a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800182e:	ea94 0f0c 	teq	r4, ip
 8001832:	bf08      	it	eq
 8001834:	ea95 0f0c 	teqeq	r5, ip
 8001838:	f43f af3b 	beq.w	80016b2 <__aeabi_dmul+0x24a>
 800183c:	ea94 0f0c 	teq	r4, ip
 8001840:	d10a      	bne.n	8001858 <__aeabi_ddiv+0x19c>
 8001842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001846:	f47f af34 	bne.w	80016b2 <__aeabi_dmul+0x24a>
 800184a:	ea95 0f0c 	teq	r5, ip
 800184e:	f47f af25 	bne.w	800169c <__aeabi_dmul+0x234>
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	e72c      	b.n	80016b2 <__aeabi_dmul+0x24a>
 8001858:	ea95 0f0c 	teq	r5, ip
 800185c:	d106      	bne.n	800186c <__aeabi_ddiv+0x1b0>
 800185e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001862:	f43f aefd 	beq.w	8001660 <__aeabi_dmul+0x1f8>
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	e722      	b.n	80016b2 <__aeabi_dmul+0x24a>
 800186c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001870:	bf18      	it	ne
 8001872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001876:	f47f aec5 	bne.w	8001604 <__aeabi_dmul+0x19c>
 800187a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800187e:	f47f af0d 	bne.w	800169c <__aeabi_dmul+0x234>
 8001882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8001886:	f47f aeeb 	bne.w	8001660 <__aeabi_dmul+0x1f8>
 800188a:	e712      	b.n	80016b2 <__aeabi_dmul+0x24a>

0800188c <__gedf2>:
 800188c:	f04f 3cff 	mov.w	ip, #4294967295
 8001890:	e006      	b.n	80018a0 <__cmpdf2+0x4>
 8001892:	bf00      	nop

08001894 <__ledf2>:
 8001894:	f04f 0c01 	mov.w	ip, #1
 8001898:	e002      	b.n	80018a0 <__cmpdf2+0x4>
 800189a:	bf00      	nop

0800189c <__cmpdf2>:
 800189c:	f04f 0c01 	mov.w	ip, #1
 80018a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80018a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80018b0:	bf18      	it	ne
 80018b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80018b6:	d01b      	beq.n	80018f0 <__cmpdf2+0x54>
 80018b8:	b001      	add	sp, #4
 80018ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80018be:	bf0c      	ite	eq
 80018c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80018c4:	ea91 0f03 	teqne	r1, r3
 80018c8:	bf02      	ittt	eq
 80018ca:	ea90 0f02 	teqeq	r0, r2
 80018ce:	2000      	moveq	r0, #0
 80018d0:	4770      	bxeq	lr
 80018d2:	f110 0f00 	cmn.w	r0, #0
 80018d6:	ea91 0f03 	teq	r1, r3
 80018da:	bf58      	it	pl
 80018dc:	4299      	cmppl	r1, r3
 80018de:	bf08      	it	eq
 80018e0:	4290      	cmpeq	r0, r2
 80018e2:	bf2c      	ite	cs
 80018e4:	17d8      	asrcs	r0, r3, #31
 80018e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80018ea:	f040 0001 	orr.w	r0, r0, #1
 80018ee:	4770      	bx	lr
 80018f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018f8:	d102      	bne.n	8001900 <__cmpdf2+0x64>
 80018fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80018fe:	d107      	bne.n	8001910 <__cmpdf2+0x74>
 8001900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001908:	d1d6      	bne.n	80018b8 <__cmpdf2+0x1c>
 800190a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800190e:	d0d3      	beq.n	80018b8 <__cmpdf2+0x1c>
 8001910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <__aeabi_cdrcmple>:
 8001918:	4684      	mov	ip, r0
 800191a:	4610      	mov	r0, r2
 800191c:	4662      	mov	r2, ip
 800191e:	468c      	mov	ip, r1
 8001920:	4619      	mov	r1, r3
 8001922:	4663      	mov	r3, ip
 8001924:	e000      	b.n	8001928 <__aeabi_cdcmpeq>
 8001926:	bf00      	nop

08001928 <__aeabi_cdcmpeq>:
 8001928:	b501      	push	{r0, lr}
 800192a:	f7ff ffb7 	bl	800189c <__cmpdf2>
 800192e:	2800      	cmp	r0, #0
 8001930:	bf48      	it	mi
 8001932:	f110 0f00 	cmnmi.w	r0, #0
 8001936:	bd01      	pop	{r0, pc}

08001938 <__aeabi_dcmpeq>:
 8001938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800193c:	f7ff fff4 	bl	8001928 <__aeabi_cdcmpeq>
 8001940:	bf0c      	ite	eq
 8001942:	2001      	moveq	r0, #1
 8001944:	2000      	movne	r0, #0
 8001946:	f85d fb08 	ldr.w	pc, [sp], #8
 800194a:	bf00      	nop

0800194c <__aeabi_dcmplt>:
 800194c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001950:	f7ff ffea 	bl	8001928 <__aeabi_cdcmpeq>
 8001954:	bf34      	ite	cc
 8001956:	2001      	movcc	r0, #1
 8001958:	2000      	movcs	r0, #0
 800195a:	f85d fb08 	ldr.w	pc, [sp], #8
 800195e:	bf00      	nop

08001960 <__aeabi_dcmple>:
 8001960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001964:	f7ff ffe0 	bl	8001928 <__aeabi_cdcmpeq>
 8001968:	bf94      	ite	ls
 800196a:	2001      	movls	r0, #1
 800196c:	2000      	movhi	r0, #0
 800196e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001972:	bf00      	nop

08001974 <__aeabi_dcmpge>:
 8001974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001978:	f7ff ffce 	bl	8001918 <__aeabi_cdrcmple>
 800197c:	bf94      	ite	ls
 800197e:	2001      	movls	r0, #1
 8001980:	2000      	movhi	r0, #0
 8001982:	f85d fb08 	ldr.w	pc, [sp], #8
 8001986:	bf00      	nop

08001988 <__aeabi_dcmpgt>:
 8001988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800198c:	f7ff ffc4 	bl	8001918 <__aeabi_cdrcmple>
 8001990:	bf34      	ite	cc
 8001992:	2001      	movcc	r0, #1
 8001994:	2000      	movcs	r0, #0
 8001996:	f85d fb08 	ldr.w	pc, [sp], #8
 800199a:	bf00      	nop

0800199c <__aeabi_dcmpun>:
 800199c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80019a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019a4:	d102      	bne.n	80019ac <__aeabi_dcmpun+0x10>
 80019a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80019aa:	d10a      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80019b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019b4:	d102      	bne.n	80019bc <__aeabi_dcmpun+0x20>
 80019b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80019ba:	d102      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	4770      	bx	lr
 80019c2:	f04f 0001 	mov.w	r0, #1
 80019c6:	4770      	bx	lr

080019c8 <__aeabi_d2iz>:
 80019c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80019cc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80019d0:	d215      	bcs.n	80019fe <__aeabi_d2iz+0x36>
 80019d2:	d511      	bpl.n	80019f8 <__aeabi_d2iz+0x30>
 80019d4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80019d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80019dc:	d912      	bls.n	8001a04 <__aeabi_d2iz+0x3c>
 80019de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80019e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80019e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80019ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80019ee:	fa23 f002 	lsr.w	r0, r3, r2
 80019f2:	bf18      	it	ne
 80019f4:	4240      	negne	r0, r0
 80019f6:	4770      	bx	lr
 80019f8:	f04f 0000 	mov.w	r0, #0
 80019fc:	4770      	bx	lr
 80019fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001a02:	d105      	bne.n	8001a10 <__aeabi_d2iz+0x48>
 8001a04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8001a08:	bf08      	it	eq
 8001a0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001a0e:	4770      	bx	lr
 8001a10:	f04f 0000 	mov.w	r0, #0
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop

08001a18 <__aeabi_d2f>:
 8001a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8001a20:	bf24      	itt	cs
 8001a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8001a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8001a2a:	d90d      	bls.n	8001a48 <__aeabi_d2f+0x30>
 8001a2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8001a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001a38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001a40:	bf08      	it	eq
 8001a42:	f020 0001 	biceq.w	r0, r0, #1
 8001a46:	4770      	bx	lr
 8001a48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8001a4c:	d121      	bne.n	8001a92 <__aeabi_d2f+0x7a>
 8001a4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8001a52:	bfbc      	itt	lt
 8001a54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8001a58:	4770      	bxlt	lr
 8001a5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8001a62:	f1c2 0218 	rsb	r2, r2, #24
 8001a66:	f1c2 0c20 	rsb	ip, r2, #32
 8001a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8001a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8001a72:	bf18      	it	ne
 8001a74:	f040 0001 	orrne.w	r0, r0, #1
 8001a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8001a84:	ea40 000c 	orr.w	r0, r0, ip
 8001a88:	fa23 f302 	lsr.w	r3, r3, r2
 8001a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a90:	e7cc      	b.n	8001a2c <__aeabi_d2f+0x14>
 8001a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8001a96:	d107      	bne.n	8001aa8 <__aeabi_d2f+0x90>
 8001a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001a9c:	bf1e      	ittt	ne
 8001a9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8001aa2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8001aa6:	4770      	bxne	lr
 8001aa8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8001aac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001ab0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop

08001ab8 <__aeabi_ldivmod>:
 8001ab8:	b97b      	cbnz	r3, 8001ada <__aeabi_ldivmod+0x22>
 8001aba:	b972      	cbnz	r2, 8001ada <__aeabi_ldivmod+0x22>
 8001abc:	2900      	cmp	r1, #0
 8001abe:	bfbe      	ittt	lt
 8001ac0:	2000      	movlt	r0, #0
 8001ac2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001ac6:	e006      	blt.n	8001ad6 <__aeabi_ldivmod+0x1e>
 8001ac8:	bf08      	it	eq
 8001aca:	2800      	cmpeq	r0, #0
 8001acc:	bf1c      	itt	ne
 8001ace:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001ad2:	f04f 30ff 	movne.w	r0, #4294967295
 8001ad6:	f000 b9b5 	b.w	8001e44 <__aeabi_idiv0>
 8001ada:	f1ad 0c08 	sub.w	ip, sp, #8
 8001ade:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001ae2:	2900      	cmp	r1, #0
 8001ae4:	db09      	blt.n	8001afa <__aeabi_ldivmod+0x42>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db1a      	blt.n	8001b20 <__aeabi_ldivmod+0x68>
 8001aea:	f000 f84d 	bl	8001b88 <__udivmoddi4>
 8001aee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001af2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001af6:	b004      	add	sp, #16
 8001af8:	4770      	bx	lr
 8001afa:	4240      	negs	r0, r0
 8001afc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db1b      	blt.n	8001b3c <__aeabi_ldivmod+0x84>
 8001b04:	f000 f840 	bl	8001b88 <__udivmoddi4>
 8001b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b10:	b004      	add	sp, #16
 8001b12:	4240      	negs	r0, r0
 8001b14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b18:	4252      	negs	r2, r2
 8001b1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b1e:	4770      	bx	lr
 8001b20:	4252      	negs	r2, r2
 8001b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b26:	f000 f82f 	bl	8001b88 <__udivmoddi4>
 8001b2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b32:	b004      	add	sp, #16
 8001b34:	4240      	negs	r0, r0
 8001b36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b3a:	4770      	bx	lr
 8001b3c:	4252      	negs	r2, r2
 8001b3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b42:	f000 f821 	bl	8001b88 <__udivmoddi4>
 8001b46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b4e:	b004      	add	sp, #16
 8001b50:	4252      	negs	r2, r2
 8001b52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b56:	4770      	bx	lr

08001b58 <__aeabi_uldivmod>:
 8001b58:	b953      	cbnz	r3, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5a:	b94a      	cbnz	r2, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5c:	2900      	cmp	r1, #0
 8001b5e:	bf08      	it	eq
 8001b60:	2800      	cmpeq	r0, #0
 8001b62:	bf1c      	itt	ne
 8001b64:	f04f 31ff 	movne.w	r1, #4294967295
 8001b68:	f04f 30ff 	movne.w	r0, #4294967295
 8001b6c:	f000 b96a 	b.w	8001e44 <__aeabi_idiv0>
 8001b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8001b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001b78:	f000 f806 	bl	8001b88 <__udivmoddi4>
 8001b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b84:	b004      	add	sp, #16
 8001b86:	4770      	bx	lr

08001b88 <__udivmoddi4>:
 8001b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b8c:	9d08      	ldr	r5, [sp, #32]
 8001b8e:	460c      	mov	r4, r1
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d14e      	bne.n	8001c32 <__udivmoddi4+0xaa>
 8001b94:	4694      	mov	ip, r2
 8001b96:	458c      	cmp	ip, r1
 8001b98:	4686      	mov	lr, r0
 8001b9a:	fab2 f282 	clz	r2, r2
 8001b9e:	d962      	bls.n	8001c66 <__udivmoddi4+0xde>
 8001ba0:	b14a      	cbz	r2, 8001bb6 <__udivmoddi4+0x2e>
 8001ba2:	f1c2 0320 	rsb	r3, r2, #32
 8001ba6:	4091      	lsls	r1, r2
 8001ba8:	fa20 f303 	lsr.w	r3, r0, r3
 8001bac:	fa0c fc02 	lsl.w	ip, ip, r2
 8001bb0:	4319      	orrs	r1, r3
 8001bb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8001bb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001bba:	fa1f f68c 	uxth.w	r6, ip
 8001bbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8001bc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001bc6:	fb07 1114 	mls	r1, r7, r4, r1
 8001bca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001bce:	fb04 f106 	mul.w	r1, r4, r6
 8001bd2:	4299      	cmp	r1, r3
 8001bd4:	d90a      	bls.n	8001bec <__udivmoddi4+0x64>
 8001bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8001bda:	f104 30ff 	add.w	r0, r4, #4294967295
 8001bde:	f080 8112 	bcs.w	8001e06 <__udivmoddi4+0x27e>
 8001be2:	4299      	cmp	r1, r3
 8001be4:	f240 810f 	bls.w	8001e06 <__udivmoddi4+0x27e>
 8001be8:	3c02      	subs	r4, #2
 8001bea:	4463      	add	r3, ip
 8001bec:	1a59      	subs	r1, r3, r1
 8001bee:	fa1f f38e 	uxth.w	r3, lr
 8001bf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8001bf6:	fb07 1110 	mls	r1, r7, r0, r1
 8001bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001bfe:	fb00 f606 	mul.w	r6, r0, r6
 8001c02:	429e      	cmp	r6, r3
 8001c04:	d90a      	bls.n	8001c1c <__udivmoddi4+0x94>
 8001c06:	eb1c 0303 	adds.w	r3, ip, r3
 8001c0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8001c0e:	f080 80fc 	bcs.w	8001e0a <__udivmoddi4+0x282>
 8001c12:	429e      	cmp	r6, r3
 8001c14:	f240 80f9 	bls.w	8001e0a <__udivmoddi4+0x282>
 8001c18:	4463      	add	r3, ip
 8001c1a:	3802      	subs	r0, #2
 8001c1c:	1b9b      	subs	r3, r3, r6
 8001c1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001c22:	2100      	movs	r1, #0
 8001c24:	b11d      	cbz	r5, 8001c2e <__udivmoddi4+0xa6>
 8001c26:	40d3      	lsrs	r3, r2
 8001c28:	2200      	movs	r2, #0
 8001c2a:	e9c5 3200 	strd	r3, r2, [r5]
 8001c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c32:	428b      	cmp	r3, r1
 8001c34:	d905      	bls.n	8001c42 <__udivmoddi4+0xba>
 8001c36:	b10d      	cbz	r5, 8001c3c <__udivmoddi4+0xb4>
 8001c38:	e9c5 0100 	strd	r0, r1, [r5]
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4608      	mov	r0, r1
 8001c40:	e7f5      	b.n	8001c2e <__udivmoddi4+0xa6>
 8001c42:	fab3 f183 	clz	r1, r3
 8001c46:	2900      	cmp	r1, #0
 8001c48:	d146      	bne.n	8001cd8 <__udivmoddi4+0x150>
 8001c4a:	42a3      	cmp	r3, r4
 8001c4c:	d302      	bcc.n	8001c54 <__udivmoddi4+0xcc>
 8001c4e:	4290      	cmp	r0, r2
 8001c50:	f0c0 80f0 	bcc.w	8001e34 <__udivmoddi4+0x2ac>
 8001c54:	1a86      	subs	r6, r0, r2
 8001c56:	eb64 0303 	sbc.w	r3, r4, r3
 8001c5a:	2001      	movs	r0, #1
 8001c5c:	2d00      	cmp	r5, #0
 8001c5e:	d0e6      	beq.n	8001c2e <__udivmoddi4+0xa6>
 8001c60:	e9c5 6300 	strd	r6, r3, [r5]
 8001c64:	e7e3      	b.n	8001c2e <__udivmoddi4+0xa6>
 8001c66:	2a00      	cmp	r2, #0
 8001c68:	f040 8090 	bne.w	8001d8c <__udivmoddi4+0x204>
 8001c6c:	eba1 040c 	sub.w	r4, r1, ip
 8001c70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001c74:	fa1f f78c 	uxth.w	r7, ip
 8001c78:	2101      	movs	r1, #1
 8001c7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8001c7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001c82:	fb08 4416 	mls	r4, r8, r6, r4
 8001c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001c8a:	fb07 f006 	mul.w	r0, r7, r6
 8001c8e:	4298      	cmp	r0, r3
 8001c90:	d908      	bls.n	8001ca4 <__udivmoddi4+0x11c>
 8001c92:	eb1c 0303 	adds.w	r3, ip, r3
 8001c96:	f106 34ff 	add.w	r4, r6, #4294967295
 8001c9a:	d202      	bcs.n	8001ca2 <__udivmoddi4+0x11a>
 8001c9c:	4298      	cmp	r0, r3
 8001c9e:	f200 80cd 	bhi.w	8001e3c <__udivmoddi4+0x2b4>
 8001ca2:	4626      	mov	r6, r4
 8001ca4:	1a1c      	subs	r4, r3, r0
 8001ca6:	fa1f f38e 	uxth.w	r3, lr
 8001caa:	fbb4 f0f8 	udiv	r0, r4, r8
 8001cae:	fb08 4410 	mls	r4, r8, r0, r4
 8001cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001cb6:	fb00 f707 	mul.w	r7, r0, r7
 8001cba:	429f      	cmp	r7, r3
 8001cbc:	d908      	bls.n	8001cd0 <__udivmoddi4+0x148>
 8001cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8001cc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8001cc6:	d202      	bcs.n	8001cce <__udivmoddi4+0x146>
 8001cc8:	429f      	cmp	r7, r3
 8001cca:	f200 80b0 	bhi.w	8001e2e <__udivmoddi4+0x2a6>
 8001cce:	4620      	mov	r0, r4
 8001cd0:	1bdb      	subs	r3, r3, r7
 8001cd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001cd6:	e7a5      	b.n	8001c24 <__udivmoddi4+0x9c>
 8001cd8:	f1c1 0620 	rsb	r6, r1, #32
 8001cdc:	408b      	lsls	r3, r1
 8001cde:	fa22 f706 	lsr.w	r7, r2, r6
 8001ce2:	431f      	orrs	r7, r3
 8001ce4:	fa20 fc06 	lsr.w	ip, r0, r6
 8001ce8:	fa04 f301 	lsl.w	r3, r4, r1
 8001cec:	ea43 030c 	orr.w	r3, r3, ip
 8001cf0:	40f4      	lsrs	r4, r6
 8001cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8001cf6:	0c38      	lsrs	r0, r7, #16
 8001cf8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001cfc:	fbb4 fef0 	udiv	lr, r4, r0
 8001d00:	fa1f fc87 	uxth.w	ip, r7
 8001d04:	fb00 441e 	mls	r4, r0, lr, r4
 8001d08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001d0c:	fb0e f90c 	mul.w	r9, lr, ip
 8001d10:	45a1      	cmp	r9, r4
 8001d12:	fa02 f201 	lsl.w	r2, r2, r1
 8001d16:	d90a      	bls.n	8001d2e <__udivmoddi4+0x1a6>
 8001d18:	193c      	adds	r4, r7, r4
 8001d1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8001d1e:	f080 8084 	bcs.w	8001e2a <__udivmoddi4+0x2a2>
 8001d22:	45a1      	cmp	r9, r4
 8001d24:	f240 8081 	bls.w	8001e2a <__udivmoddi4+0x2a2>
 8001d28:	f1ae 0e02 	sub.w	lr, lr, #2
 8001d2c:	443c      	add	r4, r7
 8001d2e:	eba4 0409 	sub.w	r4, r4, r9
 8001d32:	fa1f f983 	uxth.w	r9, r3
 8001d36:	fbb4 f3f0 	udiv	r3, r4, r0
 8001d3a:	fb00 4413 	mls	r4, r0, r3, r4
 8001d3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001d42:	fb03 fc0c 	mul.w	ip, r3, ip
 8001d46:	45a4      	cmp	ip, r4
 8001d48:	d907      	bls.n	8001d5a <__udivmoddi4+0x1d2>
 8001d4a:	193c      	adds	r4, r7, r4
 8001d4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8001d50:	d267      	bcs.n	8001e22 <__udivmoddi4+0x29a>
 8001d52:	45a4      	cmp	ip, r4
 8001d54:	d965      	bls.n	8001e22 <__udivmoddi4+0x29a>
 8001d56:	3b02      	subs	r3, #2
 8001d58:	443c      	add	r4, r7
 8001d5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001d5e:	fba0 9302 	umull	r9, r3, r0, r2
 8001d62:	eba4 040c 	sub.w	r4, r4, ip
 8001d66:	429c      	cmp	r4, r3
 8001d68:	46ce      	mov	lr, r9
 8001d6a:	469c      	mov	ip, r3
 8001d6c:	d351      	bcc.n	8001e12 <__udivmoddi4+0x28a>
 8001d6e:	d04e      	beq.n	8001e0e <__udivmoddi4+0x286>
 8001d70:	b155      	cbz	r5, 8001d88 <__udivmoddi4+0x200>
 8001d72:	ebb8 030e 	subs.w	r3, r8, lr
 8001d76:	eb64 040c 	sbc.w	r4, r4, ip
 8001d7a:	fa04 f606 	lsl.w	r6, r4, r6
 8001d7e:	40cb      	lsrs	r3, r1
 8001d80:	431e      	orrs	r6, r3
 8001d82:	40cc      	lsrs	r4, r1
 8001d84:	e9c5 6400 	strd	r6, r4, [r5]
 8001d88:	2100      	movs	r1, #0
 8001d8a:	e750      	b.n	8001c2e <__udivmoddi4+0xa6>
 8001d8c:	f1c2 0320 	rsb	r3, r2, #32
 8001d90:	fa20 f103 	lsr.w	r1, r0, r3
 8001d94:	fa0c fc02 	lsl.w	ip, ip, r2
 8001d98:	fa24 f303 	lsr.w	r3, r4, r3
 8001d9c:	4094      	lsls	r4, r2
 8001d9e:	430c      	orrs	r4, r1
 8001da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001da4:	fa00 fe02 	lsl.w	lr, r0, r2
 8001da8:	fa1f f78c 	uxth.w	r7, ip
 8001dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8001db0:	fb08 3110 	mls	r1, r8, r0, r3
 8001db4:	0c23      	lsrs	r3, r4, #16
 8001db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001dba:	fb00 f107 	mul.w	r1, r0, r7
 8001dbe:	4299      	cmp	r1, r3
 8001dc0:	d908      	bls.n	8001dd4 <__udivmoddi4+0x24c>
 8001dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8001dc6:	f100 36ff 	add.w	r6, r0, #4294967295
 8001dca:	d22c      	bcs.n	8001e26 <__udivmoddi4+0x29e>
 8001dcc:	4299      	cmp	r1, r3
 8001dce:	d92a      	bls.n	8001e26 <__udivmoddi4+0x29e>
 8001dd0:	3802      	subs	r0, #2
 8001dd2:	4463      	add	r3, ip
 8001dd4:	1a5b      	subs	r3, r3, r1
 8001dd6:	b2a4      	uxth	r4, r4
 8001dd8:	fbb3 f1f8 	udiv	r1, r3, r8
 8001ddc:	fb08 3311 	mls	r3, r8, r1, r3
 8001de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001de4:	fb01 f307 	mul.w	r3, r1, r7
 8001de8:	42a3      	cmp	r3, r4
 8001dea:	d908      	bls.n	8001dfe <__udivmoddi4+0x276>
 8001dec:	eb1c 0404 	adds.w	r4, ip, r4
 8001df0:	f101 36ff 	add.w	r6, r1, #4294967295
 8001df4:	d213      	bcs.n	8001e1e <__udivmoddi4+0x296>
 8001df6:	42a3      	cmp	r3, r4
 8001df8:	d911      	bls.n	8001e1e <__udivmoddi4+0x296>
 8001dfa:	3902      	subs	r1, #2
 8001dfc:	4464      	add	r4, ip
 8001dfe:	1ae4      	subs	r4, r4, r3
 8001e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001e04:	e739      	b.n	8001c7a <__udivmoddi4+0xf2>
 8001e06:	4604      	mov	r4, r0
 8001e08:	e6f0      	b.n	8001bec <__udivmoddi4+0x64>
 8001e0a:	4608      	mov	r0, r1
 8001e0c:	e706      	b.n	8001c1c <__udivmoddi4+0x94>
 8001e0e:	45c8      	cmp	r8, r9
 8001e10:	d2ae      	bcs.n	8001d70 <__udivmoddi4+0x1e8>
 8001e12:	ebb9 0e02 	subs.w	lr, r9, r2
 8001e16:	eb63 0c07 	sbc.w	ip, r3, r7
 8001e1a:	3801      	subs	r0, #1
 8001e1c:	e7a8      	b.n	8001d70 <__udivmoddi4+0x1e8>
 8001e1e:	4631      	mov	r1, r6
 8001e20:	e7ed      	b.n	8001dfe <__udivmoddi4+0x276>
 8001e22:	4603      	mov	r3, r0
 8001e24:	e799      	b.n	8001d5a <__udivmoddi4+0x1d2>
 8001e26:	4630      	mov	r0, r6
 8001e28:	e7d4      	b.n	8001dd4 <__udivmoddi4+0x24c>
 8001e2a:	46d6      	mov	lr, sl
 8001e2c:	e77f      	b.n	8001d2e <__udivmoddi4+0x1a6>
 8001e2e:	4463      	add	r3, ip
 8001e30:	3802      	subs	r0, #2
 8001e32:	e74d      	b.n	8001cd0 <__udivmoddi4+0x148>
 8001e34:	4606      	mov	r6, r0
 8001e36:	4623      	mov	r3, r4
 8001e38:	4608      	mov	r0, r1
 8001e3a:	e70f      	b.n	8001c5c <__udivmoddi4+0xd4>
 8001e3c:	3e02      	subs	r6, #2
 8001e3e:	4463      	add	r3, ip
 8001e40:	e730      	b.n	8001ca4 <__udivmoddi4+0x11c>
 8001e42:	bf00      	nop

08001e44 <__aeabi_idiv0>:
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop

08001e48 <Dessine_compteur_vitesse>:

#define VITESSE_MAX 200
extern ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc1;

void Dessine_compteur_vitesse(){
 8001e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e4c:	ed2d 8b02 	vpush	{d8}
 8001e50:	b085      	sub	sp, #20
    ILI9341_Fill(ILI9341_COLOR_BLACK); // Efface l'cran
 8001e52:	2000      	movs	r0, #0
 8001e54:	f002 f9c0 	bl	80041d8 <ILI9341_Fill>

    // Dcale le cercle vers le haut en rduisant la valeur de y (ex: 120 au lieu de 160)
    ILI9341_DrawCircle(120, 120, 100, ILI9341_COLOR_WHITE);
 8001e58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e5c:	2264      	movs	r2, #100	@ 0x64
 8001e5e:	2178      	movs	r1, #120	@ 0x78
 8001e60:	4608      	mov	r0, r1
 8001e62:	f002 fb7a 	bl	800455a <ILI9341_DrawCircle>

    for (int i = 0; i <= VITESSE_MAX; i += 10) {
 8001e66:	2500      	movs	r5, #0
 8001e68:	e093      	b.n	8001f92 <Dessine_compteur_vitesse+0x14a>
        float angle = ((i * 270) / VITESSE_MAX - 135) * (M_PI / 180);
 8001e6a:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 8001e6e:	fb05 f000 	mul.w	r0, r5, r0
 8001e72:	4b4f      	ldr	r3, [pc, #316]	@ (8001fb0 <Dessine_compteur_vitesse+0x168>)
 8001e74:	fb83 2300 	smull	r2, r3, r3, r0
 8001e78:	17c0      	asrs	r0, r0, #31
 8001e7a:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
 8001e7e:	3887      	subs	r0, #135	@ 0x87
 8001e80:	f7ff fa88 	bl	8001394 <__aeabi_i2d>
 8001e84:	a348      	add	r3, pc, #288	@ (adr r3, 8001fa8 <Dessine_compteur_vitesse+0x160>)
 8001e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8a:	f7ff faed 	bl	8001468 <__aeabi_dmul>
 8001e8e:	f7ff fdc3 	bl	8001a18 <__aeabi_d2f>

        int x1 = 120 + 80 * cos(angle);
 8001e92:	f7ff fa91 	bl	80013b8 <__aeabi_f2d>
 8001e96:	ec41 0b18 	vmov	d8, r0, r1
 8001e9a:	eeb0 0a48 	vmov.f32	s0, s16
 8001e9e:	eef0 0a68 	vmov.f32	s1, s17
 8001ea2:	f009 fc69 	bl	800b778 <cos>
 8001ea6:	ec59 8b10 	vmov	r8, r9, d0
 8001eaa:	2200      	movs	r2, #0
 8001eac:	4b41      	ldr	r3, [pc, #260]	@ (8001fb4 <Dessine_compteur_vitesse+0x16c>)
 8001eae:	4640      	mov	r0, r8
 8001eb0:	4649      	mov	r1, r9
 8001eb2:	f7ff fad9 	bl	8001468 <__aeabi_dmul>
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001eba:	f7ff f91f 	bl	80010fc <__adddf3>
 8001ebe:	f7ff fd83 	bl	80019c8 <__aeabi_d2iz>
 8001ec2:	4604      	mov	r4, r0
        int y1 = 120 + 80 * sin(angle);
 8001ec4:	eeb0 0a48 	vmov.f32	s0, s16
 8001ec8:	eef0 0a68 	vmov.f32	s1, s17
 8001ecc:	f009 fcb0 	bl	800b830 <sin>
 8001ed0:	ec57 6b10 	vmov	r6, r7, d0
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	4b37      	ldr	r3, [pc, #220]	@ (8001fb4 <Dessine_compteur_vitesse+0x16c>)
 8001ed8:	4630      	mov	r0, r6
 8001eda:	4639      	mov	r1, r7
 8001edc:	f7ff fac4 	bl	8001468 <__aeabi_dmul>
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	4b35      	ldr	r3, [pc, #212]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001ee4:	f7ff f90a 	bl	80010fc <__adddf3>
 8001ee8:	f7ff fd6e 	bl	80019c8 <__aeabi_d2iz>
 8001eec:	4682      	mov	sl, r0
        int x2 = 120 + 90 * cos(angle);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	4b32      	ldr	r3, [pc, #200]	@ (8001fbc <Dessine_compteur_vitesse+0x174>)
 8001ef2:	4640      	mov	r0, r8
 8001ef4:	4649      	mov	r1, r9
 8001ef6:	f7ff fab7 	bl	8001468 <__aeabi_dmul>
 8001efa:	2200      	movs	r2, #0
 8001efc:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001efe:	f7ff f8fd 	bl	80010fc <__adddf3>
 8001f02:	f7ff fd61 	bl	80019c8 <__aeabi_d2iz>
 8001f06:	4683      	mov	fp, r0
        int y2 = 120 + 90 * sin(angle);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fbc <Dessine_compteur_vitesse+0x174>)
 8001f0c:	4630      	mov	r0, r6
 8001f0e:	4639      	mov	r1, r7
 8001f10:	f7ff faaa 	bl	8001468 <__aeabi_dmul>
 8001f14:	2200      	movs	r2, #0
 8001f16:	4b28      	ldr	r3, [pc, #160]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001f18:	f7ff f8f0 	bl	80010fc <__adddf3>
 8001f1c:	f7ff fd54 	bl	80019c8 <__aeabi_d2iz>

        ILI9341_DrawLine(x1, y1, x2, y2, ILI9341_COLOR_WHITE);
 8001f20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	b283      	uxth	r3, r0
 8001f28:	fa1f f28b 	uxth.w	r2, fp
 8001f2c:	fa1f f18a 	uxth.w	r1, sl
 8001f30:	b2a0      	uxth	r0, r4
 8001f32:	f002 fa8d 	bl	8004450 <ILI9341_DrawLine>

        char text[4];
        sprintf(text, "%d", i);
 8001f36:	462a      	mov	r2, r5
 8001f38:	4921      	ldr	r1, [pc, #132]	@ (8001fc0 <Dessine_compteur_vitesse+0x178>)
 8001f3a:	a803      	add	r0, sp, #12
 8001f3c:	f007 fbd6 	bl	80096ec <siprintf>
        int xText = 120 + 110 * cos(angle);
 8001f40:	2200      	movs	r2, #0
 8001f42:	4b20      	ldr	r3, [pc, #128]	@ (8001fc4 <Dessine_compteur_vitesse+0x17c>)
 8001f44:	4640      	mov	r0, r8
 8001f46:	4649      	mov	r1, r9
 8001f48:	f7ff fa8e 	bl	8001468 <__aeabi_dmul>
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001f50:	f7ff f8d4 	bl	80010fc <__adddf3>
 8001f54:	f7ff fd38 	bl	80019c8 <__aeabi_d2iz>
 8001f58:	4604      	mov	r4, r0
        int yText = 120 + 110 * sin(angle);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4b19      	ldr	r3, [pc, #100]	@ (8001fc4 <Dessine_compteur_vitesse+0x17c>)
 8001f5e:	4630      	mov	r0, r6
 8001f60:	4639      	mov	r1, r7
 8001f62:	f7ff fa81 	bl	8001468 <__aeabi_dmul>
 8001f66:	2200      	movs	r2, #0
 8001f68:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001f6a:	f7ff f8c7 	bl	80010fc <__adddf3>
 8001f6e:	f7ff fd2b 	bl	80019c8 <__aeabi_d2iz>
        ILI9341_Puts(xText - 8, yText - 8, text, &Font_7x10, ILI9341_COLOR_YELLOW, ILI9341_COLOR_BLACK);
 8001f72:	f1a0 0108 	sub.w	r1, r0, #8
 8001f76:	f1a4 0008 	sub.w	r0, r4, #8
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <Dessine_compteur_vitesse+0x180>)
 8001f86:	aa03      	add	r2, sp, #12
 8001f88:	b289      	uxth	r1, r1
 8001f8a:	b280      	uxth	r0, r0
 8001f8c:	f002 fa10 	bl	80043b0 <ILI9341_Puts>
    for (int i = 0; i <= VITESSE_MAX; i += 10) {
 8001f90:	350a      	adds	r5, #10
 8001f92:	2dc8      	cmp	r5, #200	@ 0xc8
 8001f94:	f77f af69 	ble.w	8001e6a <Dessine_compteur_vitesse+0x22>
    }
}
 8001f98:	b005      	add	sp, #20
 8001f9a:	ecbd 8b02 	vpop	{d8}
 8001f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fa2:	bf00      	nop
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	a2529d39 	.word	0xa2529d39
 8001fac:	3f91df46 	.word	0x3f91df46
 8001fb0:	51eb851f 	.word	0x51eb851f
 8001fb4:	40540000 	.word	0x40540000
 8001fb8:	405e0000 	.word	0x405e0000
 8001fbc:	40568000 	.word	0x40568000
 8001fc0:	0800c898 	.word	0x0800c898
 8001fc4:	405b8000 	.word	0x405b8000
 8001fc8:	20000004 	.word	0x20000004
 8001fcc:	00000000 	.word	0x00000000

08001fd0 <Dessine_Aiguille>:

void Dessine_Aiguille(int vitesse) {
 8001fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fd4:	ed2d 8b02 	vpush	{d8}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	4605      	mov	r5, r0
    static int ancienneVitesse = 0;

    float ancienAngle = ((ancienneVitesse * 270) / VITESSE_MAX - 135) * (M_PI / 180);
 8001fdc:	4e4c      	ldr	r6, [pc, #304]	@ (8002110 <Dessine_Aiguille+0x140>)
 8001fde:	6833      	ldr	r3, [r6, #0]
 8001fe0:	f44f 7487 	mov.w	r4, #270	@ 0x10e
 8001fe4:	fb04 f303 	mul.w	r3, r4, r3
 8001fe8:	4f4a      	ldr	r7, [pc, #296]	@ (8002114 <Dessine_Aiguille+0x144>)
 8001fea:	fb87 1203 	smull	r1, r2, r7, r3
 8001fee:	17d8      	asrs	r0, r3, #31
 8001ff0:	ebc0 10a2 	rsb	r0, r0, r2, asr #6
 8001ff4:	3887      	subs	r0, #135	@ 0x87
 8001ff6:	f7ff f9cd 	bl	8001394 <__aeabi_i2d>
 8001ffa:	a343      	add	r3, pc, #268	@ (adr r3, 8002108 <Dessine_Aiguille+0x138>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	f7ff fa32 	bl	8001468 <__aeabi_dmul>
 8002004:	f7ff fd08 	bl	8001a18 <__aeabi_d2f>
 8002008:	4680      	mov	r8, r0
    float nouvelAngle = ((vitesse * 270) / VITESSE_MAX - 135) * (M_PI / 180);
 800200a:	fb05 f404 	mul.w	r4, r5, r4
 800200e:	fb87 3704 	smull	r3, r7, r7, r4
 8002012:	17e4      	asrs	r4, r4, #31
 8002014:	ebc4 14a7 	rsb	r4, r4, r7, asr #6
 8002018:	f1a4 0087 	sub.w	r0, r4, #135	@ 0x87
 800201c:	f7ff f9ba 	bl	8001394 <__aeabi_i2d>
 8002020:	a339      	add	r3, pc, #228	@ (adr r3, 8002108 <Dessine_Aiguille+0x138>)
 8002022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002026:	f7ff fa1f 	bl	8001468 <__aeabi_dmul>
 800202a:	f7ff fcf5 	bl	8001a18 <__aeabi_d2f>
 800202e:	4604      	mov	r4, r0

    int x1 = 120, y1 = 120; // Dcale l'origine de l'aiguille

    // Efface l'ancienne aiguille
    int xAncien = 120 + 65 * cos(ancienAngle);
 8002030:	4640      	mov	r0, r8
 8002032:	f7ff f9c1 	bl	80013b8 <__aeabi_f2d>
 8002036:	ec41 0b18 	vmov	d8, r0, r1
 800203a:	eeb0 0a48 	vmov.f32	s0, s16
 800203e:	eef0 0a68 	vmov.f32	s1, s17
 8002042:	f009 fb99 	bl	800b778 <cos>
 8002046:	ec51 0b10 	vmov	r0, r1, d0
 800204a:	2200      	movs	r2, #0
 800204c:	4b32      	ldr	r3, [pc, #200]	@ (8002118 <Dessine_Aiguille+0x148>)
 800204e:	f7ff fa0b 	bl	8001468 <__aeabi_dmul>
 8002052:	2200      	movs	r2, #0
 8002054:	4b31      	ldr	r3, [pc, #196]	@ (800211c <Dessine_Aiguille+0x14c>)
 8002056:	f7ff f851 	bl	80010fc <__adddf3>
 800205a:	f7ff fcb5 	bl	80019c8 <__aeabi_d2iz>
 800205e:	4607      	mov	r7, r0
    int yAncien = 120 + 65 * sin(ancienAngle);
 8002060:	eeb0 0a48 	vmov.f32	s0, s16
 8002064:	eef0 0a68 	vmov.f32	s1, s17
 8002068:	f009 fbe2 	bl	800b830 <sin>
 800206c:	ec51 0b10 	vmov	r0, r1, d0
 8002070:	2200      	movs	r2, #0
 8002072:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <Dessine_Aiguille+0x148>)
 8002074:	f7ff f9f8 	bl	8001468 <__aeabi_dmul>
 8002078:	2200      	movs	r2, #0
 800207a:	4b28      	ldr	r3, [pc, #160]	@ (800211c <Dessine_Aiguille+0x14c>)
 800207c:	f7ff f83e 	bl	80010fc <__adddf3>
 8002080:	f7ff fca2 	bl	80019c8 <__aeabi_d2iz>
    ILI9341_DrawLine(x1, y1, xAncien, yAncien, ILI9341_COLOR_BLACK);
 8002084:	2300      	movs	r3, #0
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	b283      	uxth	r3, r0
 800208a:	b2ba      	uxth	r2, r7
 800208c:	2178      	movs	r1, #120	@ 0x78
 800208e:	4608      	mov	r0, r1
 8002090:	f002 f9de 	bl	8004450 <ILI9341_DrawLine>

    // Dessine la nouvelle aiguille
    int xNouveau = 120 + 65 * cos(nouvelAngle);
 8002094:	4620      	mov	r0, r4
 8002096:	f7ff f98f 	bl	80013b8 <__aeabi_f2d>
 800209a:	ec41 0b18 	vmov	d8, r0, r1
 800209e:	eeb0 0a48 	vmov.f32	s0, s16
 80020a2:	eef0 0a68 	vmov.f32	s1, s17
 80020a6:	f009 fb67 	bl	800b778 <cos>
 80020aa:	ec51 0b10 	vmov	r0, r1, d0
 80020ae:	2200      	movs	r2, #0
 80020b0:	4b19      	ldr	r3, [pc, #100]	@ (8002118 <Dessine_Aiguille+0x148>)
 80020b2:	f7ff f9d9 	bl	8001468 <__aeabi_dmul>
 80020b6:	2200      	movs	r2, #0
 80020b8:	4b18      	ldr	r3, [pc, #96]	@ (800211c <Dessine_Aiguille+0x14c>)
 80020ba:	f7ff f81f 	bl	80010fc <__adddf3>
 80020be:	f7ff fc83 	bl	80019c8 <__aeabi_d2iz>
 80020c2:	4604      	mov	r4, r0
    int yNouveau = 120 + 65 * sin(nouvelAngle);
 80020c4:	eeb0 0a48 	vmov.f32	s0, s16
 80020c8:	eef0 0a68 	vmov.f32	s1, s17
 80020cc:	f009 fbb0 	bl	800b830 <sin>
 80020d0:	ec51 0b10 	vmov	r0, r1, d0
 80020d4:	2200      	movs	r2, #0
 80020d6:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <Dessine_Aiguille+0x148>)
 80020d8:	f7ff f9c6 	bl	8001468 <__aeabi_dmul>
 80020dc:	2200      	movs	r2, #0
 80020de:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <Dessine_Aiguille+0x14c>)
 80020e0:	f7ff f80c 	bl	80010fc <__adddf3>
 80020e4:	f7ff fc70 	bl	80019c8 <__aeabi_d2iz>
    ILI9341_DrawLine(x1, y1, xNouveau, yNouveau, ILI9341_COLOR_RED);
 80020e8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	b283      	uxth	r3, r0
 80020f0:	b2a2      	uxth	r2, r4
 80020f2:	2178      	movs	r1, #120	@ 0x78
 80020f4:	4608      	mov	r0, r1
 80020f6:	f002 f9ab 	bl	8004450 <ILI9341_DrawLine>

    ancienneVitesse = vitesse;
 80020fa:	6035      	str	r5, [r6, #0]
}
 80020fc:	b002      	add	sp, #8
 80020fe:	ecbd 8b02 	vpop	{d8}
 8002102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002106:	bf00      	nop
 8002108:	a2529d39 	.word	0xa2529d39
 800210c:	3f91df46 	.word	0x3f91df46
 8002110:	20000200 	.word	0x20000200
 8002114:	51eb851f 	.word	0x51eb851f
 8002118:	40504000 	.word	0x40504000
 800211c:	405e0000 	.word	0x405e0000

08002120 <MetAJourCompteur>:



void MetAJourCompteur(int nouvelleVitesse) {
 8002120:	b538      	push	{r3, r4, r5, lr}
 8002122:	4604      	mov	r4, r0
    static int ancienneVitesse = 0;

    // Efface l'ancienne aiguille
    Dessine_Aiguille(ancienneVitesse);
 8002124:	4d04      	ldr	r5, [pc, #16]	@ (8002138 <MetAJourCompteur+0x18>)
 8002126:	6828      	ldr	r0, [r5, #0]
 8002128:	f7ff ff52 	bl	8001fd0 <Dessine_Aiguille>

    // Dessine la nouvelle aiguille
    Dessine_Aiguille(nouvelleVitesse);
 800212c:	4620      	mov	r0, r4
 800212e:	f7ff ff4f 	bl	8001fd0 <Dessine_Aiguille>

    ancienneVitesse = nouvelleVitesse;
 8002132:	602c      	str	r4, [r5, #0]
}
 8002134:	bd38      	pop	{r3, r4, r5, pc}
 8002136:	bf00      	nop
 8002138:	200001fc 	.word	0x200001fc

0800213c <main>:

/**
  * @brief  Point d'entre de votre application
  */
int main(void)
{
 800213c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800213e:	b083      	sub	sp, #12
	// Initialisation HAL
	HAL_Init();
 8002140:	f002 fad2 	bl	80046e8 <HAL_Init>

	// Init GPIO + UART2
	BSP_GPIO_enable();
 8002144:	f000 fc66 	bl	8002a14 <BSP_GPIO_enable>
	BSP_UART_init(UART2_ID, 115200);
 8002148:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800214c:	2001      	movs	r0, #1
 800214e:	f001 fcf9 	bl	8003b44 <BSP_UART_init>

	// Redirection des printf vers UART2
	BSP_SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8002152:	2201      	movs	r2, #1
 8002154:	4611      	mov	r1, r2
 8002156:	4610      	mov	r0, r2
 8002158:	f001 f800 	bl	800315c <BSP_SYS_set_std_usart>

	// Init LED verte
	BSP_GPIO_pin_config(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_NO_AF);
 800215c:	4d1e      	ldr	r5, [pc, #120]	@ (80021d8 <main+0x9c>)
 800215e:	2300      	movs	r3, #0
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	2402      	movs	r4, #2
 8002164:	9400      	str	r4, [sp, #0]
 8002166:	2201      	movs	r2, #1
 8002168:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800216c:	4628      	mov	r0, r5
 800216e:	f000 fc85 	bl	8002a7c <BSP_GPIO_pin_config>

	// Init cran TFT
	ILI9341_Init();
 8002172:	f002 f873 	bl	800425c <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8002176:	2003      	movs	r0, #3
 8002178:	f002 f840 	bl	80041fc <ILI9341_Rotate>

	// Dessiner compteur de vitesse au dmarrage
	Dessine_compteur_vitesse();
 800217c:	f7ff fe64 	bl	8001e48 <Dessine_compteur_vitesse>

	// Initialisation ADC (potentiomtre)
	BSP_ADC_init();
 8002180:	f000 faf8 	bl	8002774 <BSP_ADC_init>

	static motor_id_e moteur1;

	moteur1 = BSP_MOTOR_add(GPIOA,GPIO_PIN_1,GPIOB,GPIO_PIN_0);
 8002184:	2301      	movs	r3, #1
 8002186:	462a      	mov	r2, r5
 8002188:	4621      	mov	r1, r4
 800218a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800218e:	f000 f9a9 	bl	80024e4 <BSP_MOTOR_add>
 8002192:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <main+0xa0>)
 8002194:	7018      	strb	r0, [r3, #0]


	while (1)
	{
		// Lire valeur brute du potentiomtre (PA0 = ADC_1)
		uint16_t raw_value = BSP_ADC_getValue(ADC_1);
 8002196:	2000      	movs	r0, #0
 8002198:	f000 fbaa 	bl	80028f0 <BSP_ADC_getValue>
 800219c:	4602      	mov	r2, r0

		// Convertir la valeur ADC en vitesse (0  VITESSE_MAX)
		int vitesse = (raw_value * VITESSE_MAX) / 4095;
 800219e:	26c8      	movs	r6, #200	@ 0xc8
 80021a0:	fb06 f100 	mul.w	r1, r6, r0
 80021a4:	4d0e      	ldr	r5, [pc, #56]	@ (80021e0 <main+0xa4>)
 80021a6:	fb85 3501 	smull	r3, r5, r5, r1
 80021aa:	440d      	add	r5, r1
 80021ac:	17cc      	asrs	r4, r1, #31
 80021ae:	ebc4 27e5 	rsb	r7, r4, r5, asr #11

		// Affichage dans le terminal UART
		printf("Vitesse: %3d km/h | raw ADC: %4d\r\n", vitesse, raw_value);
 80021b2:	4639      	mov	r1, r7
 80021b4:	480b      	ldr	r0, [pc, #44]	@ (80021e4 <main+0xa8>)
 80021b6:	f007 f975 	bl	80094a4 <iprintf>

		// Mettre  jour le compteur graphique
		MetAJourCompteur(vitesse);
 80021ba:	4638      	mov	r0, r7
 80021bc:	f7ff ffb0 	bl	8002120 <MetAJourCompteur>

		uint8_t duty = (vitesse * 100) / VITESSE_MAX;    // Convertir en % du PWM
 80021c0:	ebc4 3125 	rsb	r1, r4, r5, asr #12
		BSP_MOTOR_set_duty(moteur1, duty);
 80021c4:	b2c9      	uxtb	r1, r1
 80021c6:	4b05      	ldr	r3, [pc, #20]	@ (80021dc <main+0xa0>)
 80021c8:	f993 0000 	ldrsb.w	r0, [r3]
 80021cc:	f000 fa3c 	bl	8002648 <BSP_MOTOR_set_duty>



		// Petite pause pour stabiliser la lecture
		HAL_Delay(200);
 80021d0:	4630      	mov	r0, r6
 80021d2:	f002 faab 	bl	800472c <HAL_Delay>
	while (1)
 80021d6:	e7de      	b.n	8002196 <main+0x5a>
 80021d8:	48000400 	.word	0x48000400
 80021dc:	20000204 	.word	0x20000204
 80021e0:	80080081 	.word	0x80080081
 80021e4:	0800c89c 	.word	0x0800c89c

080021e8 <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{

  while (1)
 80021e8:	e7fe      	b.n	80021e8 <NMI_Handler>

080021ea <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{

  while (1)
 80021ea:	e7fe      	b.n	80021ea <HardFault_Handler>

080021ec <MemManage_Handler>:
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{

  while (1)
 80021ec:	e7fe      	b.n	80021ec <MemManage_Handler>

080021ee <BusFault_Handler>:
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{

  while (1)
 80021ee:	e7fe      	b.n	80021ee <BusFault_Handler>

080021f0 <UsageFault_Handler>:
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{

  while (1)
 80021f0:	e7fe      	b.n	80021f0 <UsageFault_Handler>

080021f2 <SVC_Handler>:
  */
void SVC_Handler(void)
{


}
 80021f2:	4770      	bx	lr

080021f4 <DebugMon_Handler>:
  */
void DebugMon_Handler(void)
{


}
 80021f4:	4770      	bx	lr

080021f6 <PendSV_Handler>:
  */
void PendSV_Handler(void)
{


}
 80021f6:	4770      	bx	lr

080021f8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80021f8:	2001      	movs	r0, #1
 80021fa:	4770      	bx	lr

080021fc <_kill>:

int _kill(int pid, int sig)
{
 80021fc:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021fe:	f007 fbcf 	bl	80099a0 <__errno>
 8002202:	2316      	movs	r3, #22
 8002204:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002206:	f04f 30ff 	mov.w	r0, #4294967295
 800220a:	bd08      	pop	{r3, pc}

0800220c <_exit>:

void _exit (int status)
{
 800220c:	b508      	push	{r3, lr}
  _kill(status, -1);
 800220e:	f04f 31ff 	mov.w	r1, #4294967295
 8002212:	f7ff fff3 	bl	80021fc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002216:	e7fe      	b.n	8002216 <_exit+0xa>

08002218 <_close>:

__attribute__((weak))  int _close(int file)
{
  (void)file;
  return -1;
}
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	4770      	bx	lr

0800221e <_fstat>:


__attribute__((weak))  int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800221e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002222:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002224:	2000      	movs	r0, #0
 8002226:	4770      	bx	lr

08002228 <_isatty>:

__attribute__((weak))  int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002228:	2001      	movs	r0, #1
 800222a:	4770      	bx	lr

0800222c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800222c:	2000      	movs	r0, #0
 800222e:	4770      	bx	lr

08002230 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002230:	b510      	push	{r4, lr}
 8002232:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002234:	4a0c      	ldr	r2, [pc, #48]	@ (8002268 <_sbrk+0x38>)
 8002236:	490d      	ldr	r1, [pc, #52]	@ (800226c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002238:	480d      	ldr	r0, [pc, #52]	@ (8002270 <_sbrk+0x40>)
 800223a:	6800      	ldr	r0, [r0, #0]
 800223c:	b140      	cbz	r0, 8002250 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800223e:	480c      	ldr	r0, [pc, #48]	@ (8002270 <_sbrk+0x40>)
 8002240:	6800      	ldr	r0, [r0, #0]
 8002242:	4403      	add	r3, r0
 8002244:	1a52      	subs	r2, r2, r1
 8002246:	4293      	cmp	r3, r2
 8002248:	d806      	bhi.n	8002258 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800224a:	4a09      	ldr	r2, [pc, #36]	@ (8002270 <_sbrk+0x40>)
 800224c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800224e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002250:	4807      	ldr	r0, [pc, #28]	@ (8002270 <_sbrk+0x40>)
 8002252:	4c08      	ldr	r4, [pc, #32]	@ (8002274 <_sbrk+0x44>)
 8002254:	6004      	str	r4, [r0, #0]
 8002256:	e7f2      	b.n	800223e <_sbrk+0xe>
    errno = ENOMEM;
 8002258:	f007 fba2 	bl	80099a0 <__errno>
 800225c:	230c      	movs	r3, #12
 800225e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002260:	f04f 30ff 	mov.w	r0, #4294967295
 8002264:	e7f3      	b.n	800224e <_sbrk+0x1e>
 8002266:	bf00      	nop
 8002268:	20008000 	.word	0x20008000
 800226c:	00000400 	.word	0x00000400
 8002270:	20000208 	.word	0x20000208
 8002274:	20000ad8 	.word	0x20000ad8

08002278 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002278:	4a03      	ldr	r2, [pc, #12]	@ (8002288 <SystemInit+0x10>)
 800227a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800227e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002282:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002286:	4770      	bx	lr
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <MOTOR_gpio_and_pin_to_pwm_channel>:
	return ret;
}


static running_t MOTOR_gpio_and_pin_to_pwm_channel(GPIO_TypeDef * gpio, uint16_t pin, pwm_channel_t * pwm_channel)
{
 800228c:	b510      	push	{r4, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	4614      	mov	r4, r2
	running_t ret;
	ret = END_ERROR;

	pwm_channel_t local_pwm_channel;
	local_pwm_channel.timer_id = TIMER_ID_NB;
 8002292:	2305      	movs	r3, #5
 8002294:	f88d 301c 	strb.w	r3, [sp, #28]
	local_pwm_channel.gpio = gpio;
 8002298:	9000      	str	r0, [sp, #0]
	local_pwm_channel.pin = pin;
 800229a:	f8ad 1004 	strh.w	r1, [sp, #4]
	local_pwm_channel.negative = false;
 800229e:	2300      	movs	r3, #0
 80022a0:	f88d 300c 	strb.w	r3, [sp, #12]
	local_pwm_channel.remap = false;
 80022a4:	f88d 300d 	strb.w	r3, [sp, #13]

	if(gpio == GPIOA)
 80022a8:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80022ac:	d021      	beq.n	80022f2 <MOTOR_gpio_and_pin_to_pwm_channel+0x66>
			//case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER8_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
			default:
				break;
		}
	}
	else if(gpio == GPIOB)
 80022ae:	4b87      	ldr	r3, [pc, #540]	@ (80024cc <MOTOR_gpio_and_pin_to_pwm_channel+0x240>)
 80022b0:	4298      	cmp	r0, r3
 80022b2:	f000 80d5 	beq.w	8002460 <MOTOR_gpio_and_pin_to_pwm_channel+0x1d4>
			default:
				break;
		}
	}

	if(local_pwm_channel.timer_id != TIMER_ID_NB)	//on a trouv !
 80022b6:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80022ba:	2805      	cmp	r0, #5
 80022bc:	f000 8100 	beq.w	80024c0 <MOTOR_gpio_and_pin_to_pwm_channel+0x234>
	{
		local_pwm_channel.handler = BSP_TIMER_get_handler(local_pwm_channel.timer_id);
 80022c0:	f001 f976 	bl	80035b0 <BSP_TIMER_get_handler>
 80022c4:	9006      	str	r0, [sp, #24]
		if(local_pwm_channel.negative)
 80022c6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 80f3 	beq.w	80024b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x22a>
		{
			local_pwm_channel.func_start = &HAL_TIMEx_PWMN_Start;
 80022d0:	4b7f      	ldr	r3, [pc, #508]	@ (80024d0 <MOTOR_gpio_and_pin_to_pwm_channel+0x244>)
 80022d2:	9304      	str	r3, [sp, #16]
			local_pwm_channel.func_stop = &HAL_TIMEx_PWMN_Stop;
 80022d4:	4b7f      	ldr	r3, [pc, #508]	@ (80024d4 <MOTOR_gpio_and_pin_to_pwm_channel+0x248>)
 80022d6:	9305      	str	r3, [sp, #20]
		{
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
		}

		*pwm_channel = local_pwm_channel;
 80022d8:	46a4      	mov	ip, r4
 80022da:	46ee      	mov	lr, sp
 80022dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80022e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80022e4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80022e8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ret = END_OK;
 80022ec:	2001      	movs	r0, #1
	{
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
	}

	return ret;
}
 80022ee:	b008      	add	sp, #32
 80022f0:	bd10      	pop	{r4, pc}
		switch(pin)
 80022f2:	2940      	cmp	r1, #64	@ 0x40
 80022f4:	f000 809d 	beq.w	8002432 <MOTOR_gpio_and_pin_to_pwm_channel+0x1a6>
 80022f8:	d914      	bls.n	8002324 <MOTOR_gpio_and_pin_to_pwm_channel+0x98>
 80022fa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80022fe:	f000 80a3 	beq.w	8002448 <MOTOR_gpio_and_pin_to_pwm_channel+0x1bc>
 8002302:	d95b      	bls.n	80023bc <MOTOR_gpio_and_pin_to_pwm_channel+0x130>
 8002304:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8002308:	f000 80a4 	beq.w	8002454 <MOTOR_gpio_and_pin_to_pwm_channel+0x1c8>
 800230c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8002310:	d1d1      	bne.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_12:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = true;	break;
 8002312:	2300      	movs	r3, #0
 8002314:	f88d 301c 	strb.w	r3, [sp, #28]
 8002318:	2304      	movs	r3, #4
 800231a:	9302      	str	r3, [sp, #8]
 800231c:	2301      	movs	r3, #1
 800231e:	f88d 300c 	strb.w	r3, [sp, #12]
 8002322:	e7c8      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 8002324:	2920      	cmp	r1, #32
 8002326:	d8c6      	bhi.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
 8002328:	b20b      	sxth	r3, r1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d0c3      	beq.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
 800232e:	3901      	subs	r1, #1
 8002330:	291f      	cmp	r1, #31
 8002332:	d8c0      	bhi.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
 8002334:	a301      	add	r3, pc, #4	@ (adr r3, 800233c <MOTOR_gpio_and_pin_to_pwm_channel+0xb0>)
 8002336:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 800233a:	bf00      	nop
 800233c:	080023eb 	.word	0x080023eb
 8002340:	080023f7 	.word	0x080023f7
 8002344:	080022b7 	.word	0x080022b7
 8002348:	08002403 	.word	0x08002403
 800234c:	080022b7 	.word	0x080022b7
 8002350:	080022b7 	.word	0x080022b7
 8002354:	080022b7 	.word	0x080022b7
 8002358:	0800240f 	.word	0x0800240f
 800235c:	080022b7 	.word	0x080022b7
 8002360:	080022b7 	.word	0x080022b7
 8002364:	080022b7 	.word	0x080022b7
 8002368:	080022b7 	.word	0x080022b7
 800236c:	080022b7 	.word	0x080022b7
 8002370:	080022b7 	.word	0x080022b7
 8002374:	080022b7 	.word	0x080022b7
 8002378:	0800241b 	.word	0x0800241b
 800237c:	080022b7 	.word	0x080022b7
 8002380:	080022b7 	.word	0x080022b7
 8002384:	080022b7 	.word	0x080022b7
 8002388:	080022b7 	.word	0x080022b7
 800238c:	080022b7 	.word	0x080022b7
 8002390:	080022b7 	.word	0x080022b7
 8002394:	080022b7 	.word	0x080022b7
 8002398:	080022b7 	.word	0x080022b7
 800239c:	080022b7 	.word	0x080022b7
 80023a0:	080022b7 	.word	0x080022b7
 80023a4:	080022b7 	.word	0x080022b7
 80023a8:	080022b7 	.word	0x080022b7
 80023ac:	080022b7 	.word	0x080022b7
 80023b0:	080022b7 	.word	0x080022b7
 80023b4:	080022b7 	.word	0x080022b7
 80023b8:	08002427 	.word	0x08002427
 80023bc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80023c0:	d03d      	beq.n	800243e <MOTOR_gpio_and_pin_to_pwm_channel+0x1b2>
 80023c2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80023c6:	d105      	bne.n	80023d4 <MOTOR_gpio_and_pin_to_pwm_channel+0x148>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f88d 301c 	strb.w	r3, [sp, #28]
 80023ce:	2304      	movs	r3, #4
 80023d0:	9302      	str	r3, [sp, #8]
 80023d2:	e770      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 80023d4:	2980      	cmp	r1, #128	@ 0x80
 80023d6:	f47f af6e 	bne.w	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = true;	break;
 80023da:	2300      	movs	r3, #0
 80023dc:	f88d 301c 	strb.w	r3, [sp, #28]
 80023e0:	9302      	str	r3, [sp, #8]
 80023e2:	2301      	movs	r3, #1
 80023e4:	f88d 300c 	strb.w	r3, [sp, #12]
 80023e8:	e765      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 80023ea:	2301      	movs	r3, #1
 80023ec:	f88d 301c 	strb.w	r3, [sp, #28]
 80023f0:	2300      	movs	r3, #0
 80023f2:	9302      	str	r3, [sp, #8]
 80023f4:	e75f      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 80023f6:	2301      	movs	r3, #1
 80023f8:	f88d 301c 	strb.w	r3, [sp, #28]
 80023fc:	2304      	movs	r3, #4
 80023fe:	9302      	str	r3, [sp, #8]
 8002400:	e759      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_2:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8002402:	2301      	movs	r3, #1
 8002404:	f88d 301c 	strb.w	r3, [sp, #28]
 8002408:	2308      	movs	r3, #8
 800240a:	9302      	str	r3, [sp, #8]
 800240c:	e753      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 800240e:	2301      	movs	r3, #1
 8002410:	f88d 301c 	strb.w	r3, [sp, #28]
 8002414:	230c      	movs	r3, #12
 8002416:	9302      	str	r3, [sp, #8]
 8002418:	e74d      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 800241a:	2302      	movs	r3, #2
 800241c:	f88d 301c 	strb.w	r3, [sp, #28]
 8002420:	2304      	movs	r3, #4
 8002422:	9302      	str	r3, [sp, #8]
 8002424:	e747      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 8002426:	2301      	movs	r3, #1
 8002428:	f88d 301c 	strb.w	r3, [sp, #28]
 800242c:	2300      	movs	r3, #0
 800242e:	9302      	str	r3, [sp, #8]
 8002430:	e741      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 8002432:	2302      	movs	r3, #2
 8002434:	f88d 301c 	strb.w	r3, [sp, #28]
 8002438:	2300      	movs	r3, #0
 800243a:	9302      	str	r3, [sp, #8]
 800243c:	e73b      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 800243e:	2300      	movs	r3, #0
 8002440:	f88d 301c 	strb.w	r3, [sp, #28]
 8002444:	9302      	str	r3, [sp, #8]
 8002446:	e736      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8002448:	2300      	movs	r3, #0
 800244a:	f88d 301c 	strb.w	r3, [sp, #28]
 800244e:	2308      	movs	r3, #8
 8002450:	9302      	str	r3, [sp, #8]
 8002452:	e730      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8002454:	2300      	movs	r3, #0
 8002456:	f88d 301c 	strb.w	r3, [sp, #28]
 800245a:	230c      	movs	r3, #12
 800245c:	9302      	str	r3, [sp, #8]
 800245e:	e72a      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 8002460:	2920      	cmp	r1, #32
 8002462:	d01c      	beq.n	800249e <MOTOR_gpio_and_pin_to_pwm_channel+0x212>
 8002464:	d90a      	bls.n	800247c <MOTOR_gpio_and_pin_to_pwm_channel+0x1f0>
 8002466:	2940      	cmp	r1, #64	@ 0x40
 8002468:	d01f      	beq.n	80024aa <MOTOR_gpio_and_pin_to_pwm_channel+0x21e>
 800246a:	2980      	cmp	r1, #128	@ 0x80
 800246c:	f47f af23 	bne.w	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 8002470:	2303      	movs	r3, #3
 8002472:	f88d 301c 	strb.w	r3, [sp, #28]
 8002476:	2304      	movs	r3, #4
 8002478:	9302      	str	r3, [sp, #8]
 800247a:	e71c      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 800247c:	2901      	cmp	r1, #1
 800247e:	d008      	beq.n	8002492 <MOTOR_gpio_and_pin_to_pwm_channel+0x206>
 8002480:	2910      	cmp	r1, #16
 8002482:	f47f af18 	bne.w	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 8002486:	2302      	movs	r3, #2
 8002488:	f88d 301c 	strb.w	r3, [sp, #28]
 800248c:	2300      	movs	r3, #0
 800248e:	9302      	str	r3, [sp, #8]
 8002490:	e711      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8002492:	2302      	movs	r3, #2
 8002494:	f88d 301c 	strb.w	r3, [sp, #28]
 8002498:	2308      	movs	r3, #8
 800249a:	9302      	str	r3, [sp, #8]
 800249c:	e70b      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 800249e:	2302      	movs	r3, #2
 80024a0:	f88d 301c 	strb.w	r3, [sp, #28]
 80024a4:	2304      	movs	r3, #4
 80024a6:	9302      	str	r3, [sp, #8]
 80024a8:	e705      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 80024aa:	2303      	movs	r3, #3
 80024ac:	f88d 301c 	strb.w	r3, [sp, #28]
 80024b0:	2300      	movs	r3, #0
 80024b2:	9302      	str	r3, [sp, #8]
 80024b4:	e6ff      	b.n	80022b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
 80024b6:	4b08      	ldr	r3, [pc, #32]	@ (80024d8 <MOTOR_gpio_and_pin_to_pwm_channel+0x24c>)
 80024b8:	9304      	str	r3, [sp, #16]
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
 80024ba:	4b08      	ldr	r3, [pc, #32]	@ (80024dc <MOTOR_gpio_and_pin_to_pwm_channel+0x250>)
 80024bc:	9305      	str	r3, [sp, #20]
 80024be:	e70b      	b.n	80022d8 <MOTOR_gpio_and_pin_to_pwm_channel+0x4c>
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
 80024c0:	4807      	ldr	r0, [pc, #28]	@ (80024e0 <MOTOR_gpio_and_pin_to_pwm_channel+0x254>)
 80024c2:	f007 f857 	bl	8009574 <puts>
	ret = END_ERROR;
 80024c6:	2002      	movs	r0, #2
 80024c8:	e711      	b.n	80022ee <MOTOR_gpio_and_pin_to_pwm_channel+0x62>
 80024ca:	bf00      	nop
 80024cc:	48000400 	.word	0x48000400
 80024d0:	08007429 	.word	0x08007429
 80024d4:	0800751d 	.word	0x0800751d
 80024d8:	080071e9 	.word	0x080071e9
 80024dc:	08007349 	.word	0x08007349
 80024e0:	0800c8d8 	.word	0x0800c8d8

080024e4 <BSP_MOTOR_add>:
{
 80024e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024e8:	b082      	sub	sp, #8
 80024ea:	4607      	mov	r7, r0
 80024ec:	4688      	mov	r8, r1
 80024ee:	4691      	mov	r9, r2
 80024f0:	469a      	mov	sl, r3
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 80024f2:	2400      	movs	r4, #0
 80024f4:	2c03      	cmp	r4, #3
 80024f6:	f300 8091 	bgt.w	800261c <BSP_MOTOR_add+0x138>
		if(motors[id].enable == false)	//si on a trouv une case vide dans le tableau des motors... on la choisit !
 80024fa:	4626      	mov	r6, r4
 80024fc:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 8002500:	4d49      	ldr	r5, [pc, #292]	@ (8002628 <BSP_MOTOR_add+0x144>)
 8002502:	eb05 0c83 	add.w	ip, r5, r3, lsl #2
 8002506:	f89c 3040 	ldrb.w	r3, [ip, #64]	@ 0x40
 800250a:	b113      	cbz	r3, 8002512 <BSP_MOTOR_add+0x2e>
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 800250c:	3401      	adds	r4, #1
 800250e:	b264      	sxtb	r4, r4
 8002510:	e7f0      	b.n	80024f4 <BSP_MOTOR_add+0x10>
			debug_printf("Ajout du moteur %d\n", id);
 8002512:	4621      	mov	r1, r4
 8002514:	4845      	ldr	r0, [pc, #276]	@ (800262c <BSP_MOTOR_add+0x148>)
 8002516:	f006 ffc5 	bl	80094a4 <iprintf>
			if(	MOTOR_gpio_and_pin_to_pwm_channel(gpio_forward, pin_forward, &motors[id].forward) == END_OK
 800251a:	eb04 1204 	add.w	r2, r4, r4, lsl #4
 800251e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8002522:	4641      	mov	r1, r8
 8002524:	4638      	mov	r0, r7
 8002526:	f7ff feb1 	bl	800228c <MOTOR_gpio_and_pin_to_pwm_channel>
 800252a:	2801      	cmp	r0, #1
 800252c:	d003      	beq.n	8002536 <BSP_MOTOR_add+0x52>
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
 800252e:	4840      	ldr	r0, [pc, #256]	@ (8002630 <BSP_MOTOR_add+0x14c>)
 8002530:	f007 f820 	bl	8009574 <puts>
 8002534:	e074      	b.n	8002620 <BSP_MOTOR_add+0x13c>
				MOTOR_gpio_and_pin_to_pwm_channel(gpio_reverse, pin_reverse, &motors[id].reverse) == END_OK)
 8002536:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	3320      	adds	r3, #32
 800253e:	462a      	mov	r2, r5
 8002540:	441a      	add	r2, r3
 8002542:	4651      	mov	r1, sl
 8002544:	4648      	mov	r0, r9
 8002546:	f7ff fea1 	bl	800228c <MOTOR_gpio_and_pin_to_pwm_channel>
					&&
 800254a:	2801      	cmp	r0, #1
 800254c:	d1ef      	bne.n	800252e <BSP_MOTOR_add+0x4a>
				motors[id].enable = true;
 800254e:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 8002552:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8002556:	2301      	movs	r3, #1
 8002558:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
				BSP_TIMER_run_us(motors[id].forward.timer_id, PWM_PERIOD, false);
 800255c:	2200      	movs	r2, #0
 800255e:	2132      	movs	r1, #50	@ 0x32
 8002560:	7f28      	ldrb	r0, [r5, #28]
 8002562:	f000 ff1d 	bl	80033a0 <BSP_TIMER_run_us>
				if(motors[id].forward.timer_id != motors[id].reverse.timer_id)
 8002566:	7f2b      	ldrb	r3, [r5, #28]
 8002568:	f895 003c 	ldrb.w	r0, [r5, #60]	@ 0x3c
 800256c:	4283      	cmp	r3, r0
 800256e:	d148      	bne.n	8002602 <BSP_MOTOR_add+0x11e>
				BSP_TIMER_enable_PWM(motors[id].forward.timer_id, motors[id].forward.tim_channel, 0, motors[id].forward.remap, motors[id].forward.negative);
 8002570:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 8002574:	4d2c      	ldr	r5, [pc, #176]	@ (8002628 <BSP_MOTOR_add+0x144>)
 8002576:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 800257a:	7b2b      	ldrb	r3, [r5, #12]
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	7b6b      	ldrb	r3, [r5, #13]
 8002580:	2200      	movs	r2, #0
 8002582:	8929      	ldrh	r1, [r5, #8]
 8002584:	7f28      	ldrb	r0, [r5, #28]
 8002586:	f001 f86d 	bl	8003664 <BSP_TIMER_enable_PWM>
				BSP_TIMER_enable_PWM(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, 0, motors[id].reverse.remap, motors[id].reverse.negative);
 800258a:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 8002594:	2200      	movs	r2, #0
 8002596:	8d29      	ldrh	r1, [r5, #40]	@ 0x28
 8002598:	f895 003c 	ldrb.w	r0, [r5, #60]	@ 0x3c
 800259c:	f001 f862 	bl	8003664 <BSP_TIMER_enable_PWM>
				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 80025a0:	7f29      	ldrb	r1, [r5, #28]
 80025a2:	3101      	adds	r1, #1
 80025a4:	68ab      	ldr	r3, [r5, #8]
 80025a6:	089b      	lsrs	r3, r3, #2
 80025a8:	1c5a      	adds	r2, r3, #1
 80025aa:	7b2b      	ldrb	r3, [r5, #12]
 80025ac:	b373      	cbz	r3, 800260c <BSP_MOTOR_add+0x128>
 80025ae:	4b21      	ldr	r3, [pc, #132]	@ (8002634 <BSP_MOTOR_add+0x150>)
 80025b0:	eb06 1506 	add.w	r5, r6, r6, lsl #4
 80025b4:	481c      	ldr	r0, [pc, #112]	@ (8002628 <BSP_MOTOR_add+0x144>)
 80025b6:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80025ba:	7b40      	ldrb	r0, [r0, #13]
 80025bc:	b340      	cbz	r0, 8002610 <BSP_MOTOR_add+0x12c>
 80025be:	481e      	ldr	r0, [pc, #120]	@ (8002638 <BSP_MOTOR_add+0x154>)
 80025c0:	9000      	str	r0, [sp, #0]
 80025c2:	481e      	ldr	r0, [pc, #120]	@ (800263c <BSP_MOTOR_add+0x158>)
 80025c4:	f006 ff6e 	bl	80094a4 <iprintf>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 80025c8:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 80025cc:	4816      	ldr	r0, [pc, #88]	@ (8002628 <BSP_MOTOR_add+0x144>)
 80025ce:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80025d2:	f890 103c 	ldrb.w	r1, [r0, #60]	@ 0x3c
 80025d6:	3101      	adds	r1, #1
 80025d8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80025e2:	b1bb      	cbz	r3, 8002614 <BSP_MOTOR_add+0x130>
 80025e4:	4b13      	ldr	r3, [pc, #76]	@ (8002634 <BSP_MOTOR_add+0x150>)
 80025e6:	eb06 1606 	add.w	r6, r6, r6, lsl #4
 80025ea:	480f      	ldr	r0, [pc, #60]	@ (8002628 <BSP_MOTOR_add+0x144>)
 80025ec:	eb00 0086 	add.w	r0, r0, r6, lsl #2
 80025f0:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 80025f4:	b180      	cbz	r0, 8002618 <BSP_MOTOR_add+0x134>
 80025f6:	4810      	ldr	r0, [pc, #64]	@ (8002638 <BSP_MOTOR_add+0x154>)
 80025f8:	9000      	str	r0, [sp, #0]
 80025fa:	4811      	ldr	r0, [pc, #68]	@ (8002640 <BSP_MOTOR_add+0x15c>)
 80025fc:	f006 ff52 	bl	80094a4 <iprintf>
 8002600:	e00e      	b.n	8002620 <BSP_MOTOR_add+0x13c>
					BSP_TIMER_run_us(motors[id].reverse.timer_id, PWM_PERIOD, false);
 8002602:	2200      	movs	r2, #0
 8002604:	2132      	movs	r1, #50	@ 0x32
 8002606:	f000 fecb 	bl	80033a0 <BSP_TIMER_run_us>
 800260a:	e7b1      	b.n	8002570 <BSP_MOTOR_add+0x8c>
				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 800260c:	4b0d      	ldr	r3, [pc, #52]	@ (8002644 <BSP_MOTOR_add+0x160>)
 800260e:	e7cf      	b.n	80025b0 <BSP_MOTOR_add+0xcc>
 8002610:	480c      	ldr	r0, [pc, #48]	@ (8002644 <BSP_MOTOR_add+0x160>)
 8002612:	e7d5      	b.n	80025c0 <BSP_MOTOR_add+0xdc>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <BSP_MOTOR_add+0x160>)
 8002616:	e7e6      	b.n	80025e6 <BSP_MOTOR_add+0x102>
 8002618:	480a      	ldr	r0, [pc, #40]	@ (8002644 <BSP_MOTOR_add+0x160>)
 800261a:	e7ed      	b.n	80025f8 <BSP_MOTOR_add+0x114>
	ret = MOTOR_ID_NONE;
 800261c:	f04f 34ff 	mov.w	r4, #4294967295
}
 8002620:	4620      	mov	r0, r4
 8002622:	b002      	add	sp, #8
 8002624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002628:	2000020c 	.word	0x2000020c
 800262c:	0800c940 	.word	0x0800c940
 8002630:	0800c9b4 	.word	0x0800c9b4
 8002634:	0800c928 	.word	0x0800c928
 8002638:	0800c934 	.word	0x0800c934
 800263c:	0800c954 	.word	0x0800c954
 8002640:	0800c984 	.word	0x0800c984
 8002644:	0800ca94 	.word	0x0800ca94

08002648 <BSP_MOTOR_set_duty>:
 * @param duty : indiquer un rapport cyclique. Ce rapport peut tre ngatif pour un sens de rotation invers ! intervalle : [-1000 ; 1000]
 * @pre   le moteur indiqu doit avoir t ajout pralablement !
 * @post  la PWM sera mise  jour en consquence. Attention, l'autre broche de ce moteur (reverse si duty>0 ; forward si duty <0) sera mise  0 !
 */
void BSP_MOTOR_set_duty(motor_id_e id, int16_t duty)
{
 8002648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800264c:	4604      	mov	r4, r0
	//Ecretage... Le rapport cyclique est exprim dans la mme unit que la PWM_PERIOD, il ne peut donc pas tre plus grand !
	if(duty > 1000)
 800264e:	f5b1 7f7a 	cmp.w	r1, #1000	@ 0x3e8
 8002652:	dc05      	bgt.n	8002660 <BSP_MOTOR_set_duty+0x18>
 8002654:	460d      	mov	r5, r1
		duty = 1000;
	else if(duty < -1000)
 8002656:	f511 7f7a 	cmn.w	r1, #1000	@ 0x3e8
 800265a:	da03      	bge.n	8002664 <BSP_MOTOR_set_duty+0x1c>
		duty = -1000;
 800265c:	4d1d      	ldr	r5, [pc, #116]	@ (80026d4 <BSP_MOTOR_set_duty+0x8c>)
 800265e:	e001      	b.n	8002664 <BSP_MOTOR_set_duty+0x1c>
		duty = 1000;
 8002660:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8


	if(motors[id].enable == false)
 8002664:	eb04 1204 	add.w	r2, r4, r4, lsl #4
 8002668:	4b1b      	ldr	r3, [pc, #108]	@ (80026d8 <BSP_MOTOR_set_duty+0x90>)
 800266a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800266e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002672:	b1ab      	cbz	r3, 80026a0 <BSP_MOTOR_set_duty+0x58>

	/*
	 * Pour chaque moteur, on dispose de deux signaux PWM.
	 * Selon le sens demand, dmarre et on arrte les broches correspondantes.
	 */
	if(duty < 0)
 8002674:	2d00      	cmp	r5, #0
 8002676:	db17      	blt.n	80026a8 <BSP_MOTOR_set_duty+0x60>
		BSP_TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
	}
	else
	{
		motors[id].reverse.func_stop(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 8002678:	4f17      	ldr	r7, [pc, #92]	@ (80026d8 <BSP_MOTOR_set_duty+0x90>)
 800267a:	eb04 1604 	add.w	r6, r4, r4, lsl #4
 800267e:	eb07 0686 	add.w	r6, r7, r6, lsl #2
 8002682:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8002684:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 8002686:	6bb0      	ldr	r0, [r6, #56]	@ 0x38
 8002688:	4798      	blx	r3
		BSP_TIMER_set_duty(motors[id].forward.timer_id, motors[id].forward.tim_channel, (uint16_t)duty);
 800268a:	b2aa      	uxth	r2, r5
 800268c:	8931      	ldrh	r1, [r6, #8]
 800268e:	7f30      	ldrb	r0, [r6, #28]
 8002690:	f000 ff96 	bl	80035c0 <BSP_TIMER_set_duty>
		motors[id].forward.func_start(motors[id].forward.handler, motors[id].forward.tim_channel);
 8002694:	6933      	ldr	r3, [r6, #16]
 8002696:	68b1      	ldr	r1, [r6, #8]
 8002698:	69b0      	ldr	r0, [r6, #24]
 800269a:	4798      	blx	r3
	}
}
 800269c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		debug_printf("Vous cherchez  piloter un moteur qui n'a pas t ajout !\n");
 80026a0:	480e      	ldr	r0, [pc, #56]	@ (80026dc <BSP_MOTOR_set_duty+0x94>)
 80026a2:	f006 ff67 	bl	8009574 <puts>
		return;
 80026a6:	e7f9      	b.n	800269c <BSP_MOTOR_set_duty+0x54>
		duty = (int16_t)(-duty);
 80026a8:	426d      	negs	r5, r5
 80026aa:	b2ad      	uxth	r5, r5
		motors[id].forward.func_stop(motors[id].forward.handler, motors[id].forward.tim_channel);
 80026ac:	4f0a      	ldr	r7, [pc, #40]	@ (80026d8 <BSP_MOTOR_set_duty+0x90>)
 80026ae:	eb04 1604 	add.w	r6, r4, r4, lsl #4
 80026b2:	eb07 0686 	add.w	r6, r7, r6, lsl #2
 80026b6:	6973      	ldr	r3, [r6, #20]
 80026b8:	68b1      	ldr	r1, [r6, #8]
 80026ba:	69b0      	ldr	r0, [r6, #24]
 80026bc:	4798      	blx	r3
		BSP_TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
 80026be:	462a      	mov	r2, r5
 80026c0:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 80026c2:	f896 003c 	ldrb.w	r0, [r6, #60]	@ 0x3c
 80026c6:	f000 ff7b 	bl	80035c0 <BSP_TIMER_set_duty>
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80026ca:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 80026cc:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 80026ce:	6bb0      	ldr	r0, [r6, #56]	@ 0x38
 80026d0:	4798      	blx	r3
 80026d2:	e7e3      	b.n	800269c <BSP_MOTOR_set_duty+0x54>
 80026d4:	fffffc18 	.word	0xfffffc18
 80026d8:	2000020c 	.word	0x2000020c
 80026dc:	0800c9ec 	.word	0x0800c9ec

080026e0 <ADC_PORT_Init>:
PA4  --------------> ADC2_IN17
PA5  --------------> ADC2_IN13
PA6  --------------> ADC2_IN3
PA7  --------------> ADC2_IN4
*/
void ADC_PORT_Init(){
 80026e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026e2:	b08b      	sub	sp, #44	@ 0x2c
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig = {0};
 80026e4:	2220      	movs	r2, #32
 80026e6:	2100      	movs	r1, #0
 80026e8:	a802      	add	r0, sp, #8
 80026ea:	f007 f8f7 	bl	80098dc <memset>

	// Initialisation du tableau des id des convertisseurs analogique numérique. Chaque canal non utilisé verra sa case à -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 80026ee:	2300      	movs	r3, #0
 80026f0:	e004      	b.n	80026fc <ADC_PORT_Init+0x1c>
		adc_id[channel] = -1;
 80026f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002764 <ADC_PORT_Init+0x84>)
 80026f4:	21ff      	movs	r1, #255	@ 0xff
 80026f6:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 80026f8:	3301      	adds	r3, #1
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	2b06      	cmp	r3, #6
 80026fe:	d9f8      	bls.n	80026f2 <ADC_PORT_Init+0x12>

	int8_t index = 0;
	sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8002700:	2606      	movs	r6, #6
 8002702:	9604      	str	r6, [sp, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002704:	237f      	movs	r3, #127	@ 0x7f
 8002706:	9305      	str	r3, [sp, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002708:	2304      	movs	r3, #4
 800270a:	9306      	str	r3, [sp, #24]
	sConfig.OffsetSaturation = DISABLE;
	sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 800270c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002710:	9308      	str	r3, [sp, #32]
	sConfig.Offset = 0;

	#if USE_IN1
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8002712:	2400      	movs	r4, #0
 8002714:	9401      	str	r4, [sp, #4]
 8002716:	2501      	movs	r5, #1
 8002718:	9500      	str	r5, [sp, #0]
 800271a:	4623      	mov	r3, r4
 800271c:	2203      	movs	r2, #3
 800271e:	4629      	mov	r1, r5
 8002720:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002724:	f000 f9aa 	bl	8002a7c <BSP_GPIO_pin_config>
		adc_id[ADC_1] = index;
 8002728:	4f0e      	ldr	r7, [pc, #56]	@ (8002764 <ADC_PORT_Init+0x84>)
 800272a:	703c      	strb	r4, [r7, #0]
		sConfig.Rank = ranks[index];
 800272c:	9603      	str	r6, [sp, #12]
		index++;
  		sConfig.Channel = ADC_CHANNEL_1;
 800272e:	4b0e      	ldr	r3, [pc, #56]	@ (8002768 <ADC_PORT_Init+0x88>)
 8002730:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002732:	4e0e      	ldr	r6, [pc, #56]	@ (800276c <ADC_PORT_Init+0x8c>)
 8002734:	a902      	add	r1, sp, #8
 8002736:	4630      	mov	r0, r6
 8002738:	f002 fafe 	bl	8004d38 <HAL_ADC_ConfigChannel>
	#endif

	#if USE_IN2
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 800273c:	9401      	str	r4, [sp, #4]
 800273e:	9500      	str	r5, [sp, #0]
 8002740:	4623      	mov	r3, r4
 8002742:	2203      	movs	r2, #3
 8002744:	2102      	movs	r1, #2
 8002746:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800274a:	f000 f997 	bl	8002a7c <BSP_GPIO_pin_config>
  		adc_id[ADC_2] = index;
 800274e:	707d      	strb	r5, [r7, #1]
  		sConfig.Rank = ranks[index];
 8002750:	230c      	movs	r3, #12
 8002752:	9303      	str	r3, [sp, #12]
  		index++;
  		sConfig.Channel = ADC_CHANNEL_2;
 8002754:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <ADC_PORT_Init+0x90>)
 8002756:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002758:	a902      	add	r1, sp, #8
 800275a:	4630      	mov	r0, r6
 800275c:	f002 faec 	bl	8004d38 <HAL_ADC_ConfigChannel>
  		sConfig.Rank = ranks[index];
  		index++;
  		sConfig.Channel = ADC_CHANNEL_17;
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
	#endif
}
 8002760:	b00b      	add	sp, #44	@ 0x2c
 8002762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002764:	200003f0 	.word	0x200003f0
 8002768:	04300002 	.word	0x04300002
 800276c:	20000384 	.word	0x20000384
 8002770:	08600004 	.word	0x08600004

08002774 <BSP_ADC_init>:


void BSP_ADC_init(void)
{
 8002774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002778:	b097      	sub	sp, #92	@ 0x5c
	// ADC2 clock enable
	__HAL_RCC_ADC12_CLK_ENABLE();
 800277a:	4e53      	ldr	r6, [pc, #332]	@ (80028c8 <BSP_ADC_init+0x154>)
 800277c:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 800277e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002782:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8002784:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800278e:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002790:	f043 0320 	orr.w	r3, r3, #32
 8002794:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8002796:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002798:	f003 0320 	and.w	r3, r3, #32
 800279c:	9301      	str	r3, [sp, #4]
 800279e:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80027a0:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80027a8:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	9302      	str	r3, [sp, #8]
 80027b0:	9b02      	ldr	r3, [sp, #8]

	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027b2:	2244      	movs	r2, #68	@ 0x44
 80027b4:	2100      	movs	r1, #0
 80027b6:	a805      	add	r0, sp, #20
 80027b8:	f007 f890 	bl	80098dc <memset>
	// Initializes the peripherals clocks
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80027bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027c0:	9305      	str	r3, [sp, #20]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80027c2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80027c6:	9314      	str	r3, [sp, #80]	@ 0x50
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80027c8:	a805      	add	r0, sp, #20
 80027ca:	f003 fdc5 	bl	8006358 <HAL_RCCEx_PeriphCLKConfig>

	// Initialisation de l'ADC2
	hadc.Instance = ADC2; 									//
 80027ce:	4c3f      	ldr	r4, [pc, #252]	@ (80028cc <BSP_ADC_init+0x158>)
 80027d0:	4b3f      	ldr	r3, [pc, #252]	@ (80028d0 <BSP_ADC_init+0x15c>)
 80027d2:	6023      	str	r3, [r4, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2; 	//
 80027d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027d8:	6063      	str	r3, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B; 				//
 80027da:	2500      	movs	r5, #0
 80027dc:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT; 				//
 80027de:	60e5      	str	r5, [r4, #12]
	hadc.Init.GainCompensation = 0;
 80027e0:	6125      	str	r5, [r4, #16]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;				//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 80027e2:	f04f 0901 	mov.w	r9, #1
 80027e6:	f8c4 9014 	str.w	r9, [r4, #20]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;				//TODO a confirmer?
 80027ea:	2308      	movs	r3, #8
 80027ec:	61a3      	str	r3, [r4, #24]
	hadc.Init.LowPowerAutoWait = DISABLE;
 80027ee:	7725      	strb	r5, [r4, #28]
	hadc.Init.ContinuousConvMode = DISABLE; 				//
 80027f0:	7765      	strb	r5, [r4, #29]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;
 80027f2:	2702      	movs	r7, #2
 80027f4:	6227      	str	r7, [r4, #32]
	hadc.Init.DiscontinuousConvMode = DISABLE; 				//
 80027f6:	f884 5024 	strb.w	r5, [r4, #36]	@ 0x24
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80027fa:	f44f 63b4 	mov.w	r3, #1440	@ 0x5a0
 80027fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;	//ADC_EXTERNALTRIGCONVEDGE_RISING
 8002800:	f44f 6880 	mov.w	r8, #1024	@ 0x400
 8002804:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
	hadc.Init.DMAContinuousRequests = ENABLE; 				//
 8002808:	f884 9038 	strb.w	r9, [r4, #56]	@ 0x38
	hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800280c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002810:	63e3      	str	r3, [r4, #60]	@ 0x3c
	hadc.Init.OversamplingMode = DISABLE;
 8002812:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
	HAL_ADC_Init(&hadc);
 8002816:	4620      	mov	r0, r4
 8002818:	f001 ffcc 	bl	80047b4 <HAL_ADC_Init>

	//Déclenchements de l'ADC par le TIMER6 (TRGO)
	BSP_TIMER_run_us(TIMER6_ID, 1000, true);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette période de mesure !)
 800281c:	464a      	mov	r2, r9
 800281e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002822:	2004      	movs	r0, #4
 8002824:	f000 fdbc 	bl	80033a0 <BSP_TIMER_run_us>
	BSP_TIMER_enable_output_trigger(TIMER6_ID);
 8002828:	2004      	movs	r0, #4
 800282a:	f000 fea9 	bl	8003580 <BSP_TIMER_enable_output_trigger>

	//__NVIC_EnableIRQ(ADC1_2_IRQn);	//si on souhaite déclencher une IT après chaque conversion

	// Initialisation des ports
	ADC_PORT_Init();
 800282e:	f7ff ff57 	bl	80026e0 <ADC_PORT_Init>

	// ADC2 DMA Init
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002832:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002834:	f043 0304 	orr.w	r3, r3, #4
 8002838:	64b3      	str	r3, [r6, #72]	@ 0x48
 800283a:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	9303      	str	r3, [sp, #12]
 8002842:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002844:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002846:	ea43 0309 	orr.w	r3, r3, r9
 800284a:	64b3      	str	r3, [r6, #72]	@ 0x48
 800284c:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 800284e:	ea03 0309 	and.w	r3, r3, r9
 8002852:	9304      	str	r3, [sp, #16]
 8002854:	9b04      	ldr	r3, [sp, #16]
	hdma.Instance = DMA1_Channel1;
 8002856:	4e1f      	ldr	r6, [pc, #124]	@ (80028d4 <BSP_ADC_init+0x160>)
 8002858:	4b1f      	ldr	r3, [pc, #124]	@ (80028d8 <BSP_ADC_init+0x164>)
 800285a:	6033      	str	r3, [r6, #0]
	hdma.Init.Request = DMA_REQUEST_ADC2;
 800285c:	2324      	movs	r3, #36	@ 0x24
 800285e:	6073      	str	r3, [r6, #4]
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY; //On indique au périphérique DMA qu'il doit copier des données d'un périphérique vers la mémoire.
 8002860:	60b5      	str	r5, [r6, #8]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;		//A chaque copie, l'adresse source des données n'est pas incrémentée (il se sert dans le même registre de l'ADC pour chaque nouvelle donnée)
 8002862:	60f5      	str	r5, [r6, #12]
	hdma.Init.MemInc = DMA_MINC_ENABLE;			//A chaque copie, l'adresse destination des données est  incrémentée (il range les données en mémoire dans un tableau)
 8002864:	2380      	movs	r3, #128	@ 0x80
 8002866:	6133      	str	r3, [r6, #16]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800286c:	6173      	str	r3, [r6, #20]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800286e:	f8c6 8018 	str.w	r8, [r6, #24]
	hdma.Init.Mode = DMA_CIRCULAR;
 8002872:	2320      	movs	r3, #32
 8002874:	61f3      	str	r3, [r6, #28]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8002876:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800287a:	6233      	str	r3, [r6, #32]
	HAL_DMA_Init(&hdma);
 800287c:	4630      	mov	r0, r6
 800287e:	f002 fe57 	bl	8005530 <HAL_DMA_Init>
	__HAL_LINKDMA(&hadc,DMA_Handle,hdma);
 8002882:	6566      	str	r6, [r4, #84]	@ 0x54
 8002884:	62b4      	str	r4, [r6, #40]	@ 0x28

	// DMA interrupt
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002886:	462a      	mov	r2, r5
 8002888:	4629      	mov	r1, r5
 800288a:	200b      	movs	r0, #11
 800288c:	f002 fdce 	bl	800542c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002890:	200b      	movs	r0, #11
 8002892:	f002 fddb 	bl	800544c <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8002896:	462a      	mov	r2, r5
 8002898:	4629      	mov	r1, r5
 800289a:	205e      	movs	r0, #94	@ 0x5e
 800289c:	f002 fdc6 	bl	800542c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 80028a0:	205e      	movs	r0, #94	@ 0x5e
 80028a2:	f002 fdd3 	bl	800544c <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80028a6:	462a      	mov	r2, r5
 80028a8:	4629      	mov	r1, r5
 80028aa:	2012      	movs	r0, #18
 80028ac:	f002 fdbe 	bl	800542c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80028b0:	2012      	movs	r0, #18
 80028b2:	f002 fdcb 	bl	800544c <HAL_NVIC_EnableIRQ>
	//HAL_ADC_Start_IT(&hadc);

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,(uint32_t*)adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 80028b6:	463a      	mov	r2, r7
 80028b8:	4908      	ldr	r1, [pc, #32]	@ (80028dc <BSP_ADC_init+0x168>)
 80028ba:	4620      	mov	r0, r4
 80028bc:	f002 fcda 	bl	8005274 <HAL_ADC_Start_DMA>

}
 80028c0:	b017      	add	sp, #92	@ 0x5c
 80028c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028c6:	bf00      	nop
 80028c8:	40021000 	.word	0x40021000
 80028cc:	20000384 	.word	0x20000384
 80028d0:	50000100 	.word	0x50000100
 80028d4:	20000324 	.word	0x20000324
 80028d8:	40020008 	.word	0x40020008
 80028dc:	200003f8 	.word	0x200003f8

080028e0 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 80028e0:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc);
 80028e2:	4802      	ldr	r0, [pc, #8]	@ (80028ec <ADC1_2_IRQHandler+0xc>)
 80028e4:	f002 f888 	bl	80049f8 <HAL_ADC_IRQHandler>
}
 80028e8:	bd08      	pop	{r3, pc}
 80028ea:	bf00      	nop
 80028ec:	20000384 	.word	0x20000384

080028f0 <BSP_ADC_getValue>:
* @param	channel : un canal de ADC_0 à ADC_15
* @retval 	un entier signé sur 16 bits, correspondant à la valeur demandée, pouvant aller de 0 à 4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas été initialisé (le define USE_ADCx correspondant est commenté)
*/
uint16_t BSP_ADC_getValue(adc_id_e channel)
{
 80028f0:	b508      	push	{r3, lr}
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 80028f2:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <BSP_ADC_getValue+0x28>)
 80028f4:	561b      	ldrsb	r3, [r3, r0]
 80028f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fa:	d005      	beq.n	8002908 <BSP_ADC_getValue+0x18>
 80028fc:	2806      	cmp	r0, #6
 80028fe:	d803      	bhi.n	8002908 <BSP_ADC_getValue+0x18>
	{
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
		return -1;
	}
	return adc_converted_value[adc_id[channel]];
 8002900:	4a06      	ldr	r2, [pc, #24]	@ (800291c <BSP_ADC_getValue+0x2c>)
 8002902:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
}
 8002906:	bd08      	pop	{r3, pc}
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
 8002908:	4601      	mov	r1, r0
 800290a:	4805      	ldr	r0, [pc, #20]	@ (8002920 <BSP_ADC_getValue+0x30>)
 800290c:	f006 fdca 	bl	80094a4 <iprintf>
		return -1;
 8002910:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002914:	e7f7      	b.n	8002906 <BSP_ADC_getValue+0x16>
 8002916:	bf00      	nop
 8002918:	200003f0 	.word	0x200003f0
 800291c:	200003f8 	.word	0x200003f8
 8002920:	0800ca28 	.word	0x0800ca28

08002924 <HAL_ADC_ConvCpltCallback>:
}



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002924:	b508      	push	{r3, lr}
	UNUSED(hadc);
	flag_new_sample_available = true;
 8002926:	4b04      	ldr	r3, [pc, #16]	@ (8002938 <HAL_ADC_ConvCpltCallback+0x14>)
 8002928:	2201      	movs	r2, #1
 800292a:	701a      	strb	r2, [r3, #0]
	if(callback_function)
 800292c:	4b03      	ldr	r3, [pc, #12]	@ (800293c <HAL_ADC_ConvCpltCallback+0x18>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	b103      	cbz	r3, 8002934 <HAL_ADC_ConvCpltCallback+0x10>
		callback_function();
 8002932:	4798      	blx	r3
}
 8002934:	bd08      	pop	{r3, pc}
 8002936:	bf00      	nop
 8002938:	2000031c 	.word	0x2000031c
 800293c:	20000320 	.word	0x20000320

08002940 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002940:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002942:	2201      	movs	r2, #1
 8002944:	2108      	movs	r1, #8
 8002946:	4802      	ldr	r0, [pc, #8]	@ (8002950 <HAL_ADC_ConvHalfCpltCallback+0x10>)
 8002948:	f003 f86a 	bl	8005a20 <HAL_GPIO_WritePin>
	UNUSED(hadc);
}
 800294c:	bd08      	pop	{r3, pc}
 800294e:	bf00      	nop
 8002950:	48000400 	.word	0x48000400

08002954 <DMA1_Channel1_IRQHandler>:
{
	callback_function = callback;
}


void DMA1_Channel1_IRQHandler(void) {
 8002954:	b508      	push	{r3, lr}

	HAL_DMA_IRQHandler(&hdma);
 8002956:	4802      	ldr	r0, [pc, #8]	@ (8002960 <DMA1_Channel1_IRQHandler+0xc>)
 8002958:	f002 ff15 	bl	8005786 <HAL_DMA_IRQHandler>

	//See errata sheet
 //   hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CHTIF1 << (hdma.ChannelIndex & 0x1FU));
//    hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CTCIF1 << (hdma.ChannelIndex & 0x1FU));
   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
}
 800295c:	bd08      	pop	{r3, pc}
 800295e:	bf00      	nop
 8002960:	20000324 	.word	0x20000324

08002964 <call_extit_user_callback>:
 *
 * Cette fonction est appelée par les fonctions d'interruption EXTIx_IRQHandler
 * @param pin_number : numéro de la broche pour laquelle appeler la fonction de callback (entier compris entre 0 et 15)
 */
static void call_extit_user_callback(uint8_t pin_number)
{
 8002964:	b508      	push	{r3, lr}
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002966:	2301      	movs	r3, #1
 8002968:	4083      	lsls	r3, r0
 800296a:	b29b      	uxth	r3, r3
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 800296c:	4a07      	ldr	r2, [pc, #28]	@ (800298c <call_extit_user_callback+0x28>)
 800296e:	6952      	ldr	r2, [r2, #20]
 8002970:	421a      	tst	r2, r3
 8002972:	d00a      	beq.n	800298a <call_extit_user_callback+0x26>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002974:	4a05      	ldr	r2, [pc, #20]	@ (800298c <call_extit_user_callback+0x28>)
 8002976:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002978:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <call_extit_user_callback+0x2c>)
 800297a:	8812      	ldrh	r2, [r2, #0]
 800297c:	4213      	tst	r3, r2
 800297e:	d004      	beq.n	800298a <call_extit_user_callback+0x26>
		{
			if(callbacks[pin_number])
 8002980:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <call_extit_user_callback+0x30>)
 8002982:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002986:	b103      	cbz	r3, 800298a <call_extit_user_callback+0x26>
				(*callbacks[pin_number])(pin_number);
 8002988:	4798      	blx	r3
		}
	}
}
 800298a:	bd08      	pop	{r3, pc}
 800298c:	40010400 	.word	0x40010400
 8002990:	200003fc 	.word	0x200003fc
 8002994:	20000400 	.word	0x20000400

08002998 <EXTI0_IRQHandler>:
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de callback rensignée par l'utilisateur (si elle existe)
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void EXTI0_IRQHandler(void)
{
 8002998:	b508      	push	{r3, lr}
	call_extit_user_callback(0);
 800299a:	2000      	movs	r0, #0
 800299c:	f7ff ffe2 	bl	8002964 <call_extit_user_callback>
}
 80029a0:	bd08      	pop	{r3, pc}

080029a2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80029a2:	b508      	push	{r3, lr}
	call_extit_user_callback(1);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f7ff ffdd 	bl	8002964 <call_extit_user_callback>
}
 80029aa:	bd08      	pop	{r3, pc}

080029ac <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80029ac:	b508      	push	{r3, lr}
	call_extit_user_callback(2);
 80029ae:	2002      	movs	r0, #2
 80029b0:	f7ff ffd8 	bl	8002964 <call_extit_user_callback>
}
 80029b4:	bd08      	pop	{r3, pc}

080029b6 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80029b6:	b508      	push	{r3, lr}
	call_extit_user_callback(3);
 80029b8:	2003      	movs	r0, #3
 80029ba:	f7ff ffd3 	bl	8002964 <call_extit_user_callback>
}
 80029be:	bd08      	pop	{r3, pc}

080029c0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80029c0:	b508      	push	{r3, lr}
	call_extit_user_callback(4);
 80029c2:	2004      	movs	r0, #4
 80029c4:	f7ff ffce 	bl	8002964 <call_extit_user_callback>
}
 80029c8:	bd08      	pop	{r3, pc}

080029ca <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80029ca:	b508      	push	{r3, lr}
	call_extit_user_callback(5);
 80029cc:	2005      	movs	r0, #5
 80029ce:	f7ff ffc9 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(6);
 80029d2:	2006      	movs	r0, #6
 80029d4:	f7ff ffc6 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(7);
 80029d8:	2007      	movs	r0, #7
 80029da:	f7ff ffc3 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(8);
 80029de:	2008      	movs	r0, #8
 80029e0:	f7ff ffc0 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(9);
 80029e4:	2009      	movs	r0, #9
 80029e6:	f7ff ffbd 	bl	8002964 <call_extit_user_callback>
}
 80029ea:	bd08      	pop	{r3, pc}

080029ec <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80029ec:	b508      	push	{r3, lr}
	call_extit_user_callback(10);
 80029ee:	200a      	movs	r0, #10
 80029f0:	f7ff ffb8 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(11);
 80029f4:	200b      	movs	r0, #11
 80029f6:	f7ff ffb5 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(12);
 80029fa:	200c      	movs	r0, #12
 80029fc:	f7ff ffb2 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(13);
 8002a00:	200d      	movs	r0, #13
 8002a02:	f7ff ffaf 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(14);
 8002a06:	200e      	movs	r0, #14
 8002a08:	f7ff ffac 	bl	8002964 <call_extit_user_callback>
	call_extit_user_callback(15);
 8002a0c:	200f      	movs	r0, #15
 8002a0e:	f7ff ffa9 	bl	8002964 <call_extit_user_callback>
}
 8002a12:	bd08      	pop	{r3, pc}

08002a14 <BSP_GPIO_enable>:
/**
 * @brief Activation des horloges des peripheriques GPIOx
 *
 */
void BSP_GPIO_enable(void)
{
 8002a14:	b500      	push	{lr}
 8002a16:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a18:	4b16      	ldr	r3, [pc, #88]	@ (8002a74 <BSP_GPIO_enable+0x60>)
 8002a1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a1c:	f042 0220 	orr.w	r2, r2, #32
 8002a20:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a24:	f002 0220 	and.w	r2, r2, #32
 8002a28:	9200      	str	r2, [sp, #0]
 8002a2a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a32:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a36:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8002a3a:	9201      	str	r2, [sp, #4]
 8002a3c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a40:	f042 0201 	orr.w	r2, r2, #1
 8002a44:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a48:	f002 0201 	and.w	r2, r2, #1
 8002a4c:	9202      	str	r2, [sp, #8]
 8002a4e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a52:	f042 0202 	orr.w	r2, r2, #2
 8002a56:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	9303      	str	r3, [sp, #12]
 8002a60:	9b03      	ldr	r3, [sp, #12]
  HAL_PWREx_DisableUCPDDeadBattery();	//désactive les pull-down sur PB4 et PB6 lorsque PA9 et PA10 sont à 1.
 8002a62:	f003 f869 	bl	8005b38 <HAL_PWREx_DisableUCPDDeadBattery>
  initialized = true;
 8002a66:	4b04      	ldr	r3, [pc, #16]	@ (8002a78 <BSP_GPIO_enable+0x64>)
 8002a68:	2201      	movs	r2, #1
 8002a6a:	701a      	strb	r2, [r3, #0]
}
 8002a6c:	b005      	add	sp, #20
 8002a6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a72:	bf00      	nop
 8002a74:	40021000 	.word	0x40021000
 8002a78:	20000440 	.word	0x20000440

08002a7c <BSP_GPIO_pin_config>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : GPIO_AF0 à GPIO_AF15 ou GPIO_NO_AF pour une broche GPIO pure sans fonction alternative
 */
void BSP_GPIO_pin_config(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate)
{
 8002a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a80:	b086      	sub	sp, #24
 8002a82:	4605      	mov	r5, r0
 8002a84:	4688      	mov	r8, r1
 8002a86:	4617      	mov	r7, r2
 8002a88:	461e      	mov	r6, r3
	GPIO_InitTypeDef GPIO_InitStructure = { 0 };//Structure contenant les arguments de la fonction GPIO_Init
 8002a8a:	2400      	movs	r4, #0
 8002a8c:	9401      	str	r4, [sp, #4]
 8002a8e:	9402      	str	r4, [sp, #8]
 8002a90:	9403      	str	r4, [sp, #12]
 8002a92:	9404      	str	r4, [sp, #16]
 8002a94:	9405      	str	r4, [sp, #20]

	if(!initialized)
 8002a96:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <BSP_GPIO_pin_config+0x44>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	b173      	cbz	r3, 8002aba <BSP_GPIO_pin_config+0x3e>
		BSP_GPIO_enable();

	GPIO_InitStructure.Pin = GPIO_Pin;
 8002a9c:	f8cd 8004 	str.w	r8, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002aa0:	9702      	str	r7, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002aa2:	9603      	str	r6, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002aa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002aa6:	9304      	str	r3, [sp, #16]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8002aa8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002aaa:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002aac:	a901      	add	r1, sp, #4
 8002aae:	4628      	mov	r0, r5
 8002ab0:	f002 fecc 	bl	800584c <HAL_GPIO_Init>
}
 8002ab4:	b006      	add	sp, #24
 8002ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		BSP_GPIO_enable();
 8002aba:	f7ff ffab 	bl	8002a14 <BSP_GPIO_enable>
 8002abe:	e7ed      	b.n	8002a9c <BSP_GPIO_pin_config+0x20>
 8002ac0:	20000440 	.word	0x20000440

08002ac4 <SPI_GPIO_FULLDUPLEX_config>:

/**
 * @brief Fonction qui initialise les GPIOs pour une communication SPI en Full Duplex
 * @param SPI_id: SPI1_ID, SPI2_ID ou SPI3_ID
 */
void SPI_GPIO_FULLDUPLEX_config(SPI_ID_e SPI_id){
 8002ac4:	b530      	push	{r4, r5, lr}
 8002ac6:	b08b      	sub	sp, #44	@ 0x2c
	switch (SPI_id) {
 8002ac8:	2801      	cmp	r0, #1
 8002aca:	d023      	beq.n	8002b14 <SPI_GPIO_FULLDUPLEX_config+0x50>
 8002acc:	2802      	cmp	r0, #2
 8002ace:	d052      	beq.n	8002b76 <SPI_GPIO_FULLDUPLEX_config+0xb2>
 8002ad0:	b108      	cbz	r0, 8002ad6 <SPI_GPIO_FULLDUPLEX_config+0x12>
			BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
			break;
		default:
			break;
	}
}
 8002ad2:	b00b      	add	sp, #44	@ 0x2c
 8002ad4:	bd30      	pop	{r4, r5, pc}
			__HAL_RCC_SPI1_CLK_ENABLE();
 8002ad6:	4b37      	ldr	r3, [pc, #220]	@ (8002bb4 <SPI_GPIO_FULLDUPLEX_config+0xf0>)
 8002ad8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ada:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ade:	661a      	str	r2, [r3, #96]	@ 0x60
 8002ae0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ae2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ae6:	9203      	str	r2, [sp, #12]
 8002ae8:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002aea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002aec:	f042 0201 	orr.w	r2, r2, #1
 8002af0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	9304      	str	r3, [sp, #16]
 8002afa:	9b04      	ldr	r3, [sp, #16]
			BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002afc:	2305      	movs	r3, #5
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	2303      	movs	r3, #3
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	2300      	movs	r3, #0
 8002b06:	2202      	movs	r2, #2
 8002b08:	21e0      	movs	r1, #224	@ 0xe0
 8002b0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b0e:	f7ff ffb5 	bl	8002a7c <BSP_GPIO_pin_config>
			break;
 8002b12:	e7de      	b.n	8002ad2 <SPI_GPIO_FULLDUPLEX_config+0xe>
		    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b14:	4b27      	ldr	r3, [pc, #156]	@ (8002bb4 <SPI_GPIO_FULLDUPLEX_config+0xf0>)
 8002b16:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b1e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b20:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002b24:	9205      	str	r2, [sp, #20]
 8002b26:	9a05      	ldr	r2, [sp, #20]
		    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b2a:	f042 0220 	orr.w	r2, r2, #32
 8002b2e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b32:	f002 0220 	and.w	r2, r2, #32
 8002b36:	9206      	str	r2, [sp, #24]
 8002b38:	9a06      	ldr	r2, [sp, #24]
		    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b3c:	f042 0201 	orr.w	r2, r2, #1
 8002b40:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	9307      	str	r3, [sp, #28]
 8002b4a:	9b07      	ldr	r3, [sp, #28]
		    BSP_GPIO_pin_config(GPIOF, GPIO_PIN_1, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002b4c:	2505      	movs	r5, #5
 8002b4e:	9501      	str	r5, [sp, #4]
 8002b50:	2403      	movs	r4, #3
 8002b52:	9400      	str	r4, [sp, #0]
 8002b54:	2300      	movs	r3, #0
 8002b56:	2202      	movs	r2, #2
 8002b58:	4611      	mov	r1, r2
 8002b5a:	4817      	ldr	r0, [pc, #92]	@ (8002bb8 <SPI_GPIO_FULLDUPLEX_config+0xf4>)
 8002b5c:	f7ff ff8e 	bl	8002a7c <BSP_GPIO_pin_config>
		    BSP_GPIO_pin_config(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002b60:	9501      	str	r5, [sp, #4]
 8002b62:	9400      	str	r4, [sp, #0]
 8002b64:	2300      	movs	r3, #0
 8002b66:	2202      	movs	r2, #2
 8002b68:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8002b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b70:	f7ff ff84 	bl	8002a7c <BSP_GPIO_pin_config>
		    break;
 8002b74:	e7ad      	b.n	8002ad2 <SPI_GPIO_FULLDUPLEX_config+0xe>
			__HAL_RCC_SPI3_CLK_ENABLE();
 8002b76:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb4 <SPI_GPIO_FULLDUPLEX_config+0xf0>)
 8002b78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b82:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8002b86:	9208      	str	r2, [sp, #32]
 8002b88:	9a08      	ldr	r2, [sp, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b8c:	f042 0202 	orr.w	r2, r2, #2
 8002b90:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002b9c:	2306      	movs	r3, #6
 8002b9e:	9301      	str	r3, [sp, #4]
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	2138      	movs	r1, #56	@ 0x38
 8002baa:	4804      	ldr	r0, [pc, #16]	@ (8002bbc <SPI_GPIO_FULLDUPLEX_config+0xf8>)
 8002bac:	f7ff ff66 	bl	8002a7c <BSP_GPIO_pin_config>
}
 8002bb0:	e78f      	b.n	8002ad2 <SPI_GPIO_FULLDUPLEX_config+0xe>
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	48001400 	.word	0x48001400
 8002bbc:	48000400 	.word	0x48000400

08002bc0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config>:

/**
 * @brief Fonction qui initialise les GPIOs pour une communication SPI en Half Duplex ou Transmit Only
 * @param SPI_id: SPI1_ID, SPI2_ID ou SPI3_ID
 */
void SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config(SPI_ID_e SPI_id){
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	b08a      	sub	sp, #40	@ 0x28
 8002bc4:	4604      	mov	r4, r0
	switch (SPI_id) {
 8002bc6:	2801      	cmp	r0, #1
 8002bc8:	d037      	beq.n	8002c3a <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x7a>
 8002bca:	2802      	cmp	r0, #2
 8002bcc:	d07d      	beq.n	8002cca <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10a>
 8002bce:	b108      	cbz	r0, 8002bd4 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x14>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
			break;
		default:
			break;
	}
}
 8002bd0:	b00a      	add	sp, #40	@ 0x28
 8002bd2:	bd10      	pop	{r4, pc}
			__HAL_RCC_SPI1_CLK_ENABLE();
 8002bd4:	4b55      	ldr	r3, [pc, #340]	@ (8002d2c <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x16c>)
 8002bd6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002bdc:	661a      	str	r2, [r3, #96]	@ 0x60
 8002bde:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002be0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002be4:	9203      	str	r2, [sp, #12]
 8002be6:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002be8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002bea:	f042 0201 	orr.w	r2, r2, #1
 8002bee:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	9304      	str	r3, [sp, #16]
 8002bf8:	9b04      	ldr	r3, [sp, #16]
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002bfa:	4b4d      	ldr	r3, [pc, #308]	@ (8002d30 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x170>)
 8002bfc:	2264      	movs	r2, #100	@ 0x64
 8002bfe:	fb02 3300 	mla	r3, r2, r0, r3
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c08:	d00b      	beq.n	8002c22 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x62>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002c0a:	2305      	movs	r3, #5
 8002c0c:	9301      	str	r3, [sp, #4]
 8002c0e:	2303      	movs	r3, #3
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	2300      	movs	r3, #0
 8002c14:	2202      	movs	r2, #2
 8002c16:	2160      	movs	r1, #96	@ 0x60
 8002c18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c1c:	f7ff ff2e 	bl	8002a7c <BSP_GPIO_pin_config>
 8002c20:	e7d6      	b.n	8002bd0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002c22:	2305      	movs	r3, #5
 8002c24:	9301      	str	r3, [sp, #4]
 8002c26:	2303      	movs	r3, #3
 8002c28:	9300      	str	r3, [sp, #0]
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	21a0      	movs	r1, #160	@ 0xa0
 8002c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c34:	f7ff ff22 	bl	8002a7c <BSP_GPIO_pin_config>
 8002c38:	e7ca      	b.n	8002bd0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
			__HAL_RCC_SPI2_CLK_ENABLE();
 8002c3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002d2c <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x16c>)
 8002c3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002c3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c42:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c44:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002c46:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002c4a:	9205      	str	r2, [sp, #20]
 8002c4c:	9a05      	ldr	r2, [sp, #20]
			__HAL_RCC_GPIOF_CLK_ENABLE();
 8002c4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c50:	f042 0220 	orr.w	r2, r2, #32
 8002c54:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002c56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c58:	f002 0220 	and.w	r2, r2, #32
 8002c5c:	9206      	str	r2, [sp, #24]
 8002c5e:	9a06      	ldr	r2, [sp, #24]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c60:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c62:	f042 0201 	orr.w	r2, r2, #1
 8002c66:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	9307      	str	r3, [sp, #28]
 8002c70:	9b07      	ldr	r3, [sp, #28]
		    BSP_GPIO_pin_config(GPIOF, GPIO_PIN_1, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002c72:	2305      	movs	r3, #5
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	2303      	movs	r3, #3
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	4611      	mov	r1, r2
 8002c80:	482c      	ldr	r0, [pc, #176]	@ (8002d34 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x174>)
 8002c82:	f7ff fefb 	bl	8002a7c <BSP_GPIO_pin_config>
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002c86:	4b2a      	ldr	r3, [pc, #168]	@ (8002d30 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x170>)
 8002c88:	2264      	movs	r2, #100	@ 0x64
 8002c8a:	fb02 3304 	mla	r3, r2, r4, r3
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c94:	d00c      	beq.n	8002cb0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0xf0>
			    BSP_GPIO_pin_config(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002c96:	2305      	movs	r3, #5
 8002c98:	9301      	str	r3, [sp, #4]
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002ca6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002caa:	f7ff fee7 	bl	8002a7c <BSP_GPIO_pin_config>
 8002cae:	e78f      	b.n	8002bd0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
			    BSP_GPIO_pin_config(GPIOA, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002cb0:	2305      	movs	r3, #5
 8002cb2:	9301      	str	r3, [sp, #4]
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	2202      	movs	r2, #2
 8002cbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cc4:	f7ff feda 	bl	8002a7c <BSP_GPIO_pin_config>
 8002cc8:	e782      	b.n	8002bd0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
			__HAL_RCC_SPI3_CLK_ENABLE();
 8002cca:	4b18      	ldr	r3, [pc, #96]	@ (8002d2c <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x16c>)
 8002ccc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002cce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cd2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002cd4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002cd6:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8002cda:	9208      	str	r2, [sp, #32]
 8002cdc:	9a08      	ldr	r2, [sp, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8002cde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ce0:	f042 0202 	orr.w	r2, r2, #2
 8002ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d30 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x170>)
 8002cf2:	2264      	movs	r2, #100	@ 0x64
 8002cf4:	fb02 3300 	mla	r3, r2, r0, r3
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cfe:	d00a      	beq.n	8002d16 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x156>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002d00:	2306      	movs	r3, #6
 8002d02:	9301      	str	r3, [sp, #4]
 8002d04:	2303      	movs	r3, #3
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	2300      	movs	r3, #0
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	2118      	movs	r1, #24
 8002d0e:	480a      	ldr	r0, [pc, #40]	@ (8002d38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x178>)
 8002d10:	f7ff feb4 	bl	8002a7c <BSP_GPIO_pin_config>
}
 8002d14:	e75c      	b.n	8002bd0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002d16:	2306      	movs	r3, #6
 8002d18:	9301      	str	r3, [sp, #4]
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	2202      	movs	r2, #2
 8002d22:	2128      	movs	r1, #40	@ 0x28
 8002d24:	4804      	ldr	r0, [pc, #16]	@ (8002d38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x178>)
 8002d26:	f7ff fea9 	bl	8002a7c <BSP_GPIO_pin_config>
 8002d2a:	e751      	b.n	8002bd0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	20000444 	.word	0x20000444
 8002d34:	48001400 	.word	0x48001400
 8002d38:	48000400 	.word	0x48000400

08002d3c <SPI_GPIO_RECEIVEONLY_config>:

/**
 * @brief Fonction qui initialise les GPIOs pour une communication SPI en mode Receive Only (tout est dans le nom)
 * @param SPI_id: SPI1_ID, SPI2_ID ou SPI3_ID
 */
void SPI_GPIO_RECEIVEONLY_config(SPI_ID_e SPI_id){
 8002d3c:	b510      	push	{r4, lr}
 8002d3e:	b08a      	sub	sp, #40	@ 0x28
 8002d40:	4604      	mov	r4, r0
	switch (SPI_id) {
 8002d42:	2801      	cmp	r0, #1
 8002d44:	d037      	beq.n	8002db6 <SPI_GPIO_RECEIVEONLY_config+0x7a>
 8002d46:	2802      	cmp	r0, #2
 8002d48:	d07d      	beq.n	8002e46 <SPI_GPIO_RECEIVEONLY_config+0x10a>
 8002d4a:	b108      	cbz	r0, 8002d50 <SPI_GPIO_RECEIVEONLY_config+0x14>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
			break;
		default:
			break;
	}
}
 8002d4c:	b00a      	add	sp, #40	@ 0x28
 8002d4e:	bd10      	pop	{r4, pc}
			__HAL_RCC_SPI1_CLK_ENABLE();
 8002d50:	4b55      	ldr	r3, [pc, #340]	@ (8002ea8 <SPI_GPIO_RECEIVEONLY_config+0x16c>)
 8002d52:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d58:	661a      	str	r2, [r3, #96]	@ 0x60
 8002d5a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d5c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002d60:	9203      	str	r2, [sp, #12]
 8002d62:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002d64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	9304      	str	r3, [sp, #16]
 8002d74:	9b04      	ldr	r3, [sp, #16]
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002d76:	4b4d      	ldr	r3, [pc, #308]	@ (8002eac <SPI_GPIO_RECEIVEONLY_config+0x170>)
 8002d78:	2264      	movs	r2, #100	@ 0x64
 8002d7a:	fb02 3300 	mla	r3, r2, r0, r3
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d84:	d00b      	beq.n	8002d9e <SPI_GPIO_RECEIVEONLY_config+0x62>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002d86:	2305      	movs	r3, #5
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	2202      	movs	r2, #2
 8002d92:	21a0      	movs	r1, #160	@ 0xa0
 8002d94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d98:	f7ff fe70 	bl	8002a7c <BSP_GPIO_pin_config>
 8002d9c:	e7d6      	b.n	8002d4c <SPI_GPIO_RECEIVEONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002d9e:	2305      	movs	r3, #5
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	2303      	movs	r3, #3
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	2300      	movs	r3, #0
 8002da8:	2202      	movs	r2, #2
 8002daa:	2160      	movs	r1, #96	@ 0x60
 8002dac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002db0:	f7ff fe64 	bl	8002a7c <BSP_GPIO_pin_config>
 8002db4:	e7ca      	b.n	8002d4c <SPI_GPIO_RECEIVEONLY_config+0x10>
			__HAL_RCC_SPI2_CLK_ENABLE();
 8002db6:	4b3c      	ldr	r3, [pc, #240]	@ (8002ea8 <SPI_GPIO_RECEIVEONLY_config+0x16c>)
 8002db8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002dba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dbe:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dc0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002dc2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002dc6:	9205      	str	r2, [sp, #20]
 8002dc8:	9a05      	ldr	r2, [sp, #20]
			__HAL_RCC_GPIOF_CLK_ENABLE();
 8002dca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dcc:	f042 0220 	orr.w	r2, r2, #32
 8002dd0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002dd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dd4:	f002 0220 	and.w	r2, r2, #32
 8002dd8:	9206      	str	r2, [sp, #24]
 8002dda:	9a06      	ldr	r2, [sp, #24]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002ddc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	9307      	str	r3, [sp, #28]
 8002dec:	9b07      	ldr	r3, [sp, #28]
			BSP_GPIO_pin_config(GPIOF, GPIO_PIN_1, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002dee:	2305      	movs	r3, #5
 8002df0:	9301      	str	r3, [sp, #4]
 8002df2:	2303      	movs	r3, #3
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	2300      	movs	r3, #0
 8002df8:	2202      	movs	r2, #2
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	482c      	ldr	r0, [pc, #176]	@ (8002eb0 <SPI_GPIO_RECEIVEONLY_config+0x174>)
 8002dfe:	f7ff fe3d 	bl	8002a7c <BSP_GPIO_pin_config>
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002e02:	4b2a      	ldr	r3, [pc, #168]	@ (8002eac <SPI_GPIO_RECEIVEONLY_config+0x170>)
 8002e04:	2264      	movs	r2, #100	@ 0x64
 8002e06:	fb02 3304 	mla	r3, r2, r4, r3
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e10:	d00c      	beq.n	8002e2c <SPI_GPIO_RECEIVEONLY_config+0xf0>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002e12:	2305      	movs	r3, #5
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	2303      	movs	r3, #3
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2202      	movs	r2, #2
 8002e1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e26:	f7ff fe29 	bl	8002a7c <BSP_GPIO_pin_config>
 8002e2a:	e78f      	b.n	8002d4c <SPI_GPIO_RECEIVEONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002e2c:	2305      	movs	r3, #5
 8002e2e:	9301      	str	r3, [sp, #4]
 8002e30:	2303      	movs	r3, #3
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	2300      	movs	r3, #0
 8002e36:	2202      	movs	r2, #2
 8002e38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e40:	f7ff fe1c 	bl	8002a7c <BSP_GPIO_pin_config>
 8002e44:	e782      	b.n	8002d4c <SPI_GPIO_RECEIVEONLY_config+0x10>
			__HAL_RCC_SPI3_CLK_ENABLE();
 8002e46:	4b18      	ldr	r3, [pc, #96]	@ (8002ea8 <SPI_GPIO_RECEIVEONLY_config+0x16c>)
 8002e48:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e52:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8002e56:	9208      	str	r2, [sp, #32]
 8002e58:	9a08      	ldr	r2, [sp, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e5c:	f042 0202 	orr.w	r2, r2, #2
 8002e60:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002eac <SPI_GPIO_RECEIVEONLY_config+0x170>)
 8002e6e:	2264      	movs	r2, #100	@ 0x64
 8002e70:	fb02 3300 	mla	r3, r2, r0, r3
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e7a:	d00a      	beq.n	8002e92 <SPI_GPIO_RECEIVEONLY_config+0x156>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002e7c:	2306      	movs	r3, #6
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	2303      	movs	r3, #3
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	2300      	movs	r3, #0
 8002e86:	2202      	movs	r2, #2
 8002e88:	2128      	movs	r1, #40	@ 0x28
 8002e8a:	480a      	ldr	r0, [pc, #40]	@ (8002eb4 <SPI_GPIO_RECEIVEONLY_config+0x178>)
 8002e8c:	f7ff fdf6 	bl	8002a7c <BSP_GPIO_pin_config>
}
 8002e90:	e75c      	b.n	8002d4c <SPI_GPIO_RECEIVEONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002e92:	2306      	movs	r3, #6
 8002e94:	9301      	str	r3, [sp, #4]
 8002e96:	2303      	movs	r3, #3
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	2118      	movs	r1, #24
 8002ea0:	4804      	ldr	r0, [pc, #16]	@ (8002eb4 <SPI_GPIO_RECEIVEONLY_config+0x178>)
 8002ea2:	f7ff fdeb 	bl	8002a7c <BSP_GPIO_pin_config>
 8002ea6:	e751      	b.n	8002d4c <SPI_GPIO_RECEIVEONLY_config+0x10>
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	20000444 	.word	0x20000444
 8002eb0:	48001400 	.word	0x48001400
 8002eb4:	48000400 	.word	0x48000400

08002eb8 <BSP_SPI_Init>:
{
 8002eb8:	b570      	push	{r4, r5, r6, lr}
 8002eba:	4604      	mov	r4, r0
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 8002ebc:	4858      	ldr	r0, [pc, #352]	@ (8003020 <BSP_SPI_Init+0x168>)
 8002ebe:	4284      	cmp	r4, r0
 8002ec0:	d007      	beq.n	8002ed2 <BSP_SPI_Init+0x1a>
 8002ec2:	f5a0 4078 	sub.w	r0, r0, #63488	@ 0xf800
 8002ec6:	4284      	cmp	r4, r0
 8002ec8:	d003      	beq.n	8002ed2 <BSP_SPI_Init+0x1a>
 8002eca:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002ece:	4284      	cmp	r4, r0
 8002ed0:	d118      	bne.n	8002f04 <BSP_SPI_Init+0x4c>
	assert(SPI_Mode == FULL_DUPLEX || SPI_Mode == HALF_DUPLEX || SPI_Mode == RECEIVE_ONLY || SPI_Mode == TRANSMIT_ONLY);
 8002ed2:	2903      	cmp	r1, #3
 8002ed4:	d81c      	bhi.n	8002f10 <BSP_SPI_Init+0x58>
	assert(SPI_Rank == MASTER || SPI_Rank == SLAVE);
 8002ed6:	2a01      	cmp	r2, #1
 8002ed8:	d820      	bhi.n	8002f1c <BSP_SPI_Init+0x64>
	assert(IS_SPI_BAUDRATE_PRESCALER(SPI_BAUDRATEPRESCALER_x));
 8002eda:	2b18      	cmp	r3, #24
 8002edc:	d924      	bls.n	8002f28 <BSP_SPI_Init+0x70>
 8002ede:	2b38      	cmp	r3, #56	@ 0x38
 8002ee0:	d80a      	bhi.n	8002ef8 <BSP_SPI_Init+0x40>
 8002ee2:	2b20      	cmp	r3, #32
 8002ee4:	d308      	bcc.n	8002ef8 <BSP_SPI_Init+0x40>
 8002ee6:	f1a3 0520 	sub.w	r5, r3, #32
 8002eea:	b2ad      	uxth	r5, r5
 8002eec:	f04f 3001 	mov.w	r0, #16843009	@ 0x1010101
 8002ef0:	40e8      	lsrs	r0, r5
 8002ef2:	f010 0f01 	tst.w	r0, #1
 8002ef6:	d11d      	bne.n	8002f34 <BSP_SPI_Init+0x7c>
 8002ef8:	4b4a      	ldr	r3, [pc, #296]	@ (8003024 <BSP_SPI_Init+0x16c>)
 8002efa:	4a4b      	ldr	r2, [pc, #300]	@ (8003028 <BSP_SPI_Init+0x170>)
 8002efc:	213e      	movs	r1, #62	@ 0x3e
 8002efe:	484b      	ldr	r0, [pc, #300]	@ (800302c <BSP_SPI_Init+0x174>)
 8002f00:	f005 fcd0 	bl	80088a4 <__assert_func>
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 8002f04:	4b4a      	ldr	r3, [pc, #296]	@ (8003030 <BSP_SPI_Init+0x178>)
 8002f06:	4a48      	ldr	r2, [pc, #288]	@ (8003028 <BSP_SPI_Init+0x170>)
 8002f08:	213b      	movs	r1, #59	@ 0x3b
 8002f0a:	4848      	ldr	r0, [pc, #288]	@ (800302c <BSP_SPI_Init+0x174>)
 8002f0c:	f005 fcca 	bl	80088a4 <__assert_func>
	assert(SPI_Mode == FULL_DUPLEX || SPI_Mode == HALF_DUPLEX || SPI_Mode == RECEIVE_ONLY || SPI_Mode == TRANSMIT_ONLY);
 8002f10:	4b48      	ldr	r3, [pc, #288]	@ (8003034 <BSP_SPI_Init+0x17c>)
 8002f12:	4a45      	ldr	r2, [pc, #276]	@ (8003028 <BSP_SPI_Init+0x170>)
 8002f14:	213c      	movs	r1, #60	@ 0x3c
 8002f16:	4845      	ldr	r0, [pc, #276]	@ (800302c <BSP_SPI_Init+0x174>)
 8002f18:	f005 fcc4 	bl	80088a4 <__assert_func>
	assert(SPI_Rank == MASTER || SPI_Rank == SLAVE);
 8002f1c:	4b46      	ldr	r3, [pc, #280]	@ (8003038 <BSP_SPI_Init+0x180>)
 8002f1e:	4a42      	ldr	r2, [pc, #264]	@ (8003028 <BSP_SPI_Init+0x170>)
 8002f20:	213d      	movs	r1, #61	@ 0x3d
 8002f22:	4842      	ldr	r0, [pc, #264]	@ (800302c <BSP_SPI_Init+0x174>)
 8002f24:	f005 fcbe 	bl	80088a4 <__assert_func>
 8002f28:	f04f 3001 	mov.w	r0, #16843009	@ 0x1010101
 8002f2c:	40d8      	lsrs	r0, r3
 8002f2e:	f010 0f01 	tst.w	r0, #1
 8002f32:	d0e1      	beq.n	8002ef8 <BSP_SPI_Init+0x40>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 8002f34:	483a      	ldr	r0, [pc, #232]	@ (8003020 <BSP_SPI_Init+0x168>)
 8002f36:	4284      	cmp	r4, r0
 8002f38:	d030      	beq.n	8002f9c <BSP_SPI_Init+0xe4>
 8002f3a:	f5a0 4078 	sub.w	r0, r0, #63488	@ 0xf800
 8002f3e:	4284      	cmp	r4, r0
 8002f40:	d02a      	beq.n	8002f98 <BSP_SPI_Init+0xe0>
 8002f42:	2002      	movs	r0, #2
	hSPI[id].Instance = SPIx;
 8002f44:	4605      	mov	r5, r0
 8002f46:	4e3d      	ldr	r6, [pc, #244]	@ (800303c <BSP_SPI_Init+0x184>)
 8002f48:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8002f4c:	fb0e fe00 	mul.w	lr, lr, r0
 8002f50:	eb06 0c0e 	add.w	ip, r6, lr
 8002f54:	f846 400e 	str.w	r4, [r6, lr]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002f58:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
 8002f5c:	f8cc 400c 	str.w	r4, [ip, #12]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f60:	2400      	movs	r4, #0
 8002f62:	f8cc 4010 	str.w	r4, [ip, #16]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f66:	f8cc 4014 	str.w	r4, [ip, #20]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software
 8002f6a:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8002f6e:	f8cc 6018 	str.w	r6, [ip, #24]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f72:	f8cc 4020 	str.w	r4, [ip, #32]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002f76:	f8cc 4024 	str.w	r4, [ip, #36]	@ 0x24
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f7a:	f8cc 4028 	str.w	r4, [ip, #40]	@ 0x28
	hSPI[id].Init.CRCPolynomial = 0;
 8002f7e:	f8cc 402c 	str.w	r4, [ip, #44]	@ 0x2c
	hSPI[id].Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f82:	f8cc 4030 	str.w	r4, [ip, #48]	@ 0x30
	switch (SPI_Rank) {
 8002f86:	b15a      	cbz	r2, 8002fa0 <BSP_SPI_Init+0xe8>
 8002f88:	2a01      	cmp	r2, #1
 8002f8a:	d014      	beq.n	8002fb6 <BSP_SPI_Init+0xfe>
	switch (SPI_Mode) {
 8002f8c:	2903      	cmp	r1, #3
 8002f8e:	d822      	bhi.n	8002fd6 <BSP_SPI_Init+0x11e>
 8002f90:	e8df f001 	tbb	[pc, r1]
 8002f94:	3c322819 	.word	0x3c322819
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 8002f98:	2001      	movs	r0, #1
 8002f9a:	e7d3      	b.n	8002f44 <BSP_SPI_Init+0x8c>
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	e7d1      	b.n	8002f44 <BSP_SPI_Init+0x8c>
			hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002fa0:	4a26      	ldr	r2, [pc, #152]	@ (800303c <BSP_SPI_Init+0x184>)
 8002fa2:	2464      	movs	r4, #100	@ 0x64
 8002fa4:	fb04 2200 	mla	r2, r4, r0, r2
 8002fa8:	f44f 7482 	mov.w	r4, #260	@ 0x104
 8002fac:	6054      	str	r4, [r2, #4]
			hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_x;
 8002fae:	61d3      	str	r3, [r2, #28]
			hSPI[id].Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002fb0:	2308      	movs	r3, #8
 8002fb2:	6353      	str	r3, [r2, #52]	@ 0x34
			break;
 8002fb4:	e7ea      	b.n	8002f8c <BSP_SPI_Init+0xd4>
			hSPI[id].Init.Mode = SPI_MODE_SLAVE;
 8002fb6:	4b21      	ldr	r3, [pc, #132]	@ (800303c <BSP_SPI_Init+0x184>)
 8002fb8:	2264      	movs	r2, #100	@ 0x64
 8002fba:	fb02 3300 	mla	r3, r2, r0, r3
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	605a      	str	r2, [r3, #4]
			hSPI[id].Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002fc2:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8002fc4:	e7e2      	b.n	8002f8c <BSP_SPI_Init+0xd4>
			hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800303c <BSP_SPI_Init+0x184>)
 8002fc8:	2264      	movs	r2, #100	@ 0x64
 8002fca:	fb02 3305 	mla	r3, r2, r5, r3
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
			SPI_GPIO_FULLDUPLEX_config(id);
 8002fd2:	f7ff fd77 	bl	8002ac4 <SPI_GPIO_FULLDUPLEX_config>
	HAL_SPI_Init(&hSPI[id]);
 8002fd6:	2064      	movs	r0, #100	@ 0x64
 8002fd8:	4b18      	ldr	r3, [pc, #96]	@ (800303c <BSP_SPI_Init+0x184>)
 8002fda:	fb00 3005 	mla	r0, r0, r5, r3
 8002fde:	f003 fc3b 	bl	8006858 <HAL_SPI_Init>
}
 8002fe2:	bd70      	pop	{r4, r5, r6, pc}
			hSPI[id].Init.Direction = SPI_DIRECTION_1LINE;
 8002fe4:	4b15      	ldr	r3, [pc, #84]	@ (800303c <BSP_SPI_Init+0x184>)
 8002fe6:	2264      	movs	r2, #100	@ 0x64
 8002fe8:	fb02 3305 	mla	r3, r2, r5, r3
 8002fec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002ff0:	609a      	str	r2, [r3, #8]
			SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config(id);
 8002ff2:	f7ff fde5 	bl	8002bc0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config>
			break;
 8002ff6:	e7ee      	b.n	8002fd6 <BSP_SPI_Init+0x11e>
			hSPI[id].Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002ff8:	4b10      	ldr	r3, [pc, #64]	@ (800303c <BSP_SPI_Init+0x184>)
 8002ffa:	2264      	movs	r2, #100	@ 0x64
 8002ffc:	fb02 3305 	mla	r3, r2, r5, r3
 8003000:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003004:	609a      	str	r2, [r3, #8]
			SPI_GPIO_RECEIVEONLY_config(id);
 8003006:	f7ff fe99 	bl	8002d3c <SPI_GPIO_RECEIVEONLY_config>
			break;
 800300a:	e7e4      	b.n	8002fd6 <BSP_SPI_Init+0x11e>
			hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 800300c:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <BSP_SPI_Init+0x184>)
 800300e:	2264      	movs	r2, #100	@ 0x64
 8003010:	fb02 3305 	mla	r3, r2, r5, r3
 8003014:	2200      	movs	r2, #0
 8003016:	609a      	str	r2, [r3, #8]
			SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config(id);
 8003018:	f7ff fdd2 	bl	8002bc0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config>
			break;
 800301c:	e7db      	b.n	8002fd6 <BSP_SPI_Init+0x11e>
 800301e:	bf00      	nop
 8003020:	40013000 	.word	0x40013000
 8003024:	0800cb7c 	.word	0x0800cb7c
 8003028:	0800cbe8 	.word	0x0800cbe8
 800302c:	0800cac8 	.word	0x0800cac8
 8003030:	0800ca98 	.word	0x0800ca98
 8003034:	0800cae8 	.word	0x0800cae8
 8003038:	0800cb54 	.word	0x0800cb54
 800303c:	20000444 	.word	0x20000444

08003040 <BSP_SPI_WriteNoRegister>:
 * @brief Cette fonction sert à envoyer une donnée sur l'un des bus SPI.
 * @param SPIx: le SPI sur lequel envoyer la donnée.
 * @param data: la donnée à envoyer.
 */
void BSP_SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8003040:	b500      	push	{lr}
 8003042:	b083      	sub	sp, #12
 8003044:	f88d 1007 	strb.w	r1, [sp, #7]
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 8003048:	4b14      	ldr	r3, [pc, #80]	@ (800309c <BSP_SPI_WriteNoRegister+0x5c>)
 800304a:	4298      	cmp	r0, r3
 800304c:	d022      	beq.n	8003094 <BSP_SPI_WriteNoRegister+0x54>
 800304e:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 8003052:	4298      	cmp	r0, r3
 8003054:	d003      	beq.n	800305e <BSP_SPI_WriteNoRegister+0x1e>
 8003056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800305a:	4298      	cmp	r0, r3
 800305c:	d110      	bne.n	8003080 <BSP_SPI_WriteNoRegister+0x40>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 800305e:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <BSP_SPI_WriteNoRegister+0x60>)
 8003060:	4298      	cmp	r0, r3
 8003062:	d014      	beq.n	800308e <BSP_SPI_WriteNoRegister+0x4e>
 8003064:	f04f 0c02 	mov.w	ip, #2
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8003068:	2364      	movs	r3, #100	@ 0x64
 800306a:	2201      	movs	r2, #1
 800306c:	f10d 0107 	add.w	r1, sp, #7
 8003070:	480c      	ldr	r0, [pc, #48]	@ (80030a4 <BSP_SPI_WriteNoRegister+0x64>)
 8003072:	fb03 000c 	mla	r0, r3, ip, r0
 8003076:	f003 fc63 	bl	8006940 <HAL_SPI_Transmit>
}
 800307a:	b003      	add	sp, #12
 800307c:	f85d fb04 	ldr.w	pc, [sp], #4
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 8003080:	4b09      	ldr	r3, [pc, #36]	@ (80030a8 <BSP_SPI_WriteNoRegister+0x68>)
 8003082:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <BSP_SPI_WriteNoRegister+0x6c>)
 8003084:	f44f 719c 	mov.w	r1, #312	@ 0x138
 8003088:	4809      	ldr	r0, [pc, #36]	@ (80030b0 <BSP_SPI_WriteNoRegister+0x70>)
 800308a:	f005 fc0b 	bl	80088a4 <__assert_func>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 800308e:	f04f 0c01 	mov.w	ip, #1
 8003092:	e7e9      	b.n	8003068 <BSP_SPI_WriteNoRegister+0x28>
 8003094:	f04f 0c00 	mov.w	ip, #0
 8003098:	e7e6      	b.n	8003068 <BSP_SPI_WriteNoRegister+0x28>
 800309a:	bf00      	nop
 800309c:	40013000 	.word	0x40013000
 80030a0:	40003800 	.word	0x40003800
 80030a4:	20000444 	.word	0x20000444
 80030a8:	0800ca98 	.word	0x0800ca98
 80030ac:	0800cbd0 	.word	0x0800cbd0
 80030b0:	0800cac8 	.word	0x0800cac8

080030b4 <BSP_SPI_WriteMultiNoRegister>:
 * @param SPIx: le SPI sur lequel envoyer les données.
 * @param *data: la donnée à envoyer.
 * @param count: le nombre de données à envoyer.
 */
void BSP_SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 80030b4:	b508      	push	{r3, lr}
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 80030b6:	4b12      	ldr	r3, [pc, #72]	@ (8003100 <BSP_SPI_WriteMultiNoRegister+0x4c>)
 80030b8:	4298      	cmp	r0, r3
 80030ba:	d01d      	beq.n	80030f8 <BSP_SPI_WriteMultiNoRegister+0x44>
 80030bc:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 80030c0:	4298      	cmp	r0, r3
 80030c2:	d003      	beq.n	80030cc <BSP_SPI_WriteMultiNoRegister+0x18>
 80030c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030c8:	4298      	cmp	r0, r3
 80030ca:	d10b      	bne.n	80030e4 <BSP_SPI_WriteMultiNoRegister+0x30>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 80030cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003104 <BSP_SPI_WriteMultiNoRegister+0x50>)
 80030ce:	4298      	cmp	r0, r3
 80030d0:	d00f      	beq.n	80030f2 <BSP_SPI_WriteMultiNoRegister+0x3e>
 80030d2:	f04f 0c02 	mov.w	ip, #2
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80030d6:	2364      	movs	r3, #100	@ 0x64
 80030d8:	480b      	ldr	r0, [pc, #44]	@ (8003108 <BSP_SPI_WriteMultiNoRegister+0x54>)
 80030da:	fb03 000c 	mla	r0, r3, ip, r0
 80030de:	f003 fc2f 	bl	8006940 <HAL_SPI_Transmit>
}
 80030e2:	bd08      	pop	{r3, pc}
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 80030e4:	4b09      	ldr	r3, [pc, #36]	@ (800310c <BSP_SPI_WriteMultiNoRegister+0x58>)
 80030e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003110 <BSP_SPI_WriteMultiNoRegister+0x5c>)
 80030e8:	f240 1145 	movw	r1, #325	@ 0x145
 80030ec:	4809      	ldr	r0, [pc, #36]	@ (8003114 <BSP_SPI_WriteMultiNoRegister+0x60>)
 80030ee:	f005 fbd9 	bl	80088a4 <__assert_func>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 80030f2:	f04f 0c01 	mov.w	ip, #1
 80030f6:	e7ee      	b.n	80030d6 <BSP_SPI_WriteMultiNoRegister+0x22>
 80030f8:	f04f 0c00 	mov.w	ip, #0
 80030fc:	e7eb      	b.n	80030d6 <BSP_SPI_WriteMultiNoRegister+0x22>
 80030fe:	bf00      	nop
 8003100:	40013000 	.word	0x40013000
 8003104:	40003800 	.word	0x40003800
 8003108:	20000444 	.word	0x20000444
 800310c:	0800ca98 	.word	0x0800ca98
 8003110:	0800cbb0 	.word	0x0800cbb0
 8003114:	0800cac8 	.word	0x0800cac8

08003118 <BSP_SPI_SetDataSize>:
 * 						SPI_DATASIZE_8BIT  pour configurer le SPI en mode 8-bits
 * 						SPI_DATASIZE_16BIT pour configurer le SPI en mode 16-bits
 */
void BSP_SPI_SetDataSize(SPI_TypeDef* SPIx, uint32_t DataSize)
{
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003118:	4a0e      	ldr	r2, [pc, #56]	@ (8003154 <BSP_SPI_SetDataSize+0x3c>)
 800311a:	4290      	cmp	r0, r2
 800311c:	bf14      	ite	ne
 800311e:	2200      	movne	r2, #0
 8003120:	2201      	moveq	r2, #1

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8003122:	6803      	ldr	r3, [r0, #0]
 8003124:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003128:	6003      	str	r3, [r0, #0]

	/* Set proper value */
	SPIx->CR2 &= ~SPI_CR2_DS_Msk;
 800312a:	6843      	ldr	r3, [r0, #4]
 800312c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003130:	6043      	str	r3, [r0, #4]
	hSPI[id].Init.DataSize = DataSize;
 8003132:	4b09      	ldr	r3, [pc, #36]	@ (8003158 <BSP_SPI_SetDataSize+0x40>)
 8003134:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8003138:	fb0c 3302 	mla	r3, ip, r2, r3
 800313c:	60d9      	str	r1, [r3, #12]
	SPIx->CR2 |= (DataSize & SPI_CR2_DS_Msk);
 800313e:	6843      	ldr	r3, [r0, #4]
 8003140:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 8003144:	430b      	orrs	r3, r1
 8003146:	6043      	str	r3, [r0, #4]

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8003148:	6803      	ldr	r3, [r0, #0]
 800314a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800314e:	6003      	str	r3, [r0, #0]
}
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	40003800 	.word	0x40003800
 8003158:	20000444 	.word	0x20000444

0800315c <BSP_SYS_set_std_usart>:
/* Private function definitions ----------------------------------------------*/

/* Public function definitions -----------------------------------------------*/

void BSP_SYS_set_std_usart(uart_id_t in, uart_id_t out, uart_id_t err)
{
 800315c:	b410      	push	{r4}
	uart_initialized = 0xE5E0E5E0;
 800315e:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <BSP_SYS_set_std_usart+0x1c>)
 8003160:	4c06      	ldr	r4, [pc, #24]	@ (800317c <BSP_SYS_set_std_usart+0x20>)
 8003162:	601c      	str	r4, [r3, #0]
	stdin_usart = in;
 8003164:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <BSP_SYS_set_std_usart+0x24>)
 8003166:	7018      	strb	r0, [r3, #0]
	stdout_usart = out;
 8003168:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <BSP_SYS_set_std_usart+0x28>)
 800316a:	7019      	strb	r1, [r3, #0]
	stderr_usart = err;
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <BSP_SYS_set_std_usart+0x2c>)
 800316e:	701a      	strb	r2, [r3, #0]
}
 8003170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	20000570 	.word	0x20000570
 800317c:	e5e0e5e0 	.word	0xe5e0e5e0
 8003180:	20000574 	.word	0x20000574
 8003184:	20000576 	.word	0x20000576
 8003188:	20000575 	.word	0x20000575

0800318c <_read>:
 * @param ptr
 * @param len
 * @return
 */
int _read(int file, char *ptr, int len)
{
 800318c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;
	int num = 0;
	switch (file) {
 800318e:	b9c0      	cbnz	r0, 80031c2 <_read+0x36>
 8003190:	460c      	mov	r4, r1
 8003192:	4617      	mov	r7, r2
 8003194:	4605      	mov	r5, r0
	int num = 0;
 8003196:	4606      	mov	r6, r0
 8003198:	e00f      	b.n	80031ba <_read+0x2e>
			for (n = 0; n < len; n++)
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!BSP_UART_data_ready(stdin_usart));	//Blocking
 800319a:	4b0d      	ldr	r3, [pc, #52]	@ (80031d0 <_read+0x44>)
 800319c:	7818      	ldrb	r0, [r3, #0]
 800319e:	f000 fc47 	bl	8003a30 <BSP_UART_data_ready>
 80031a2:	2800      	cmp	r0, #0
 80031a4:	d0f9      	beq.n	800319a <_read+0xe>
				c = BSP_UART_get_next_byte(stdin_usart);
 80031a6:	4b0a      	ldr	r3, [pc, #40]	@ (80031d0 <_read+0x44>)
 80031a8:	7818      	ldrb	r0, [r3, #0]
 80031aa:	f000 fc55 	bl	8003a58 <BSP_UART_get_next_byte>
				*ptr++ = c;
 80031ae:	4621      	mov	r1, r4
 80031b0:	f801 0b01 	strb.w	r0, [r1], #1
				num++;
 80031b4:	3601      	adds	r6, #1
			for (n = 0; n < len; n++)
 80031b6:	3501      	adds	r5, #1
				*ptr++ = c;
 80031b8:	460c      	mov	r4, r1
			for (n = 0; n < len; n++)
 80031ba:	42bd      	cmp	r5, r7
 80031bc:	dbed      	blt.n	800319a <_read+0xe>
		default:
			errno = EBADF;
			return -1;
	}
	return num;
}
 80031be:	4630      	mov	r0, r6
 80031c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			errno = EBADF;
 80031c2:	f006 fbed 	bl	80099a0 <__errno>
 80031c6:	2309      	movs	r3, #9
 80031c8:	6003      	str	r3, [r0, #0]
			return -1;
 80031ca:	f04f 36ff 	mov.w	r6, #4294967295
 80031ce:	e7f6      	b.n	80031be <_read+0x32>
 80031d0:	20000574 	.word	0x20000574

080031d4 <_write>:
 * @param ptr
 * @param len
 * @return
 */
int _write(int file, char *ptr, int len)
{
 80031d4:	b570      	push	{r4, r5, r6, lr}
 80031d6:	4615      	mov	r5, r2
	int n;
	switch (file) {
 80031d8:	2801      	cmp	r0, #1
 80031da:	d015      	beq.n	8003208 <_write+0x34>
 80031dc:	2802      	cmp	r0, #2
 80031de:	d021      	beq.n	8003224 <_write+0x50>
				BSP_UART_putc(stderr_usart,*ptr++);
#endif
			}
			break;
		default:
			errno = EBADF;
 80031e0:	f006 fbde 	bl	80099a0 <__errno>
 80031e4:	2309      	movs	r3, #9
 80031e6:	6003      	str	r3, [r0, #0]
			return -1;
 80031e8:	f04f 35ff 	mov.w	r5, #4294967295
 80031ec:	e00a      	b.n	8003204 <_write+0x30>
				BSP_UART_putc(stdout_usart,*ptr++);
 80031ee:	460c      	mov	r4, r1
 80031f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003228 <_write+0x54>)
 80031f6:	7818      	ldrb	r0, [r3, #0]
 80031f8:	f000 fc6e 	bl	8003ad8 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 80031fc:	3601      	adds	r6, #1
				BSP_UART_putc(stdout_usart,*ptr++);
 80031fe:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8003200:	42ae      	cmp	r6, r5
 8003202:	dbf4      	blt.n	80031ee <_write+0x1a>
	}
	return len;
}
 8003204:	4628      	mov	r0, r5
 8003206:	bd70      	pop	{r4, r5, r6, pc}
	switch (file) {
 8003208:	2600      	movs	r6, #0
 800320a:	e7f9      	b.n	8003200 <_write+0x2c>
				BSP_UART_putc(stderr_usart,*ptr++);
 800320c:	460c      	mov	r4, r1
 800320e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003212:	4b06      	ldr	r3, [pc, #24]	@ (800322c <_write+0x58>)
 8003214:	7818      	ldrb	r0, [r3, #0]
 8003216:	f000 fc5f 	bl	8003ad8 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 800321a:	3601      	adds	r6, #1
				BSP_UART_putc(stderr_usart,*ptr++);
 800321c:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 800321e:	42ae      	cmp	r6, r5
 8003220:	dbf4      	blt.n	800320c <_write+0x38>
 8003222:	e7ef      	b.n	8003204 <_write+0x30>
	switch (file) {
 8003224:	2600      	movs	r6, #0
 8003226:	e7fa      	b.n	800321e <_write+0x4a>
 8003228:	20000576 	.word	0x20000576
 800322c:	20000575 	.word	0x20000575

08003230 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8003230:	b672      	cpsid	i
  */
void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003232:	e7fe      	b.n	8003232 <Error_Handler+0x2>

08003234 <SystemClock_Config>:
{
 8003234:	b500      	push	{lr}
 8003236:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003238:	2238      	movs	r2, #56	@ 0x38
 800323a:	2100      	movs	r1, #0
 800323c:	a806      	add	r0, sp, #24
 800323e:	f006 fb4d 	bl	80098dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003242:	2000      	movs	r0, #0
 8003244:	9001      	str	r0, [sp, #4]
 8003246:	9002      	str	r0, [sp, #8]
 8003248:	9003      	str	r0, [sp, #12]
 800324a:	9004      	str	r0, [sp, #16]
 800324c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800324e:	f002 fbed 	bl	8005a2c <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003252:	2302      	movs	r3, #2
 8003254:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003256:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800325a:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800325c:	2240      	movs	r2, #64	@ 0x40
 800325e:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003260:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003262:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003264:	2204      	movs	r2, #4
 8003266:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003268:	2255      	movs	r2, #85	@ 0x55
 800326a:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800326c:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800326e:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003270:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003272:	a806      	add	r0, sp, #24
 8003274:	f002 fc94 	bl	8005ba0 <HAL_RCC_OscConfig>
 8003278:	b980      	cbnz	r0, 800329c <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800327a:	230f      	movs	r3, #15
 800327c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800327e:	2303      	movs	r3, #3
 8003280:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003282:	2300      	movs	r3, #0
 8003284:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003286:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003288:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800328a:	2104      	movs	r1, #4
 800328c:	eb0d 0001 	add.w	r0, sp, r1
 8003290:	f002 ff3c 	bl	800610c <HAL_RCC_ClockConfig>
 8003294:	b920      	cbnz	r0, 80032a0 <SystemClock_Config+0x6c>
}
 8003296:	b015      	add	sp, #84	@ 0x54
 8003298:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800329c:	f7ff ffc8 	bl	8003230 <Error_Handler>
    Error_Handler();
 80032a0:	f7ff ffc6 	bl	8003230 <Error_Handler>

080032a4 <HAL_MspInit>:
{
 80032a4:	b500      	push	{lr}
 80032a6:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032a8:	4b0b      	ldr	r3, [pc, #44]	@ (80032d8 <HAL_MspInit+0x34>)
 80032aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032ac:	f042 0201 	orr.w	r2, r2, #1
 80032b0:	661a      	str	r2, [r3, #96]	@ 0x60
 80032b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032b4:	f002 0201 	and.w	r2, r2, #1
 80032b8:	9200      	str	r2, [sp, #0]
 80032ba:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80032be:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80032c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80032c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ca:	9301      	str	r3, [sp, #4]
 80032cc:	9b01      	ldr	r3, [sp, #4]
  SystemClock_Config();
 80032ce:	f7ff ffb1 	bl	8003234 <SystemClock_Config>
}
 80032d2:	b003      	add	sp, #12
 80032d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80032d8:	40021000 	.word	0x40021000

080032dc <BSP_systick_init>:
 * @brief Initialization function for high level Systick service
 *
 * @post The systick interruption priority is set and the callback function table is initialized
 */
void BSP_systick_init(void)
{
 80032dc:	b508      	push	{r3, lr}
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80032de:	2300      	movs	r3, #0
 80032e0:	e005      	b.n	80032ee <BSP_systick_init+0x12>
		callback_functions[i] = NULL;
 80032e2:	4a09      	ldr	r2, [pc, #36]	@ (8003308 <BSP_systick_init+0x2c>)
 80032e4:	2100      	movs	r1, #0
 80032e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80032ea:	3301      	adds	r3, #1
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b0f      	cmp	r3, #15
 80032f0:	d9f7      	bls.n	80032e2 <BSP_systick_init+0x6>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80032f2:	2200      	movs	r2, #0
 80032f4:	4611      	mov	r1, r2
 80032f6:	f04f 30ff 	mov.w	r0, #4294967295
 80032fa:	f002 f897 	bl	800542c <HAL_NVIC_SetPriority>
	initialized = true;
 80032fe:	4b03      	ldr	r3, [pc, #12]	@ (800330c <BSP_systick_init+0x30>)
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]
}
 8003304:	bd08      	pop	{r3, pc}
 8003306:	bf00      	nop
 8003308:	20000578 	.word	0x20000578
 800330c:	20000577 	.word	0x20000577

08003310 <SysTick_Handler>:
/**
 * @brief Interrupt function called every 1ms
 *
 */
void SysTick_Handler(void)
{
 8003310:	b510      	push	{r4, lr}
	/* Minimum interruption job for SysTick */
	HAL_IncTick();
 8003312:	f001 f9f9 	bl	8004708 <HAL_IncTick>
	/* Use of HAL_SYSTICK_IRQHandler() as been discouraged by ST and is not generated anymore by CubeMX */

	if(!initialized)
 8003316:	4b0a      	ldr	r3, [pc, #40]	@ (8003340 <SysTick_Handler+0x30>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	b10b      	cbz	r3, 8003320 <SysTick_Handler+0x10>
{
 800331c:	2400      	movs	r4, #0
 800331e:	e005      	b.n	800332c <SysTick_Handler+0x1c>
		BSP_systick_init();
 8003320:	f7ff ffdc 	bl	80032dc <BSP_systick_init>
 8003324:	e7fa      	b.n	800331c <SysTick_Handler+0xc>
	/* Management of the callback functions */
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
	{
		if(callback_functions[i])
			(*callback_functions[i])();		/* Function calls. */
 8003326:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003328:	3401      	adds	r4, #1
 800332a:	b2e4      	uxtb	r4, r4
 800332c:	2c0f      	cmp	r4, #15
 800332e:	d805      	bhi.n	800333c <SysTick_Handler+0x2c>
		if(callback_functions[i])
 8003330:	4b04      	ldr	r3, [pc, #16]	@ (8003344 <SysTick_Handler+0x34>)
 8003332:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f5      	bne.n	8003326 <SysTick_Handler+0x16>
 800333a:	e7f5      	b.n	8003328 <SysTick_Handler+0x18>
	}
}
 800333c:	bd10      	pop	{r4, pc}
 800333e:	bf00      	nop
 8003340:	20000577 	.word	0x20000577
 8003344:	20000578 	.word	0x20000578

08003348 <clear_it_status>:
 * @brief	Acquitte les IT sur le timer sélectionné.
 * @pre 	Le timer a ete initialisé
 * @post	L'interruption est acquitée
 */
void clear_it_status(timer_id_t timer_id){
	switch(timer_id)
 8003348:	2804      	cmp	r0, #4
 800334a:	d824      	bhi.n	8003396 <clear_it_status+0x4e>
 800334c:	e8df f000 	tbb	[pc, r0]
 8003350:	160f0903 	.word	0x160f0903
 8003354:	1d          	.byte	0x1d
 8003355:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);
 8003356:	4b10      	ldr	r3, [pc, #64]	@ (8003398 <clear_it_status+0x50>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f06f 0201 	mvn.w	r2, #1
 800335e:	611a      	str	r2, [r3, #16]
			break;
 8003360:	4770      	bx	lr
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);
 8003362:	4b0d      	ldr	r3, [pc, #52]	@ (8003398 <clear_it_status+0x50>)
 8003364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003366:	f06f 0201 	mvn.w	r2, #1
 800336a:	611a      	str	r2, [r3, #16]
			break;
 800336c:	4770      	bx	lr
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);
 800336e:	4b0a      	ldr	r3, [pc, #40]	@ (8003398 <clear_it_status+0x50>)
 8003370:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003374:	f06f 0201 	mvn.w	r2, #1
 8003378:	611a      	str	r2, [r3, #16]
			break;
 800337a:	4770      	bx	lr
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);
 800337c:	4b06      	ldr	r3, [pc, #24]	@ (8003398 <clear_it_status+0x50>)
 800337e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003382:	f06f 0201 	mvn.w	r2, #1
 8003386:	611a      	str	r2, [r3, #16]
			break;
 8003388:	4770      	bx	lr
		case TIMER6_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);
 800338a:	4b03      	ldr	r3, [pc, #12]	@ (8003398 <clear_it_status+0x50>)
 800338c:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8003390:	f06f 0201 	mvn.w	r2, #1
 8003394:	611a      	str	r2, [r3, #16]
		default:
			break;
	}
}
 8003396:	4770      	bx	lr
 8003398:	200005b8 	.word	0x200005b8
 800339c:	00000000 	.word	0x00000000

080033a0 <BSP_TIMER_run_us>:
 * @param us 			temps en us codé sur un 32bits non signé
 * @param enable_irq	TRUE : active les IT, FALSE : ne les active pas. En cas d'activation des IT, l'utilisateur doit écrire une fonction TIMERx_user_handler_it. Par défaut, ces fonctions écrites dans ce fichier mais avec l'attribut weak (elles peuvent donc être réécrites)
 * @post Le timer et son horloge sont activés, ses interruptions autorisées (si activées), et son décompte lancé.
 */
void BSP_TIMER_run_us(timer_id_t timer_id, uint32_t us, bool enable_irq)
{
 80033a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033a4:	b086      	sub	sp, #24
 80033a6:	4604      	mov	r4, r0
 80033a8:	4688      	mov	r8, r1
 80033aa:	4615      	mov	r5, r2
	// On active l'horloge du timer concerné.
	switch(timer_id)
 80033ac:	2804      	cmp	r0, #4
 80033ae:	d80e      	bhi.n	80033ce <BSP_TIMER_run_us+0x2e>
 80033b0:	e8df f000 	tbb	[pc, r0]
 80033b4:	72675c03 	.word	0x72675c03
 80033b8:	7d          	.byte	0x7d
 80033b9:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80033ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 80033bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033c2:	661a      	str	r2, [r3, #96]	@ 0x60
 80033c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033ca:	9301      	str	r3, [sp, #4]
 80033cc:	9b01      	ldr	r3, [sp, #4]
		default:
			break;
	}

	// Time base configuration
	structure_handles[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance à notre gestionnaire (Handle)
 80033ce:	4b69      	ldr	r3, [pc, #420]	@ (8003574 <BSP_TIMER_run_us+0x1d4>)
 80033d0:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 80033d4:	234c      	movs	r3, #76	@ 0x4c
 80033d6:	fb04 f303 	mul.w	r3, r4, r3
 80033da:	4a67      	ldr	r2, [pc, #412]	@ (8003578 <BSP_TIMER_run_us+0x1d8>)
 80033dc:	50d1      	str	r1, [r2, r3]

	//On détermine la fréquence des évènements comptés par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80033de:	2c00      	cmp	r4, #0
 80033e0:	d170      	bne.n	80034c4 <BSP_TIMER_run_us+0x124>
	{
		//Fréquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80033e2:	f002 ffa7 	bl	8006334 <HAL_RCC_GetPCLK2Freq>
 80033e6:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80033e8:	4b61      	ldr	r3, [pc, #388]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f413 5f60 	tst.w	r3, #14336	@ 0x3800
 80033f0:	d000      	beq.n	80033f4 <BSP_TIMER_run_us+0x54>
			freq *= 2;
 80033f2:	0042      	lsls	r2, r0, #1
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80033f4:	2300      	movs	r3, #0
 80033f6:	a15c      	add	r1, pc, #368	@ (adr r1, 8003568 <BSP_TIMER_run_us+0x1c8>)
 80033f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80033fc:	f7fe fb5c 	bl	8001ab8 <__aeabi_ldivmod>
 8003400:	4606      	mov	r6, r0
 8003402:	460f      	mov	r7, r1
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8003404:	ea4f 62d8 	mov.w	r2, r8, lsr #27
 8003408:	ea4f 1348 	mov.w	r3, r8, lsl #5
 800340c:	ebb3 0308 	subs.w	r3, r3, r8
 8003410:	f162 0200 	sbc.w	r2, r2, #0
 8003414:	0252      	lsls	r2, r2, #9
 8003416:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800341a:	025b      	lsls	r3, r3, #9
 800341c:	eb13 0308 	adds.w	r3, r3, r8
 8003420:	f142 0200 	adc.w	r2, r2, #0
 8003424:	0191      	lsls	r1, r2, #6
 8003426:	ea41 6193 	orr.w	r1, r1, r3, lsr #26
 800342a:	0198      	lsls	r0, r3, #6
 800342c:	1ac0      	subs	r0, r0, r3
 800342e:	eb61 0102 	sbc.w	r1, r1, r2
 8003432:	eb10 0008 	adds.w	r0, r0, r8
 8003436:	4632      	mov	r2, r6
 8003438:	463b      	mov	r3, r7
 800343a:	f141 0100 	adc.w	r1, r1, #0
 800343e:	f7fe fb8b 	bl	8001b58 <__aeabi_uldivmod>
 8003442:	4603      	mov	r3, r0
 8003444:	468c      	mov	ip, r1

	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 8003446:	2c01      	cmp	r4, #1
 8003448:	d046      	beq.n	80034d8 <BSP_TIMER_run_us+0x138>
 800344a:	f64f 72ff 	movw	r2, #65535	@ 0xffff

	if(period > max_period)
 800344e:	2600      	movs	r6, #0
 8003450:	4617      	mov	r7, r2
 8003452:	4282      	cmp	r2, r0
 8003454:	eb76 0101 	sbcs.w	r1, r6, r1
 8003458:	d36f      	bcc.n	800353a <BSP_TIMER_run_us+0x19a>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
	}
	else
	{
		structure_handles[timer_id].Init.Prescaler 	= 0;
 800345a:	4b47      	ldr	r3, [pc, #284]	@ (8003578 <BSP_TIMER_run_us+0x1d8>)
 800345c:	224c      	movs	r2, #76	@ 0x4c
 800345e:	fb02 3304 	mla	r3, r2, r4, r3
 8003462:	2200      	movs	r2, #0
 8003464:	605a      	str	r2, [r3, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);
 8003466:	3801      	subs	r0, #1
 8003468:	60d8      	str	r0, [r3, #12]
 800346a:	e04a      	b.n	8003502 <BSP_TIMER_run_us+0x162>
			__HAL_RCC_TIM2_CLK_ENABLE();
 800346c:	4b40      	ldr	r3, [pc, #256]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 800346e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003470:	f042 0201 	orr.w	r2, r2, #1
 8003474:	659a      	str	r2, [r3, #88]	@ 0x58
 8003476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003478:	f003 0301 	and.w	r3, r3, #1
 800347c:	9302      	str	r3, [sp, #8]
 800347e:	9b02      	ldr	r3, [sp, #8]
			break;
 8003480:	e7a5      	b.n	80033ce <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003482:	4b3b      	ldr	r3, [pc, #236]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 8003484:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003486:	f042 0202 	orr.w	r2, r2, #2
 800348a:	659a      	str	r2, [r3, #88]	@ 0x58
 800348c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	9303      	str	r3, [sp, #12]
 8003494:	9b03      	ldr	r3, [sp, #12]
			break;
 8003496:	e79a      	b.n	80033ce <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003498:	4b35      	ldr	r3, [pc, #212]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 800349a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800349c:	f042 0204 	orr.w	r2, r2, #4
 80034a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80034a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	9304      	str	r3, [sp, #16]
 80034aa:	9b04      	ldr	r3, [sp, #16]
			break;
 80034ac:	e78f      	b.n	80033ce <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM6_CLK_ENABLE();
 80034ae:	4b30      	ldr	r3, [pc, #192]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 80034b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80034b2:	f042 0210 	orr.w	r2, r2, #16
 80034b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ba:	f003 0310 	and.w	r3, r3, #16
 80034be:	9305      	str	r3, [sp, #20]
 80034c0:	9b05      	ldr	r3, [sp, #20]
 80034c2:	e784      	b.n	80033ce <BSP_TIMER_run_us+0x2e>
		freq = HAL_RCC_GetPCLK1Freq();
 80034c4:	f002 ff24 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
 80034c8:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80034ca:	4b29      	ldr	r3, [pc, #164]	@ (8003570 <BSP_TIMER_run_us+0x1d0>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f413 6fe0 	tst.w	r3, #1792	@ 0x700
 80034d2:	d08f      	beq.n	80033f4 <BSP_TIMER_run_us+0x54>
			freq *= 2;
 80034d4:	0042      	lsls	r2, r0, #1
 80034d6:	e78d      	b.n	80033f4 <BSP_TIMER_run_us+0x54>
	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 80034d8:	f04f 32ff 	mov.w	r2, #4294967295
 80034dc:	e7b7      	b.n	800344e <BSP_TIMER_run_us+0xae>
			prescaler *= 2;
 80034de:	0052      	lsls	r2, r2, #1
			period /= 2;
 80034e0:	085b      	lsrs	r3, r3, #1
 80034e2:	ea43 73cc 	orr.w	r3, r3, ip, lsl #31
 80034e6:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
		while(period > max_period)
 80034ea:	429f      	cmp	r7, r3
 80034ec:	eb76 010c 	sbcs.w	r1, r6, ip
 80034f0:	d3f5      	bcc.n	80034de <BSP_TIMER_run_us+0x13e>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
 80034f2:	3a01      	subs	r2, #1
 80034f4:	4920      	ldr	r1, [pc, #128]	@ (8003578 <BSP_TIMER_run_us+0x1d8>)
 80034f6:	204c      	movs	r0, #76	@ 0x4c
 80034f8:	fb00 1104 	mla	r1, r0, r4, r1
 80034fc:	604a      	str	r2, [r1, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
 80034fe:	3b01      	subs	r3, #1
 8003500:	60cb      	str	r3, [r1, #12]
	}

	structure_handles[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003502:	4e1d      	ldr	r6, [pc, #116]	@ (8003578 <BSP_TIMER_run_us+0x1d8>)
 8003504:	234c      	movs	r3, #76	@ 0x4c
 8003506:	fb03 6604 	mla	r6, r3, r4, r6
 800350a:	2300      	movs	r3, #0
 800350c:	6133      	str	r3, [r6, #16]
	structure_handles[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800350e:	60b3      	str	r3, [r6, #8]

	// On applique les paramètres d'initialisation
	if (HAL_TIM_Base_Init(&structure_handles[timer_id]) != HAL_OK)
 8003510:	4630      	mov	r0, r6
 8003512:	f003 fd17 	bl	8006f44 <HAL_TIM_Base_Init>
 8003516:	b990      	cbnz	r0, 800353e <BSP_TIMER_run_us+0x19e>
	{
		Error_Handler();
	}

	if(enable_irq)
 8003518:	b9a5      	cbnz	r5, 8003544 <BSP_TIMER_run_us+0x1a4>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
	}

	// On autorise les interruptions
	if(HAL_TIM_Base_Start_IT(&structure_handles[timer_id]) != HAL_OK)
 800351a:	4630      	mov	r0, r6
 800351c:	f003 fc56 	bl	8006dcc <HAL_TIM_Base_Start_IT>
 8003520:	b9f0      	cbnz	r0, 8003560 <BSP_TIMER_run_us+0x1c0>
    {
        Error_Handler();
    }

	// On lance le timer
	__HAL_TIM_ENABLE(&structure_handles[timer_id]);
 8003522:	234c      	movs	r3, #76	@ 0x4c
 8003524:	fb03 f404 	mul.w	r4, r3, r4
 8003528:	4b13      	ldr	r3, [pc, #76]	@ (8003578 <BSP_TIMER_run_us+0x1d8>)
 800352a:	591a      	ldr	r2, [r3, r4]
 800352c:	6813      	ldr	r3, [r2, #0]
 800352e:	f043 0301 	orr.w	r3, r3, #1
 8003532:	6013      	str	r3, [r2, #0]
}
 8003534:	b006      	add	sp, #24
 8003536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint32_t prescaler = 1;
 800353a:	2201      	movs	r2, #1
 800353c:	e7d5      	b.n	80034ea <BSP_TIMER_run_us+0x14a>
		Error_Handler();
 800353e:	f7ff fe77 	bl	8003230 <Error_Handler>
 8003542:	e7e9      	b.n	8003518 <BSP_TIMER_run_us+0x178>
		clear_it_status(timer_id);
 8003544:	4620      	mov	r0, r4
 8003546:	f7ff feff 	bl	8003348 <clear_it_status>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 800354a:	4b0c      	ldr	r3, [pc, #48]	@ (800357c <BSP_TIMER_run_us+0x1dc>)
 800354c:	571d      	ldrsb	r5, [r3, r4]
 800354e:	2201      	movs	r2, #1
 8003550:	2104      	movs	r1, #4
 8003552:	4628      	mov	r0, r5
 8003554:	f001 ff6a 	bl	800542c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003558:	4628      	mov	r0, r5
 800355a:	f001 ff77 	bl	800544c <HAL_NVIC_EnableIRQ>
 800355e:	e7dc      	b.n	800351a <BSP_TIMER_run_us+0x17a>
        Error_Handler();
 8003560:	f7ff fe66 	bl	8003230 <Error_Handler>
 8003564:	e7dd      	b.n	8003522 <BSP_TIMER_run_us+0x182>
 8003566:	bf00      	nop
 8003568:	d4a51000 	.word	0xd4a51000
 800356c:	000000e8 	.word	0x000000e8
 8003570:	40021000 	.word	0x40021000
 8003574:	0800cc00 	.word	0x0800cc00
 8003578:	200005b8 	.word	0x200005b8
 800357c:	0800cbf8 	.word	0x0800cbf8

08003580 <BSP_TIMER_enable_output_trigger>:
{
	__HAL_TIM_SET_PRESCALER(&structure_handles[timer_id], prescaler - 1);
}

void BSP_TIMER_enable_output_trigger(timer_id_t timer_id)
{
 8003580:	b510      	push	{r4, lr}
 8003582:	b084      	sub	sp, #16
	TIM_MasterConfigTypeDef sMasterConfig;
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE; // TIM_TRGO_OC1
 8003584:	2320      	movs	r3, #32
 8003586:	9301      	str	r3, [sp, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003588:	2300      	movs	r3, #0
 800358a:	9302      	str	r3, [sp, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800358c:	9303      	str	r3, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&structure_handles[timer_id], &sMasterConfig);
 800358e:	234c      	movs	r3, #76	@ 0x4c
 8003590:	4c06      	ldr	r4, [pc, #24]	@ (80035ac <BSP_TIMER_enable_output_trigger+0x2c>)
 8003592:	fb03 4400 	mla	r4, r3, r0, r4
 8003596:	a901      	add	r1, sp, #4
 8003598:	4620      	mov	r0, r4
 800359a:	f003 fffb 	bl	8007594 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(&structure_handles[timer_id],TIM_EVENTSOURCE_UPDATE);
 800359e:	2101      	movs	r1, #1
 80035a0:	4620      	mov	r0, r4
 80035a2:	f003 fc56 	bl	8006e52 <HAL_TIM_GenerateEvent>
}
 80035a6:	b004      	add	sp, #16
 80035a8:	bd10      	pop	{r4, pc}
 80035aa:	bf00      	nop
 80035ac:	200005b8 	.word	0x200005b8

080035b0 <BSP_TIMER_get_handler>:
 * @brief Accesseur du handler
 */
TIM_HandleTypeDef * BSP_TIMER_get_handler(timer_id_t timer_id)
{
    return &structure_handles[timer_id];
}
 80035b0:	224c      	movs	r2, #76	@ 0x4c
 80035b2:	4b02      	ldr	r3, [pc, #8]	@ (80035bc <BSP_TIMER_get_handler+0xc>)
 80035b4:	fb02 3000 	mla	r0, r2, r0, r3
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	200005b8 	.word	0x200005b8

080035c0 <BSP_TIMER_set_duty>:
 * @param TIM_CHANNEL_x canal de sortie
 * @param duty rapport cyclique de la PWM compris dans l'intervalle [0; 1000]
 */
void BSP_TIMER_set_duty(timer_id_t timer_id, uint16_t TIM_CHANNEL_x ,uint16_t duty)
{
	duty = MIN(duty, 1000);	// On s'assure que le duty cycle est compris entre 0 et 1000
 80035c0:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80035c4:	bf28      	it	cs
 80035c6:	f44f 727a 	movcs.w	r2, #1000	@ 0x3e8
	duty = (uint16_t)((((uint32_t)(duty))*(structure_handles[timer_id].Init.Period+1))/1000U);
 80035ca:	4b24      	ldr	r3, [pc, #144]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 80035cc:	f04f 0c4c 	mov.w	ip, #76	@ 0x4c
 80035d0:	fb0c 3300 	mla	r3, ip, r0, r3
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	fb03 2202 	mla	r2, r3, r2, r2
 80035da:	4b21      	ldr	r3, [pc, #132]	@ (8003660 <BSP_TIMER_set_duty+0xa0>)
 80035dc:	fba3 3202 	umull	r3, r2, r3, r2
 80035e0:	0992      	lsrs	r2, r2, #6

	__HAL_TIM_SET_COMPARE(&structure_handles[timer_id], TIM_CHANNEL_x, duty);
 80035e2:	b939      	cbnz	r1, 80035f4 <BSP_TIMER_set_duty+0x34>
 80035e4:	4663      	mov	r3, ip
 80035e6:	fb00 f303 	mul.w	r3, r0, r3
 80035ea:	491c      	ldr	r1, [pc, #112]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 80035ec:	58cb      	ldr	r3, [r1, r3]
 80035ee:	b292      	uxth	r2, r2
 80035f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80035f2:	4770      	bx	lr
 80035f4:	1f0b      	subs	r3, r1, #4
 80035f6:	2b0c      	cmp	r3, #12
 80035f8:	d828      	bhi.n	800364c <BSP_TIMER_set_duty+0x8c>
 80035fa:	e8df f003 	tbb	[pc, r3]
 80035fe:	2707      	.short	0x2707
 8003600:	270f2727 	.word	0x270f2727
 8003604:	27172727 	.word	0x27172727
 8003608:	2727      	.short	0x2727
 800360a:	1f          	.byte	0x1f
 800360b:	00          	.byte	0x00
 800360c:	234c      	movs	r3, #76	@ 0x4c
 800360e:	fb00 f303 	mul.w	r3, r0, r3
 8003612:	4912      	ldr	r1, [pc, #72]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 8003614:	58cb      	ldr	r3, [r1, r3]
 8003616:	b292      	uxth	r2, r2
 8003618:	639a      	str	r2, [r3, #56]	@ 0x38
 800361a:	4770      	bx	lr
 800361c:	234c      	movs	r3, #76	@ 0x4c
 800361e:	fb00 f303 	mul.w	r3, r0, r3
 8003622:	490e      	ldr	r1, [pc, #56]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 8003624:	58cb      	ldr	r3, [r1, r3]
 8003626:	b292      	uxth	r2, r2
 8003628:	63da      	str	r2, [r3, #60]	@ 0x3c
 800362a:	4770      	bx	lr
 800362c:	234c      	movs	r3, #76	@ 0x4c
 800362e:	fb00 f303 	mul.w	r3, r0, r3
 8003632:	490a      	ldr	r1, [pc, #40]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 8003634:	58cb      	ldr	r3, [r1, r3]
 8003636:	b292      	uxth	r2, r2
 8003638:	641a      	str	r2, [r3, #64]	@ 0x40
 800363a:	4770      	bx	lr
 800363c:	234c      	movs	r3, #76	@ 0x4c
 800363e:	fb00 f303 	mul.w	r3, r0, r3
 8003642:	4906      	ldr	r1, [pc, #24]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 8003644:	58cb      	ldr	r3, [r1, r3]
 8003646:	b292      	uxth	r2, r2
 8003648:	649a      	str	r2, [r3, #72]	@ 0x48
 800364a:	4770      	bx	lr
 800364c:	234c      	movs	r3, #76	@ 0x4c
 800364e:	fb03 f000 	mul.w	r0, r3, r0
 8003652:	4b02      	ldr	r3, [pc, #8]	@ (800365c <BSP_TIMER_set_duty+0x9c>)
 8003654:	581b      	ldr	r3, [r3, r0]
 8003656:	b292      	uxth	r2, r2
 8003658:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800365a:	4770      	bx	lr
 800365c:	200005b8 	.word	0x200005b8
 8003660:	10624dd3 	.word	0x10624dd3

08003664 <BSP_TIMER_enable_PWM>:
{
 8003664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003668:	b08a      	sub	sp, #40	@ 0x28
 800366a:	4605      	mov	r5, r0
 800366c:	460c      	mov	r4, r1
 800366e:	4617      	mov	r7, r2
 8003670:	f89d 8040 	ldrb.w	r8, [sp, #64]	@ 0x40
    switch(timer_id)
 8003674:	2803      	cmp	r0, #3
 8003676:	f200 80fb 	bhi.w	8003870 <BSP_TIMER_enable_PWM+0x20c>
 800367a:	e8df f010 	tbh	[pc, r0, lsl #1]
 800367e:	0004      	.short	0x0004
 8003680:	00bc0073 	.word	0x00bc0073
 8003684:	00f4      	.short	0x00f4
    	if(negative_channel)
 8003686:	f1b8 0f00 	cmp.w	r8, #0
 800368a:	d02f      	beq.n	80036ec <BSP_TIMER_enable_PWM+0x88>
    		switch(TIM_CHANNEL_x)
 800368c:	2904      	cmp	r1, #4
 800368e:	d013      	beq.n	80036b8 <BSP_TIMER_enable_PWM+0x54>
 8003690:	2908      	cmp	r1, #8
 8003692:	d021      	beq.n	80036d8 <BSP_TIMER_enable_PWM+0x74>
 8003694:	2900      	cmp	r1, #0
 8003696:	f040 80eb 	bne.w	8003870 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_1: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_11:GPIO_PIN_7, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 800369a:	b15b      	cbz	r3, 80036b4 <BSP_TIMER_enable_PWM+0x50>
 800369c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80036a0:	2306      	movs	r3, #6
 80036a2:	9301      	str	r3, [sp, #4]
 80036a4:	2202      	movs	r2, #2
 80036a6:	9200      	str	r2, [sp, #0]
 80036a8:	2300      	movs	r3, #0
 80036aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036ae:	f7ff f9e5 	bl	8002a7c <BSP_GPIO_pin_config>
 80036b2:	e0dd      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80036b4:	2180      	movs	r1, #128	@ 0x80
 80036b6:	e7f3      	b.n	80036a0 <BSP_TIMER_enable_PWM+0x3c>
    			case TIM_CHANNEL_2: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_0:GPIO_PIN_12, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 80036b8:	b14b      	cbz	r3, 80036ce <BSP_TIMER_enable_PWM+0x6a>
 80036ba:	489c      	ldr	r0, [pc, #624]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 80036bc:	2101      	movs	r1, #1
 80036be:	2306      	movs	r3, #6
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2202      	movs	r2, #2
 80036c4:	9200      	str	r2, [sp, #0]
 80036c6:	2300      	movs	r3, #0
 80036c8:	f7ff f9d8 	bl	8002a7c <BSP_GPIO_pin_config>
 80036cc:	e0d0      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80036ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036d6:	e7f2      	b.n	80036be <BSP_TIMER_enable_PWM+0x5a>
    			case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOF, 				GPIO_PIN_0, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 80036d8:	2306      	movs	r3, #6
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	2202      	movs	r2, #2
 80036de:	9200      	str	r2, [sp, #0]
 80036e0:	2300      	movs	r3, #0
 80036e2:	2101      	movs	r1, #1
 80036e4:	4892      	ldr	r0, [pc, #584]	@ (8003930 <BSP_TIMER_enable_PWM+0x2cc>)
 80036e6:	f7ff f9c9 	bl	8002a7c <BSP_GPIO_pin_config>
 80036ea:	e0c1      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    		switch(TIM_CHANNEL_x)
 80036ec:	290c      	cmp	r1, #12
 80036ee:	f200 80bf 	bhi.w	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80036f2:	e8df f001 	tbb	[pc, r1]
 80036f6:	bd07      	.short	0xbd07
 80036f8:	bd13bdbd 	.word	0xbd13bdbd
 80036fc:	bd1fbdbd 	.word	0xbd1fbdbd
 8003700:	bdbd      	.short	0xbdbd
 8003702:	2b          	.byte	0x2b
 8003703:	00          	.byte	0x00
    			case TIM_CHANNEL_1: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_8, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 8003704:	2306      	movs	r3, #6
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	2202      	movs	r2, #2
 800370a:	9200      	str	r2, [sp, #0]
 800370c:	2300      	movs	r3, #0
 800370e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003712:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003716:	f7ff f9b1 	bl	8002a7c <BSP_GPIO_pin_config>
 800371a:	e0a9      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_2: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_9, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 800371c:	2306      	movs	r3, #6
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	2202      	movs	r2, #2
 8003722:	9200      	str	r2, [sp, #0]
 8003724:	2300      	movs	r3, #0
 8003726:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800372a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800372e:	f7ff f9a5 	bl	8002a7c <BSP_GPIO_pin_config>
 8003732:	e09d      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_10, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 8003734:	2306      	movs	r3, #6
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	2202      	movs	r2, #2
 800373a:	9200      	str	r2, [sp, #0]
 800373c:	2300      	movs	r3, #0
 800373e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003746:	f7ff f999 	bl	8002a7c <BSP_GPIO_pin_config>
 800374a:	e091      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_4: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_11, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF11_TIM1); break;
 800374c:	230b      	movs	r3, #11
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	2202      	movs	r2, #2
 8003752:	9200      	str	r2, [sp, #0]
 8003754:	2300      	movs	r3, #0
 8003756:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800375a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800375e:	f7ff f98d 	bl	8002a7c <BSP_GPIO_pin_config>
 8003762:	e085      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    	switch(TIM_CHANNEL_x)
 8003764:	290c      	cmp	r1, #12
 8003766:	f200 8083 	bhi.w	8003870 <BSP_TIMER_enable_PWM+0x20c>
 800376a:	e8df f001 	tbb	[pc, r1]
 800376e:	8107      	.short	0x8107
 8003770:	81158181 	.word	0x81158181
 8003774:	81248181 	.word	0x81248181
 8003778:	8181      	.short	0x8181
 800377a:	34          	.byte	0x34
 800377b:	00          	.byte	0x00
    		case TIM_CHANNEL_1: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_5:GPIO_PIN_0,	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF1_TIM2); break;
 800377c:	b153      	cbz	r3, 8003794 <BSP_TIMER_enable_PWM+0x130>
 800377e:	2120      	movs	r1, #32
 8003780:	2301      	movs	r3, #1
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	2202      	movs	r2, #2
 8003786:	9200      	str	r2, [sp, #0]
 8003788:	2300      	movs	r3, #0
 800378a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800378e:	f7ff f975 	bl	8002a7c <BSP_GPIO_pin_config>
 8003792:	e06d      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 8003794:	2101      	movs	r1, #1
 8003796:	e7f3      	b.n	8003780 <BSP_TIMER_enable_PWM+0x11c>
    		case TIM_CHANNEL_2: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_3:GPIO_PIN_1,	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF1_TIM2); break;
 8003798:	b14b      	cbz	r3, 80037ae <BSP_TIMER_enable_PWM+0x14a>
 800379a:	4864      	ldr	r0, [pc, #400]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 800379c:	2108      	movs	r1, #8
 800379e:	2301      	movs	r3, #1
 80037a0:	9301      	str	r3, [sp, #4]
 80037a2:	2202      	movs	r2, #2
 80037a4:	9200      	str	r2, [sp, #0]
 80037a6:	2300      	movs	r3, #0
 80037a8:	f7ff f968 	bl	8002a7c <BSP_GPIO_pin_config>
 80037ac:	e060      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80037ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037b2:	2102      	movs	r1, #2
 80037b4:	e7f3      	b.n	800379e <BSP_TIMER_enable_PWM+0x13a>
    		case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_9:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF10_TIM2:GPIO_AF1_TIM2); break;
 80037b6:	b15b      	cbz	r3, 80037d0 <BSP_TIMER_enable_PWM+0x16c>
 80037b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80037bc:	230a      	movs	r3, #10
 80037be:	9301      	str	r3, [sp, #4]
 80037c0:	2202      	movs	r2, #2
 80037c2:	9200      	str	r2, [sp, #0]
 80037c4:	2300      	movs	r3, #0
 80037c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ca:	f7ff f957 	bl	8002a7c <BSP_GPIO_pin_config>
 80037ce:	e04f      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80037d0:	2104      	movs	r1, #4
 80037d2:	2301      	movs	r3, #1
 80037d4:	e7f3      	b.n	80037be <BSP_TIMER_enable_PWM+0x15a>
    		case TIM_CHANNEL_4: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_10:GPIO_PIN_3,	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF10_TIM2:GPIO_AF1_TIM2); break;
 80037d6:	b15b      	cbz	r3, 80037f0 <BSP_TIMER_enable_PWM+0x18c>
 80037d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037dc:	230a      	movs	r3, #10
 80037de:	9301      	str	r3, [sp, #4]
 80037e0:	2202      	movs	r2, #2
 80037e2:	9200      	str	r2, [sp, #0]
 80037e4:	2300      	movs	r3, #0
 80037e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ea:	f7ff f947 	bl	8002a7c <BSP_GPIO_pin_config>
 80037ee:	e03f      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80037f0:	2108      	movs	r1, #8
 80037f2:	2301      	movs	r3, #1
 80037f4:	e7f3      	b.n	80037de <BSP_TIMER_enable_PWM+0x17a>
    	switch(TIM_CHANNEL_x)
 80037f6:	290c      	cmp	r1, #12
 80037f8:	d83a      	bhi.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80037fa:	e8df f001 	tbb	[pc, r1]
 80037fe:	3907      	.short	0x3907
 8003800:	39153939 	.word	0x39153939
 8003804:	39223939 	.word	0x39223939
 8003808:	3939      	.short	0x3939
 800380a:	2b          	.byte	0x2b
 800380b:	00          	.byte	0x00
    		case TIM_CHANNEL_1: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_4:GPIO_PIN_6, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 800380c:	b143      	cbz	r3, 8003820 <BSP_TIMER_enable_PWM+0x1bc>
 800380e:	4847      	ldr	r0, [pc, #284]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 8003810:	2110      	movs	r1, #16
 8003812:	2202      	movs	r2, #2
 8003814:	9201      	str	r2, [sp, #4]
 8003816:	9200      	str	r2, [sp, #0]
 8003818:	2300      	movs	r3, #0
 800381a:	f7ff f92f 	bl	8002a7c <BSP_GPIO_pin_config>
 800381e:	e027      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 8003820:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003824:	2140      	movs	r1, #64	@ 0x40
 8003826:	e7f4      	b.n	8003812 <BSP_TIMER_enable_PWM+0x1ae>
    		case TIM_CHANNEL_2: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_7:GPIO_PIN_4, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 8003828:	b14b      	cbz	r3, 800383e <BSP_TIMER_enable_PWM+0x1da>
 800382a:	2180      	movs	r1, #128	@ 0x80
 800382c:	2202      	movs	r2, #2
 800382e:	9201      	str	r2, [sp, #4]
 8003830:	9200      	str	r2, [sp, #0]
 8003832:	2300      	movs	r3, #0
 8003834:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003838:	f7ff f920 	bl	8002a7c <BSP_GPIO_pin_config>
 800383c:	e018      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 800383e:	2110      	movs	r1, #16
 8003840:	e7f4      	b.n	800382c <BSP_TIMER_enable_PWM+0x1c8>
    		case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOB, 				GPIO_PIN_0, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 8003842:	2202      	movs	r2, #2
 8003844:	9201      	str	r2, [sp, #4]
 8003846:	9200      	str	r2, [sp, #0]
 8003848:	2300      	movs	r3, #0
 800384a:	2101      	movs	r1, #1
 800384c:	4837      	ldr	r0, [pc, #220]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 800384e:	f7ff f915 	bl	8002a7c <BSP_GPIO_pin_config>
 8003852:	e00d      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    		case TIM_CHANNEL_4: BSP_GPIO_pin_config(GPIOB, 				GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 8003854:	2202      	movs	r2, #2
 8003856:	9201      	str	r2, [sp, #4]
 8003858:	9200      	str	r2, [sp, #0]
 800385a:	2300      	movs	r3, #0
 800385c:	2180      	movs	r1, #128	@ 0x80
 800385e:	4833      	ldr	r0, [pc, #204]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 8003860:	f7ff f90c 	bl	8002a7c <BSP_GPIO_pin_config>
 8003864:	e004      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
    	switch(TIM_CHANNEL_x)
 8003866:	2904      	cmp	r1, #4
 8003868:	d038      	beq.n	80038dc <BSP_TIMER_enable_PWM+0x278>
 800386a:	2908      	cmp	r1, #8
 800386c:	d047      	beq.n	80038fe <BSP_TIMER_enable_PWM+0x29a>
 800386e:	b321      	cbz	r1, 80038ba <BSP_TIMER_enable_PWM+0x256>
    TIM_OC_InitTypeDef TIM_OCInitStructure = {0};
 8003870:	2300      	movs	r3, #0
 8003872:	9303      	str	r3, [sp, #12]
 8003874:	9304      	str	r3, [sp, #16]
 8003876:	9305      	str	r3, [sp, #20]
 8003878:	9306      	str	r3, [sp, #24]
 800387a:	9307      	str	r3, [sp, #28]
 800387c:	9308      	str	r3, [sp, #32]
 800387e:	9309      	str	r3, [sp, #36]	@ 0x24
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8003880:	2360      	movs	r3, #96	@ 0x60
 8003882:	9303      	str	r3, [sp, #12]
	HAL_TIM_PWM_Init(&structure_handles[timer_id]);
 8003884:	234c      	movs	r3, #76	@ 0x4c
 8003886:	4e2b      	ldr	r6, [pc, #172]	@ (8003934 <BSP_TIMER_enable_PWM+0x2d0>)
 8003888:	fb03 6605 	mla	r6, r3, r5, r6
 800388c:	4630      	mov	r0, r6
 800388e:	f003 fb89 	bl	8006fa4 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_ConfigChannel(&structure_handles[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003892:	4622      	mov	r2, r4
 8003894:	a903      	add	r1, sp, #12
 8003896:	4630      	mov	r0, r6
 8003898:	f003 fbfa 	bl	8007090 <HAL_TIM_PWM_ConfigChannel>
	if(negative_channel)
 800389c:	f1b8 0f00 	cmp.w	r8, #0
 80038a0:	d03f      	beq.n	8003922 <BSP_TIMER_enable_PWM+0x2be>
		HAL_TIMEx_PWMN_Start(&structure_handles[timer_id], TIM_CHANNEL_x);
 80038a2:	4621      	mov	r1, r4
 80038a4:	4630      	mov	r0, r6
 80038a6:	f003 fdbf 	bl	8007428 <HAL_TIMEx_PWMN_Start>
	BSP_TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 80038aa:	463a      	mov	r2, r7
 80038ac:	4621      	mov	r1, r4
 80038ae:	4628      	mov	r0, r5
 80038b0:	f7ff fe86 	bl	80035c0 <BSP_TIMER_set_duty>
}
 80038b4:	b00a      	add	sp, #40	@ 0x28
 80038b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	    case TIM_CHANNEL_1: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_6:GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF2_TIM4:GPIO_AF10_TIM4); break;
 80038ba:	b14b      	cbz	r3, 80038d0 <BSP_TIMER_enable_PWM+0x26c>
 80038bc:	2140      	movs	r1, #64	@ 0x40
 80038be:	481b      	ldr	r0, [pc, #108]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 80038c0:	2302      	movs	r3, #2
 80038c2:	9301      	str	r3, [sp, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	9200      	str	r2, [sp, #0]
 80038c8:	2300      	movs	r3, #0
 80038ca:	f7ff f8d7 	bl	8002a7c <BSP_GPIO_pin_config>
 80038ce:	e7cf      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80038d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80038d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038d8:	230a      	movs	r3, #10
 80038da:	e7f2      	b.n	80038c2 <BSP_TIMER_enable_PWM+0x25e>
    	    case TIM_CHANNEL_2: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_7:GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF2_TIM4:GPIO_AF10_TIM4); break;
 80038dc:	b14b      	cbz	r3, 80038f2 <BSP_TIMER_enable_PWM+0x28e>
 80038de:	2180      	movs	r1, #128	@ 0x80
 80038e0:	4812      	ldr	r0, [pc, #72]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 80038e2:	2302      	movs	r3, #2
 80038e4:	9301      	str	r3, [sp, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	9200      	str	r2, [sp, #0]
 80038ea:	2300      	movs	r3, #0
 80038ec:	f7ff f8c6 	bl	8002a7c <BSP_GPIO_pin_config>
 80038f0:	e7be      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 80038f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80038f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038fa:	230a      	movs	r3, #10
 80038fc:	e7f2      	b.n	80038e4 <BSP_TIMER_enable_PWM+0x280>
    	    case TIM_CHANNEL_3: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_8:GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF2_TIM4:GPIO_AF10_TIM4); break;
 80038fe:	b153      	cbz	r3, 8003916 <BSP_TIMER_enable_PWM+0x2b2>
 8003900:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003904:	4809      	ldr	r0, [pc, #36]	@ (800392c <BSP_TIMER_enable_PWM+0x2c8>)
 8003906:	2302      	movs	r3, #2
 8003908:	9301      	str	r3, [sp, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	9200      	str	r2, [sp, #0]
 800390e:	2300      	movs	r3, #0
 8003910:	f7ff f8b4 	bl	8002a7c <BSP_GPIO_pin_config>
 8003914:	e7ac      	b.n	8003870 <BSP_TIMER_enable_PWM+0x20c>
 8003916:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800391a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800391e:	230a      	movs	r3, #10
 8003920:	e7f2      	b.n	8003908 <BSP_TIMER_enable_PWM+0x2a4>
		HAL_TIM_PWM_Start(&structure_handles[timer_id], TIM_CHANNEL_x);
 8003922:	4621      	mov	r1, r4
 8003924:	4630      	mov	r0, r6
 8003926:	f003 fc5f 	bl	80071e8 <HAL_TIM_PWM_Start>
 800392a:	e7be      	b.n	80038aa <BSP_TIMER_enable_PWM+0x246>
 800392c:	48000400 	.word	0x48000400
 8003930:	48001400 	.word	0x48001400
 8003934:	200005b8 	.word	0x200005b8

08003938 <TIMER1_user_handler_it>:
 * Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
 */
__weak void TIMER1_user_handler_it(void)
{

}
 8003938:	4770      	bx	lr

0800393a <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{

}
 800393a:	4770      	bx	lr

0800393c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{

}
 800393c:	4770      	bx	lr

0800393e <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{

}
 800393e:	4770      	bx	lr

08003940 <TIMER6_user_handler_it>:


__weak void TIMER6_user_handler_it(void)
{
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
}
 8003940:	4770      	bx	lr
	...

08003944 <TIM1_UP_TIM16_IRQHandler>:
 * @brief 	Routine d'interruption appelée AUTOMATIQUEMENT lorsque le timer 1 arrive a écheance.
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_TIM16_IRQHandler(void){
 8003944:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003946:	4b06      	ldr	r3, [pc, #24]	@ (8003960 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	f012 0f01 	tst.w	r2, #1
 8003950:	d100      	bne.n	8003954 <TIM1_UP_TIM16_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 8003952:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003954:	f06f 0201 	mvn.w	r2, #1
 8003958:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800395a:	f7ff ffed 	bl	8003938 <TIMER1_user_handler_it>
}
 800395e:	e7f8      	b.n	8003952 <TIM1_UP_TIM16_IRQHandler+0xe>
 8003960:	200005b8 	.word	0x200005b8

08003964 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003964:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003966:	4b06      	ldr	r3, [pc, #24]	@ (8003980 <TIM2_IRQHandler+0x1c>)
 8003968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	f012 0f01 	tst.w	r2, #1
 8003970:	d100      	bne.n	8003974 <TIM2_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 8003972:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003974:	f06f 0201 	mvn.w	r2, #1
 8003978:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800397a:	f7ff ffde 	bl	800393a <TIMER2_user_handler_it>
}
 800397e:	e7f8      	b.n	8003972 <TIM2_IRQHandler+0xe>
 8003980:	200005b8 	.word	0x200005b8

08003984 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003984:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003986:	4b07      	ldr	r3, [pc, #28]	@ (80039a4 <TIM3_IRQHandler+0x20>)
 8003988:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800398c:	68da      	ldr	r2, [r3, #12]
 800398e:	f012 0f01 	tst.w	r2, #1
 8003992:	d100      	bne.n	8003996 <TIM3_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 8003994:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003996:	f06f 0201 	mvn.w	r2, #1
 800399a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800399c:	f7ff ffce 	bl	800393c <TIMER3_user_handler_it>
}
 80039a0:	e7f8      	b.n	8003994 <TIM3_IRQHandler+0x10>
 80039a2:	bf00      	nop
 80039a4:	200005b8 	.word	0x200005b8

080039a8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80039a8:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80039aa:	4b07      	ldr	r3, [pc, #28]	@ (80039c8 <TIM4_IRQHandler+0x20>)
 80039ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	f012 0f01 	tst.w	r2, #1
 80039b6:	d100      	bne.n	80039ba <TIM4_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 80039b8:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80039ba:	f06f 0201 	mvn.w	r2, #1
 80039be:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80039c0:	f7ff ffbd 	bl	800393e <TIMER4_user_handler_it>
}
 80039c4:	e7f8      	b.n	80039b8 <TIM4_IRQHandler+0x10>
 80039c6:	bf00      	nop
 80039c8:	200005b8 	.word	0x200005b8

080039cc <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 80039cc:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER6_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80039ce:	4b07      	ldr	r3, [pc, #28]	@ (80039ec <TIM6_DAC_IRQHandler+0x20>)
 80039d0:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	f012 0f01 	tst.w	r2, #1
 80039da:	d100      	bne.n	80039de <TIM6_DAC_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}

}
 80039dc:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80039de:	f06f 0201 	mvn.w	r2, #1
 80039e2:	611a      	str	r2, [r3, #16]
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80039e4:	f7ff ffac 	bl	8003940 <TIMER6_user_handler_it>
}
 80039e8:	e7f8      	b.n	80039dc <TIM6_DAC_IRQHandler+0x10>
 80039ea:	bf00      	nop
 80039ec:	200005b8 	.word	0x200005b8

080039f0 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80039f0:	2800      	cmp	r0, #0
 80039f2:	db07      	blt.n	8003a04 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039f4:	f000 021f 	and.w	r2, r0, #31
 80039f8:	0940      	lsrs	r0, r0, #5
 80039fa:	2301      	movs	r3, #1
 80039fc:	4093      	lsls	r3, r2
 80039fe:	4a02      	ldr	r2, [pc, #8]	@ (8003a08 <__NVIC_EnableIRQ+0x18>)
 8003a00:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003a0c:	2800      	cmp	r0, #0
 8003a0e:	db0c      	blt.n	8003a2a <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a10:	f000 021f 	and.w	r2, r0, #31
 8003a14:	0940      	lsrs	r0, r0, #5
 8003a16:	2301      	movs	r3, #1
 8003a18:	4093      	lsls	r3, r2
 8003a1a:	3020      	adds	r0, #32
 8003a1c:	4a03      	ldr	r2, [pc, #12]	@ (8003a2c <__NVIC_DisableIRQ+0x20>)
 8003a1e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a26:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003a2a:	4770      	bx	lr
 8003a2c:	e000e100 	.word	0xe000e100

08003a30 <BSP_UART_data_ready>:
 *
 * @param uart_id ID de l'uart concerné
 * @ret bool true si des caractères sont disponibles, false sinon
 */
bool BSP_UART_data_ready(uart_id_t uart_id)
{
 8003a30:	b508      	push	{r3, lr}
	assert(uart_id < UART_ID_NB);
 8003a32:	2801      	cmp	r0, #1
 8003a34:	d802      	bhi.n	8003a3c <BSP_UART_data_ready+0xc>
	return buffer_rx_data_ready[uart_id];
 8003a36:	4b04      	ldr	r3, [pc, #16]	@ (8003a48 <BSP_UART_data_ready+0x18>)
 8003a38:	5c18      	ldrb	r0, [r3, r0]
}
 8003a3a:	bd08      	pop	{r3, pc}
	assert(uart_id < UART_ID_NB);
 8003a3c:	4b03      	ldr	r3, [pc, #12]	@ (8003a4c <BSP_UART_data_ready+0x1c>)
 8003a3e:	4a04      	ldr	r2, [pc, #16]	@ (8003a50 <BSP_UART_data_ready+0x20>)
 8003a40:	2182      	movs	r1, #130	@ 0x82
 8003a42:	4804      	ldr	r0, [pc, #16]	@ (8003a54 <BSP_UART_data_ready+0x24>)
 8003a44:	f004 ff2e 	bl	80088a4 <__assert_func>
 8003a48:	20000740 	.word	0x20000740
 8003a4c:	0800cc14 	.word	0x0800cc14
 8003a50:	0800cc94 	.word	0x0800cc94
 8003a54:	0800cc2c 	.word	0x0800cc2c

08003a58 <BSP_UART_get_next_byte>:
 * @param uart_id ID de l'uart concerné
 * @return uint8_t le dernier caractère reçu? Ou 0 si rien n'a été reçu
 * @post Le caractère lu est retiré du buffer de réception
 */
uint8_t BSP_UART_get_next_byte(uart_id_t uart_id)
{
 8003a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003a5a:	2801      	cmp	r0, #1
 8003a5c:	d806      	bhi.n	8003a6c <BSP_UART_get_next_byte+0x14>
 8003a5e:	4604      	mov	r4, r0

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que BSP_UART_data_ready() avant d'appeler UART_get_next_byte()
 8003a60:	4b15      	ldr	r3, [pc, #84]	@ (8003ab8 <BSP_UART_get_next_byte+0x60>)
 8003a62:	5c1b      	ldrb	r3, [r3, r0]
 8003a64:	b943      	cbnz	r3, 8003a78 <BSP_UART_get_next_byte+0x20>
		return 0;
 8003a66:	2500      	movs	r5, #0
	NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
		buffer_rx_data_ready[uart_id] = false;
	NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
	return ret;
}
 8003a68:	4628      	mov	r0, r5
 8003a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	assert(uart_id < UART_ID_NB);
 8003a6c:	4b13      	ldr	r3, [pc, #76]	@ (8003abc <BSP_UART_get_next_byte+0x64>)
 8003a6e:	4a14      	ldr	r2, [pc, #80]	@ (8003ac0 <BSP_UART_get_next_byte+0x68>)
 8003a70:	21a5      	movs	r1, #165	@ 0xa5
 8003a72:	4814      	ldr	r0, [pc, #80]	@ (8003ac4 <BSP_UART_get_next_byte+0x6c>)
 8003a74:	f004 ff16 	bl	80088a4 <__assert_func>
	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003a78:	4e13      	ldr	r6, [pc, #76]	@ (8003ac8 <BSP_UART_get_next_byte+0x70>)
 8003a7a:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
 8003a7e:	4a13      	ldr	r2, [pc, #76]	@ (8003acc <BSP_UART_get_next_byte+0x74>)
 8003a80:	eb02 12c0 	add.w	r2, r2, r0, lsl #7
 8003a84:	5cd5      	ldrb	r5, [r2, r3]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003a86:	3301      	adds	r3, #1
 8003a88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a8c:	f846 3020 	str.w	r3, [r6, r0, lsl #2]
	NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 8003a90:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad0 <BSP_UART_get_next_byte+0x78>)
 8003a92:	561f      	ldrsb	r7, [r3, r0]
 8003a94:	4638      	mov	r0, r7
 8003a96:	f7ff ffb9 	bl	8003a0c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad4 <BSP_UART_get_next_byte+0x7c>)
 8003a9c:	5d1a      	ldrb	r2, [r3, r4]
 8003a9e:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d003      	beq.n	8003aae <BSP_UART_get_next_byte+0x56>
	NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003aa6:	4638      	mov	r0, r7
 8003aa8:	f7ff ffa2 	bl	80039f0 <__NVIC_EnableIRQ>
	return ret;
 8003aac:	e7dc      	b.n	8003a68 <BSP_UART_get_next_byte+0x10>
		buffer_rx_data_ready[uart_id] = false;
 8003aae:	4b02      	ldr	r3, [pc, #8]	@ (8003ab8 <BSP_UART_get_next_byte+0x60>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	551a      	strb	r2, [r3, r4]
 8003ab4:	e7f7      	b.n	8003aa6 <BSP_UART_get_next_byte+0x4e>
 8003ab6:	bf00      	nop
 8003ab8:	20000740 	.word	0x20000740
 8003abc:	0800cc14 	.word	0x0800cc14
 8003ac0:	0800cc7c 	.word	0x0800cc7c
 8003ac4:	0800cc2c 	.word	0x0800cc2c
 8003ac8:	20000744 	.word	0x20000744
 8003acc:	20000750 	.word	0x20000750
 8003ad0:	0800cca8 	.word	0x0800cca8
 8003ad4:	2000074c 	.word	0x2000074c

08003ad8 <BSP_UART_putc>:
 *
 * @param	c : le caractere a envoyer
 * @param	uart_id UART1_ID, UART2_ID
 */
void BSP_UART_putc(uart_id_t uart_id, uint8_t c)
 {
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	f88d 1007 	strb.w	r1, [sp, #7]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003ae0:	2801      	cmp	r0, #1
 8003ae2:	d81b      	bhi.n	8003b1c <BSP_UART_putc+0x44>
 8003ae4:	4605      	mov	r5, r0
	if(uart_initialized[uart_id])
 8003ae6:	4b11      	ldr	r3, [pc, #68]	@ (8003b2c <BSP_UART_putc+0x54>)
 8003ae8:	5c1b      	ldrb	r3, [r3, r0]
 8003aea:	b1ab      	cbz	r3, 8003b18 <BSP_UART_putc+0x40>
	{
		do
		{
			NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 8003aec:	4b10      	ldr	r3, [pc, #64]	@ (8003b30 <BSP_UART_putc+0x58>)
 8003aee:	575e      	ldrsb	r6, [r3, r5]
 8003af0:	4630      	mov	r0, r6
 8003af2:	f7ff ff8b 	bl	8003a0c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit(&structure_handles[uart_id], &c, 1, UART_TIMEOUT);
 8003af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003afa:	2201      	movs	r2, #1
 8003afc:	f10d 0107 	add.w	r1, sp, #7
 8003b00:	2494      	movs	r4, #148	@ 0x94
 8003b02:	480c      	ldr	r0, [pc, #48]	@ (8003b34 <BSP_UART_putc+0x5c>)
 8003b04:	fb04 0005 	mla	r0, r4, r5, r0
 8003b08:	f004 fc74 	bl	80083f4 <HAL_UART_Transmit>
 8003b0c:	4604      	mov	r4, r0
			NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003b0e:	4630      	mov	r0, r6
 8003b10:	f7ff ff6e 	bl	80039f0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003b14:	2c02      	cmp	r4, #2
 8003b16:	d0e9      	beq.n	8003aec <BSP_UART_putc+0x14>
	}
}
 8003b18:	b002      	add	sp, #8
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}
	assert(uart_id < UART_ID_NB);
 8003b1c:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <BSP_UART_putc+0x60>)
 8003b1e:	4a07      	ldr	r2, [pc, #28]	@ (8003b3c <BSP_UART_putc+0x64>)
 8003b20:	f240 110f 	movw	r1, #271	@ 0x10f
 8003b24:	4806      	ldr	r0, [pc, #24]	@ (8003b40 <BSP_UART_putc+0x68>)
 8003b26:	f004 febd 	bl	80088a4 <__assert_func>
 8003b2a:	bf00      	nop
 8003b2c:	2000073c 	.word	0x2000073c
 8003b30:	0800cca8 	.word	0x0800cca8
 8003b34:	20000850 	.word	0x20000850
 8003b38:	0800cc14 	.word	0x0800cc14
 8003b3c:	0800cc6c 	.word	0x0800cc6c
 8003b40:	0800cc2c 	.word	0x0800cc2c

08003b44 <BSP_UART_init>:
 * 				USART2 : Rx=PA3 et Tx=PA2 		ou avec remap : Rx=PA15 et Tx=PA14	ou Rx=PB4 et Tx=PB3
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void BSP_UART_init(uart_id_t uart_id, uint32_t baudrate)
{
 8003b44:	b570      	push	{r4, r5, r6, lr}
	assert(baudrate > 1000);
 8003b46:	f5b1 7f7a 	cmp.w	r1, #1000	@ 0x3e8
 8003b4a:	d962      	bls.n	8003c12 <BSP_UART_init+0xce>
 8003b4c:	4605      	mov	r5, r0
	assert(uart_id < UART_ID_NB);
 8003b4e:	2801      	cmp	r0, #1
 8003b50:	d866      	bhi.n	8003c20 <BSP_UART_init+0xdc>

	buffer_rx_read_index[uart_id] = 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	4a3c      	ldr	r2, [pc, #240]	@ (8003c48 <BSP_UART_init+0x104>)
 8003b56:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003b5a:	4a3c      	ldr	r2, [pc, #240]	@ (8003c4c <BSP_UART_init+0x108>)
 8003b5c:	5413      	strb	r3, [r2, r0]
	buffer_rx_data_ready[uart_id] = false;
 8003b5e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c50 <BSP_UART_init+0x10c>)
 8003b60:	5413      	strb	r3, [r2, r0]
		- OverSampling: enable
		- One bit sampling: disable
		- Prescaler: DIV1
		- Advance features: disabled
	*/
	structure_handles[uart_id].Instance = (USART_TypeDef*)instances_array[uart_id];
 8003b62:	4a3c      	ldr	r2, [pc, #240]	@ (8003c54 <BSP_UART_init+0x110>)
 8003b64:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8003b68:	483b      	ldr	r0, [pc, #236]	@ (8003c58 <BSP_UART_init+0x114>)
 8003b6a:	2294      	movs	r2, #148	@ 0x94
 8003b6c:	fb05 f202 	mul.w	r2, r5, r2
 8003b70:	1884      	adds	r4, r0, r2
 8003b72:	5086      	str	r6, [r0, r2]
	structure_handles[uart_id].Init.BaudRate = baudrate;
 8003b74:	6061      	str	r1, [r4, #4]
	structure_handles[uart_id].Init.WordLength = UART_WORDLENGTH_8B;
 8003b76:	60a3      	str	r3, [r4, #8]
	structure_handles[uart_id].Init.StopBits = UART_STOPBITS_1;
 8003b78:	60e3      	str	r3, [r4, #12]
	structure_handles[uart_id].Init.Parity = UART_PARITY_NONE;
 8003b7a:	6123      	str	r3, [r4, #16]
	structure_handles[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b7c:	61a3      	str	r3, [r4, #24]
	structure_handles[uart_id].Init.Mode = UART_MODE_TX_RX;
 8003b7e:	220c      	movs	r2, #12
 8003b80:	6162      	str	r2, [r4, #20]
	structure_handles[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;
 8003b82:	61e3      	str	r3, [r4, #28]
	structure_handles[uart_id].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b84:	6223      	str	r3, [r4, #32]
	structure_handles[uart_id].Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003b86:	6263      	str	r3, [r4, #36]	@ 0x24
	structure_handles[uart_id].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b88:	62a3      	str	r3, [r4, #40]	@ 0x28

	if (HAL_UART_Init(&structure_handles[uart_id]) != HAL_OK)
 8003b8a:	4620      	mov	r0, r4
 8003b8c:	f004 fd00 	bl	8008590 <HAL_UART_Init>
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d14c      	bne.n	8003c2e <BSP_UART_init+0xea>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&structure_handles[uart_id], UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003b94:	2100      	movs	r1, #0
 8003b96:	4620      	mov	r0, r4
 8003b98:	f004 fe3a 	bl	8008810 <HAL_UARTEx_SetTxFifoThreshold>
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	d149      	bne.n	8003c34 <BSP_UART_init+0xf0>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&structure_handles[uart_id], UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	4620      	mov	r0, r4
 8003ba4:	f004 fe59 	bl	800885a <HAL_UARTEx_SetRxFifoThreshold>
 8003ba8:	2800      	cmp	r0, #0
 8003baa:	d146      	bne.n	8003c3a <BSP_UART_init+0xf6>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_DisableFifoMode(&structure_handles[uart_id]) != HAL_OK)
 8003bac:	4620      	mov	r0, r4
 8003bae:	f004 fe10 	bl	80087d2 <HAL_UARTEx_DisableFifoMode>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d144      	bne.n	8003c40 <BSP_UART_init+0xfc>
	{
		Error_Handler();
	}

	/* Interrupt Init */
	HAL_NVIC_SetPriority(nvic_IRQ_array[uart_id], 1, 1);
 8003bb6:	4b29      	ldr	r3, [pc, #164]	@ (8003c5c <BSP_UART_init+0x118>)
 8003bb8:	575e      	ldrsb	r6, [r3, r5]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4630      	mov	r0, r6
 8003bc0:	f001 fc34 	bl	800542c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	f001 fc41 	bl	800544c <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&structure_handles[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 8003bca:	4b20      	ldr	r3, [pc, #128]	@ (8003c4c <BSP_UART_init+0x108>)
 8003bcc:	5d5b      	ldrb	r3, [r3, r5]
 8003bce:	eb03 13c5 	add.w	r3, r3, r5, lsl #7
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	4922      	ldr	r1, [pc, #136]	@ (8003c60 <BSP_UART_init+0x11c>)
 8003bd6:	4419      	add	r1, r3
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f004 fdab 	bl	8008734 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003bde:	4c21      	ldr	r4, [pc, #132]	@ (8003c64 <BSP_UART_init+0x120>)
 8003be0:	6820      	ldr	r0, [r4, #0]
 8003be2:	2300      	movs	r3, #0
 8003be4:	2202      	movs	r2, #2
 8003be6:	4619      	mov	r1, r3
 8003be8:	6880      	ldr	r0, [r0, #8]
 8003bea:	f005 fccb 	bl	8009584 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003bee:	6820      	ldr	r0, [r4, #0]
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	68c0      	ldr	r0, [r0, #12]
 8003bf8:	f005 fcc4 	bl	8009584 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003bfc:	6820      	ldr	r0, [r4, #0]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	2202      	movs	r2, #2
 8003c02:	4619      	mov	r1, r3
 8003c04:	6840      	ldr	r0, [r0, #4]
 8003c06:	f005 fcbd 	bl	8009584 <setvbuf>

	uart_initialized[uart_id] = true;
 8003c0a:	4b17      	ldr	r3, [pc, #92]	@ (8003c68 <BSP_UART_init+0x124>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	555a      	strb	r2, [r3, r5]
}
 8003c10:	bd70      	pop	{r4, r5, r6, pc}
	assert(baudrate > 1000);
 8003c12:	4b16      	ldr	r3, [pc, #88]	@ (8003c6c <BSP_UART_init+0x128>)
 8003c14:	4a16      	ldr	r2, [pc, #88]	@ (8003c70 <BSP_UART_init+0x12c>)
 8003c16:	f240 114b 	movw	r1, #331	@ 0x14b
 8003c1a:	4816      	ldr	r0, [pc, #88]	@ (8003c74 <BSP_UART_init+0x130>)
 8003c1c:	f004 fe42 	bl	80088a4 <__assert_func>
	assert(uart_id < UART_ID_NB);
 8003c20:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <BSP_UART_init+0x134>)
 8003c22:	4a13      	ldr	r2, [pc, #76]	@ (8003c70 <BSP_UART_init+0x12c>)
 8003c24:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8003c28:	4812      	ldr	r0, [pc, #72]	@ (8003c74 <BSP_UART_init+0x130>)
 8003c2a:	f004 fe3b 	bl	80088a4 <__assert_func>
		Error_Handler();
 8003c2e:	f7ff faff 	bl	8003230 <Error_Handler>
 8003c32:	e7af      	b.n	8003b94 <BSP_UART_init+0x50>
		Error_Handler();
 8003c34:	f7ff fafc 	bl	8003230 <Error_Handler>
 8003c38:	e7b2      	b.n	8003ba0 <BSP_UART_init+0x5c>
		Error_Handler();
 8003c3a:	f7ff faf9 	bl	8003230 <Error_Handler>
 8003c3e:	e7b5      	b.n	8003bac <BSP_UART_init+0x68>
		Error_Handler();
 8003c40:	f7ff faf6 	bl	8003230 <Error_Handler>
 8003c44:	e7b7      	b.n	8003bb6 <BSP_UART_init+0x72>
 8003c46:	bf00      	nop
 8003c48:	20000744 	.word	0x20000744
 8003c4c:	2000074c 	.word	0x2000074c
 8003c50:	20000740 	.word	0x20000740
 8003c54:	0800ccac 	.word	0x0800ccac
 8003c58:	20000850 	.word	0x20000850
 8003c5c:	0800cca8 	.word	0x0800cca8
 8003c60:	20000750 	.word	0x20000750
 8003c64:	20000024 	.word	0x20000024
 8003c68:	2000073c 	.word	0x2000073c
 8003c6c:	0800cc4c 	.word	0x0800cc4c
 8003c70:	0800cc5c 	.word	0x0800cc5c
 8003c74:	0800cc2c 	.word	0x0800cc2c
 8003c78:	0800cc14 	.word	0x0800cc14

08003c7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uart_handle)
{
 8003c7c:	b530      	push	{r4, r5, lr}
 8003c7e:	b099      	sub	sp, #100	@ 0x64
 8003c80:	4604      	mov	r4, r0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c82:	2244      	movs	r2, #68	@ 0x44
 8003c84:	2100      	movs	r1, #0
 8003c86:	a807      	add	r0, sp, #28
 8003c88:	f005 fe28 	bl	80098dc <memset>

	if(uart_handle->Instance==USART1)
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003d48 <HAL_UART_MspInit+0xcc>)
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d005      	beq.n	8003ca0 <HAL_UART_MspInit+0x24>
#endif
		/* UART1 clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
	}

	if(uart_handle->Instance==USART2)
 8003c94:	6822      	ldr	r2, [r4, #0]
 8003c96:	4b2d      	ldr	r3, [pc, #180]	@ (8003d4c <HAL_UART_MspInit+0xd0>)
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d02a      	beq.n	8003cf2 <HAL_UART_MspInit+0x76>
#endif

		/* UART2 clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
	}
}
 8003c9c:	b019      	add	sp, #100	@ 0x64
 8003c9e:	bd30      	pop	{r4, r5, pc}
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	9307      	str	r3, [sp, #28]
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ca4:	a807      	add	r0, sp, #28
 8003ca6:	f002 fb57 	bl	8006358 <HAL_RCCEx_PeriphCLKConfig>
 8003caa:	b9f8      	cbnz	r0, 8003cec <HAL_UART_MspInit+0x70>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8003cac:	4d28      	ldr	r5, [pc, #160]	@ (8003d50 <HAL_UART_MspInit+0xd4>)
 8003cae:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003cb0:	f043 0301 	orr.w	r3, r3, #1
 8003cb4:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8003cb6:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	9303      	str	r3, [sp, #12]
 8003cbe:	9b03      	ldr	r3, [sp, #12]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART1);
 8003cc0:	2307      	movs	r3, #7
 8003cc2:	9301      	str	r3, [sp, #4]
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	2300      	movs	r3, #0
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cd4:	f7fe fed2 	bl	8002a7c <BSP_GPIO_pin_config>
		__HAL_RCC_USART1_CLK_ENABLE();
 8003cd8:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003cda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cde:	662b      	str	r3, [r5, #96]	@ 0x60
 8003ce0:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ce6:	9304      	str	r3, [sp, #16]
 8003ce8:	9b04      	ldr	r3, [sp, #16]
 8003cea:	e7d3      	b.n	8003c94 <HAL_UART_MspInit+0x18>
		  Error_Handler();
 8003cec:	f7ff faa0 	bl	8003230 <Error_Handler>
 8003cf0:	e7dc      	b.n	8003cac <HAL_UART_MspInit+0x30>
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	9307      	str	r3, [sp, #28]
		PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	9309      	str	r3, [sp, #36]	@ 0x24
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cfa:	a807      	add	r0, sp, #28
 8003cfc:	f002 fb2c 	bl	8006358 <HAL_RCCEx_PeriphCLKConfig>
 8003d00:	b9f0      	cbnz	r0, 8003d40 <HAL_UART_MspInit+0xc4>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8003d02:	4c13      	ldr	r4, [pc, #76]	@ (8003d50 <HAL_UART_MspInit+0xd4>)
 8003d04:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d06:	f043 0301 	orr.w	r3, r3, #1
 8003d0a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8003d0c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	9305      	str	r3, [sp, #20]
 8003d14:	9b05      	ldr	r3, [sp, #20]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_2 | GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART2);
 8003d16:	2307      	movs	r3, #7
 8003d18:	9301      	str	r3, [sp, #4]
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	2202      	movs	r2, #2
 8003d22:	210c      	movs	r1, #12
 8003d24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d28:	f7fe fea8 	bl	8002a7c <BSP_GPIO_pin_config>
		__HAL_RCC_USART2_CLK_ENABLE();
 8003d2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d32:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003d34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3a:	9306      	str	r3, [sp, #24]
 8003d3c:	9b06      	ldr	r3, [sp, #24]
}
 8003d3e:	e7ad      	b.n	8003c9c <HAL_UART_MspInit+0x20>
		  Error_Handler();
 8003d40:	f7ff fa76 	bl	8003230 <Error_Handler>
 8003d44:	e7dd      	b.n	8003d02 <HAL_UART_MspInit+0x86>
 8003d46:	bf00      	nop
 8003d48:	40013800 	.word	0x40013800
 8003d4c:	40004400 	.word	0x40004400
 8003d50:	40021000 	.word	0x40021000

08003d54 <USART1_IRQHandler>:

	}
}

void USART1_IRQHandler(void)
{
 8003d54:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART1_ID]);
 8003d56:	4802      	ldr	r0, [pc, #8]	@ (8003d60 <USART1_IRQHandler+0xc>)
 8003d58:	f003 fcb0 	bl	80076bc <HAL_UART_IRQHandler>
}
 8003d5c:	bd08      	pop	{r3, pc}
 8003d5e:	bf00      	nop
 8003d60:	20000850 	.word	0x20000850

08003d64 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003d64:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART2_ID]);
 8003d66:	4802      	ldr	r0, [pc, #8]	@ (8003d70 <USART2_IRQHandler+0xc>)
 8003d68:	f003 fca8 	bl	80076bc <HAL_UART_IRQHandler>
}
 8003d6c:	bd08      	pop	{r3, pc}
 8003d6e:	bf00      	nop
 8003d70:	200008e4 	.word	0x200008e4

08003d74 <HAL_UART_ErrorCallback>:
	callback_uart_rx[uart_id] = cb;
}

#define USART_FLAG_ERRORS (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE | USART_ISR_PE)
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d74:	e002      	b.n	8003d7c <HAL_UART_ErrorCallback+0x8>
	do{
		status = huart->Instance->ISR;
		if (status & USART_ISR_RXNE)
			trash = (uint8_t) (huart->Instance->RDR);
		if (status & USART_FLAG_ERRORS)
			huart->Instance->ICR = USART_FLAG_ERRORS;
 8003d76:	210f      	movs	r1, #15
 8003d78:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8003d7a:	b14b      	cbz	r3, 8003d90 <HAL_UART_ErrorCallback+0x1c>
		status = huart->Instance->ISR;
 8003d7c:	6802      	ldr	r2, [r0, #0]
 8003d7e:	69d3      	ldr	r3, [r2, #28]
		if (status & USART_ISR_RXNE)
 8003d80:	f013 0f20 	tst.w	r3, #32
 8003d84:	d000      	beq.n	8003d88 <HAL_UART_ErrorCallback+0x14>
			trash = (uint8_t) (huart->Instance->RDR);
 8003d86:	6a51      	ldr	r1, [r2, #36]	@ 0x24
		if (status & USART_FLAG_ERRORS)
 8003d88:	f013 030f 	ands.w	r3, r3, #15
 8003d8c:	d0f5      	beq.n	8003d7a <HAL_UART_ErrorCallback+0x6>
 8003d8e:	e7f2      	b.n	8003d76 <HAL_UART_ErrorCallback+0x2>
}
 8003d90:	4770      	bx	lr
	...

08003d94 <HAL_UART_RxCpltCallback>:
 * @post La réception en IT des prochains octets est réactivée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_id_t uart_id;
	if (huart->Instance == USART1)
 8003d94:	6803      	ldr	r3, [r0, #0]
 8003d96:	4a17      	ldr	r2, [pc, #92]	@ (8003df4 <HAL_UART_RxCpltCallback+0x60>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d028      	beq.n	8003dee <HAL_UART_RxCpltCallback+0x5a>
		uart_id = UART1_ID;
	else if (huart->Instance == USART2)
 8003d9c:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d000      	beq.n	8003da6 <HAL_UART_RxCpltCallback+0x12>
 8003da4:	4770      	bx	lr
		uart_id = UART2_ID;
 8003da6:	2201      	movs	r2, #1
{
 8003da8:	b510      	push	{r4, lr}
	else
		return;

	buffer_rx_data_ready[uart_id] = true;
 8003daa:	4614      	mov	r4, r2
 8003dac:	4b12      	ldr	r3, [pc, #72]	@ (8003df8 <HAL_UART_RxCpltCallback+0x64>)
 8003dae:	2101      	movs	r1, #1
 8003db0:	5499      	strb	r1, [r3, r2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003db2:	4812      	ldr	r0, [pc, #72]	@ (8003dfc <HAL_UART_RxCpltCallback+0x68>)
 8003db4:	5c83      	ldrb	r3, [r0, r2]
 8003db6:	440b      	add	r3, r1
 8003db8:	4259      	negs	r1, r3
 8003dba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dbe:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8003dc2:	bf58      	it	pl
 8003dc4:	424b      	negpl	r3, r1
 8003dc6:	5483      	strb	r3, [r0, r2]
	if (callback_uart_rx[uart_id] != NULL)
 8003dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8003e00 <HAL_UART_RxCpltCallback+0x6c>)
 8003dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dce:	b103      	cbz	r3, 8003dd2 <HAL_UART_RxCpltCallback+0x3e>
		callback_uart_rx[uart_id]();
 8003dd0:	4798      	blx	r3
	HAL_UART_Receive_IT(&structure_handles[uart_id], &buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Activation de la réception d'un caractère
 8003dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003dfc <HAL_UART_RxCpltCallback+0x68>)
 8003dd4:	5d1b      	ldrb	r3, [r3, r4]
 8003dd6:	eb03 13c4 	add.w	r3, r3, r4, lsl #7
 8003dda:	2201      	movs	r2, #1
 8003ddc:	4909      	ldr	r1, [pc, #36]	@ (8003e04 <HAL_UART_RxCpltCallback+0x70>)
 8003dde:	4419      	add	r1, r3
 8003de0:	2094      	movs	r0, #148	@ 0x94
 8003de2:	4b09      	ldr	r3, [pc, #36]	@ (8003e08 <HAL_UART_RxCpltCallback+0x74>)
 8003de4:	fb00 3004 	mla	r0, r0, r4, r3
 8003de8:	f004 fca4 	bl	8008734 <HAL_UART_Receive_IT>
}
 8003dec:	bd10      	pop	{r4, pc}
		uart_id = UART1_ID;
 8003dee:	2200      	movs	r2, #0
 8003df0:	e7da      	b.n	8003da8 <HAL_UART_RxCpltCallback+0x14>
 8003df2:	bf00      	nop
 8003df4:	40013800 	.word	0x40013800
 8003df8:	20000740 	.word	0x20000740
 8003dfc:	2000074c 	.word	0x2000074c
 8003e00:	20000734 	.word	0x20000734
 8003e04:	20000750 	.word	0x20000750
 8003e08:	20000850 	.word	0x20000850

08003e0c <ILI9341_SendCommand>:
}

/**
 * @brief  Envoie la commande souhaitée sur le bus SPI
 */
void ILI9341_SendCommand(uint8_t data) {
 8003e0c:	b510      	push	{r4, lr}
 8003e0e:	4604      	mov	r4, r0
	ILI9341_WRX_RESET();
 8003e10:	2200      	movs	r2, #0
 8003e12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e1a:	f001 fe01 	bl	8005a20 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2110      	movs	r1, #16
 8003e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e26:	f001 fdfb 	bl	8005a20 <HAL_GPIO_WritePin>
	BSP_SPI_WriteNoRegister(ILI9341_SPI,data);
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	4804      	ldr	r0, [pc, #16]	@ (8003e40 <ILI9341_SendCommand+0x34>)
 8003e2e:	f7ff f907 	bl	8003040 <BSP_SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003e32:	2201      	movs	r2, #1
 8003e34:	2110      	movs	r1, #16
 8003e36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e3a:	f001 fdf1 	bl	8005a20 <HAL_GPIO_WritePin>
}
 8003e3e:	bd10      	pop	{r4, pc}
 8003e40:	40013000 	.word	0x40013000

08003e44 <ILI9341_SendData>:

/**
 * @brief  Envoie la donnée désirée sur le bus SPI
 */
void ILI9341_SendData(uint8_t data) {
 8003e44:	b510      	push	{r4, lr}
 8003e46:	4604      	mov	r4, r0
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8003e48:	2201      	movs	r2, #1
 8003e4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e52:	f001 fde5 	bl	8005a20 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003e56:	2200      	movs	r2, #0
 8003e58:	2110      	movs	r1, #16
 8003e5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e5e:	f001 fddf 	bl	8005a20 <HAL_GPIO_WritePin>
	BSP_SPI_WriteNoRegister(ILI9341_SPI, data);
 8003e62:	4621      	mov	r1, r4
 8003e64:	4804      	ldr	r0, [pc, #16]	@ (8003e78 <ILI9341_SendData+0x34>)
 8003e66:	f7ff f8eb 	bl	8003040 <BSP_SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	2110      	movs	r1, #16
 8003e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e72:	f001 fdd5 	bl	8005a20 <HAL_GPIO_WritePin>
}
 8003e76:	bd10      	pop	{r4, pc}
 8003e78:	40013000 	.word	0x40013000

08003e7c <ILI9341_InitLCD>:
void ILI9341_InitLCD(void) {
 8003e7c:	b510      	push	{r4, lr}
	ILI9341_RST_RESET();
 8003e7e:	4c99      	ldr	r4, [pc, #612]	@ (80040e4 <ILI9341_InitLCD+0x268>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	2108      	movs	r1, #8
 8003e84:	4620      	mov	r0, r4
 8003e86:	f001 fdcb 	bl	8005a20 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003e8a:	2014      	movs	r0, #20
 8003e8c:	f000 fc4e 	bl	800472c <HAL_Delay>
	ILI9341_RST_SET();
 8003e90:	2201      	movs	r2, #1
 8003e92:	2108      	movs	r1, #8
 8003e94:	4620      	mov	r0, r4
 8003e96:	f001 fdc3 	bl	8005a20 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003e9a:	2014      	movs	r0, #20
 8003e9c:	f000 fc46 	bl	800472c <HAL_Delay>
	ILI9341_SendCommand(ILI9341_RESET);
 8003ea0:	2001      	movs	r0, #1
 8003ea2:	f7ff ffb3 	bl	8003e0c <ILI9341_SendCommand>
	HAL_Delay(50);
 8003ea6:	2032      	movs	r0, #50	@ 0x32
 8003ea8:	f000 fc40 	bl	800472c <HAL_Delay>
	ILI9341_SendCommand(ILI9341_POWERA);
 8003eac:	20cb      	movs	r0, #203	@ 0xcb
 8003eae:	f7ff ffad 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8003eb2:	2039      	movs	r0, #57	@ 0x39
 8003eb4:	f7ff ffc6 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8003eb8:	202c      	movs	r0, #44	@ 0x2c
 8003eba:	f7ff ffc3 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	f7ff ffc0 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8003ec4:	2034      	movs	r0, #52	@ 0x34
 8003ec6:	f7ff ffbd 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8003eca:	2002      	movs	r0, #2
 8003ecc:	f7ff ffba 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWERB);
 8003ed0:	20cf      	movs	r0, #207	@ 0xcf
 8003ed2:	f7ff ff9b 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f7ff ffb4 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003edc:	20c1      	movs	r0, #193	@ 0xc1
 8003ede:	f7ff ffb1 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8003ee2:	2030      	movs	r0, #48	@ 0x30
 8003ee4:	f7ff ffae 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DTCA);
 8003ee8:	20e8      	movs	r0, #232	@ 0xe8
 8003eea:	f7ff ff8f 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8003eee:	2085      	movs	r0, #133	@ 0x85
 8003ef0:	f7ff ffa8 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003ef4:	2000      	movs	r0, #0
 8003ef6:	f7ff ffa5 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8003efa:	2078      	movs	r0, #120	@ 0x78
 8003efc:	f7ff ffa2 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DTCB);
 8003f00:	20ea      	movs	r0, #234	@ 0xea
 8003f02:	f7ff ff83 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003f06:	2000      	movs	r0, #0
 8003f08:	f7ff ff9c 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	f7ff ff99 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8003f12:	20ed      	movs	r0, #237	@ 0xed
 8003f14:	f7ff ff7a 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8003f18:	2064      	movs	r0, #100	@ 0x64
 8003f1a:	f7ff ff93 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003f1e:	2003      	movs	r0, #3
 8003f20:	f7ff ff90 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8003f24:	2012      	movs	r0, #18
 8003f26:	f7ff ff8d 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8003f2a:	2081      	movs	r0, #129	@ 0x81
 8003f2c:	f7ff ff8a 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PRC);
 8003f30:	20f7      	movs	r0, #247	@ 0xf7
 8003f32:	f7ff ff6b 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8003f36:	2020      	movs	r0, #32
 8003f38:	f7ff ff84 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER1);
 8003f3c:	20c0      	movs	r0, #192	@ 0xc0
 8003f3e:	f7ff ff65 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8003f42:	2023      	movs	r0, #35	@ 0x23
 8003f44:	f7ff ff7e 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER2);
 8003f48:	20c1      	movs	r0, #193	@ 0xc1
 8003f4a:	f7ff ff5f 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8003f4e:	2010      	movs	r0, #16
 8003f50:	f7ff ff78 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_VCOM1);
 8003f54:	20c5      	movs	r0, #197	@ 0xc5
 8003f56:	f7ff ff59 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8003f5a:	203e      	movs	r0, #62	@ 0x3e
 8003f5c:	f7ff ff72 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003f60:	2028      	movs	r0, #40	@ 0x28
 8003f62:	f7ff ff6f 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_VCOM2);
 8003f66:	20c7      	movs	r0, #199	@ 0xc7
 8003f68:	f7ff ff50 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003f6c:	2086      	movs	r0, #134	@ 0x86
 8003f6e:	f7ff ff69 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_MAC);
 8003f72:	2036      	movs	r0, #54	@ 0x36
 8003f74:	f7ff ff4a 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8003f78:	2048      	movs	r0, #72	@ 0x48
 8003f7a:	f7ff ff63 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003f7e:	203a      	movs	r0, #58	@ 0x3a
 8003f80:	f7ff ff44 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8003f84:	2055      	movs	r0, #85	@ 0x55
 8003f86:	f7ff ff5d 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_FRC);
 8003f8a:	20b1      	movs	r0, #177	@ 0xb1
 8003f8c:	f7ff ff3e 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003f90:	2000      	movs	r0, #0
 8003f92:	f7ff ff57 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8003f96:	2018      	movs	r0, #24
 8003f98:	f7ff ff54 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DFC);
 8003f9c:	20b6      	movs	r0, #182	@ 0xb6
 8003f9e:	f7ff ff35 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8003fa2:	2008      	movs	r0, #8
 8003fa4:	f7ff ff4e 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8003fa8:	2082      	movs	r0, #130	@ 0x82
 8003faa:	f7ff ff4b 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8003fae:	2027      	movs	r0, #39	@ 0x27
 8003fb0:	f7ff ff48 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8003fb4:	20f2      	movs	r0, #242	@ 0xf2
 8003fb6:	f7ff ff29 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003fba:	2000      	movs	r0, #0
 8003fbc:	f7ff ff42 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003fc0:	202a      	movs	r0, #42	@ 0x2a
 8003fc2:	f7ff ff23 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	f7ff ff3c 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f7ff ff39 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003fd2:	2000      	movs	r0, #0
 8003fd4:	f7ff ff36 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8003fd8:	20ef      	movs	r0, #239	@ 0xef
 8003fda:	f7ff ff33 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003fde:	202b      	movs	r0, #43	@ 0x2b
 8003fe0:	f7ff ff14 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	f7ff ff2d 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003fea:	2000      	movs	r0, #0
 8003fec:	f7ff ff2a 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	f7ff ff27 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8003ff6:	203f      	movs	r0, #63	@ 0x3f
 8003ff8:	f7ff ff24 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_GAMMA);
 8003ffc:	2026      	movs	r0, #38	@ 0x26
 8003ffe:	f7ff ff05 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004002:	2001      	movs	r0, #1
 8004004:	f7ff ff1e 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004008:	20e0      	movs	r0, #224	@ 0xe0
 800400a:	f7ff feff 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 800400e:	200f      	movs	r0, #15
 8004010:	f7ff ff18 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004014:	2031      	movs	r0, #49	@ 0x31
 8004016:	f7ff ff15 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 800401a:	202b      	movs	r0, #43	@ 0x2b
 800401c:	f7ff ff12 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004020:	200c      	movs	r0, #12
 8004022:	f7ff ff0f 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004026:	200e      	movs	r0, #14
 8004028:	f7ff ff0c 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 800402c:	2008      	movs	r0, #8
 800402e:	f7ff ff09 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004032:	204e      	movs	r0, #78	@ 0x4e
 8004034:	f7ff ff06 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004038:	20f1      	movs	r0, #241	@ 0xf1
 800403a:	f7ff ff03 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 800403e:	2037      	movs	r0, #55	@ 0x37
 8004040:	f7ff ff00 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004044:	2007      	movs	r0, #7
 8004046:	f7ff fefd 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 800404a:	2010      	movs	r0, #16
 800404c:	f7ff fefa 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004050:	2003      	movs	r0, #3
 8004052:	f7ff fef7 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004056:	200e      	movs	r0, #14
 8004058:	f7ff fef4 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 800405c:	2009      	movs	r0, #9
 800405e:	f7ff fef1 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004062:	2000      	movs	r0, #0
 8004064:	f7ff feee 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004068:	20e1      	movs	r0, #225	@ 0xe1
 800406a:	f7ff fecf 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800406e:	2000      	movs	r0, #0
 8004070:	f7ff fee8 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004074:	200e      	movs	r0, #14
 8004076:	f7ff fee5 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 800407a:	2014      	movs	r0, #20
 800407c:	f7ff fee2 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004080:	2003      	movs	r0, #3
 8004082:	f7ff fedf 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004086:	2011      	movs	r0, #17
 8004088:	f7ff fedc 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 800408c:	2007      	movs	r0, #7
 800408e:	f7ff fed9 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004092:	2031      	movs	r0, #49	@ 0x31
 8004094:	f7ff fed6 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004098:	20c1      	movs	r0, #193	@ 0xc1
 800409a:	f7ff fed3 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 800409e:	2048      	movs	r0, #72	@ 0x48
 80040a0:	f7ff fed0 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80040a4:	2008      	movs	r0, #8
 80040a6:	f7ff fecd 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80040aa:	200f      	movs	r0, #15
 80040ac:	f7ff feca 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80040b0:	200c      	movs	r0, #12
 80040b2:	f7ff fec7 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80040b6:	2031      	movs	r0, #49	@ 0x31
 80040b8:	f7ff fec4 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80040bc:	2036      	movs	r0, #54	@ 0x36
 80040be:	f7ff fec1 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80040c2:	200f      	movs	r0, #15
 80040c4:	f7ff febe 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80040c8:	2011      	movs	r0, #17
 80040ca:	f7ff fe9f 	bl	8003e0c <ILI9341_SendCommand>
	HAL_Delay(10);
 80040ce:	200a      	movs	r0, #10
 80040d0:	f000 fb2c 	bl	800472c <HAL_Delay>
	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80040d4:	2029      	movs	r0, #41	@ 0x29
 80040d6:	f7ff fe99 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80040da:	202c      	movs	r0, #44	@ 0x2c
 80040dc:	f7ff fe96 	bl	8003e0c <ILI9341_SendCommand>
}
 80040e0:	bd10      	pop	{r4, pc}
 80040e2:	bf00      	nop
 80040e4:	48000400 	.word	0x48000400

080040e8 <ILI9341_SetCursorPosition>:
 * @param  x1: Coordonnée X du coin supérieur gauche de la zone
 * @param  y1: Coordonnée Y du coin supérieur gauche de la zone
 * @param  x2: Coordonnée X du coin inférieur droit de la zone
 * @param  y2: Coordonnée Y du coin inférieur droit de la zone
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80040e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ea:	4607      	mov	r7, r0
 80040ec:	460d      	mov	r5, r1
 80040ee:	4616      	mov	r6, r2
 80040f0:	461c      	mov	r4, r3
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80040f2:	202a      	movs	r0, #42	@ 0x2a
 80040f4:	f7ff fe8a 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80040f8:	0a38      	lsrs	r0, r7, #8
 80040fa:	f7ff fea3 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80040fe:	b2f8      	uxtb	r0, r7
 8004100:	f7ff fea0 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004104:	0a30      	lsrs	r0, r6, #8
 8004106:	f7ff fe9d 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 800410a:	b2f0      	uxtb	r0, r6
 800410c:	f7ff fe9a 	bl	8003e44 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004110:	202b      	movs	r0, #43	@ 0x2b
 8004112:	f7ff fe7b 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004116:	0a28      	lsrs	r0, r5, #8
 8004118:	f7ff fe94 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 800411c:	b2e8      	uxtb	r0, r5
 800411e:	f7ff fe91 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004122:	0a20      	lsrs	r0, r4, #8
 8004124:	f7ff fe8e 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004128:	b2e0      	uxtb	r0, r4
 800412a:	f7ff fe8b 	bl	8003e44 <ILI9341_SendData>
}
 800412e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004130 <ILI9341_DrawPixel>:
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004130:	b510      	push	{r4, lr}
 8004132:	460b      	mov	r3, r1
 8004134:	4614      	mov	r4, r2
	ILI9341_SetCursorPosition(x, y, x, y);
 8004136:	4602      	mov	r2, r0
 8004138:	f7ff ffd6 	bl	80040e8 <ILI9341_SetCursorPosition>
	ILI9341_SendCommand(ILI9341_GRAM);
 800413c:	202c      	movs	r0, #44	@ 0x2c
 800413e:	f7ff fe65 	bl	8003e0c <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004142:	0a20      	lsrs	r0, r4, #8
 8004144:	f7ff fe7e 	bl	8003e44 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8004148:	b2e0      	uxtb	r0, r4
 800414a:	f7ff fe7b 	bl	8003e44 <ILI9341_SendData>
}
 800414e:	bd10      	pop	{r4, pc}

08004150 <ILI9341_INT_Fill>:
 * @param  y0: Coordonnée Y du point supérieur gauche
 * @param  x1: Coordonnée X du point inférieur droit
 * @param  y1: Coordonnée Y du point inférieur droit
 * @param  color: Couleur à utiliser pour le remplissage
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004152:	b083      	sub	sp, #12
 8004154:	4607      	mov	r7, r0
 8004156:	460e      	mov	r6, r1
 8004158:	4614      	mov	r4, r2
 800415a:	461d      	mov	r5, r3
 800415c:	f8bd c020 	ldrh.w	ip, [sp, #32]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004160:	ea4f 2e1c 	mov.w	lr, ip, lsr #8
 8004164:	f88d e005 	strb.w	lr, [sp, #5]
	datas[0] = LOWINT(color);
 8004168:	f88d c004 	strb.w	ip, [sp, #4]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 800416c:	f7ff ffbc 	bl	80040e8 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8004170:	202c      	movs	r0, #44	@ 0x2c
 8004172:	f7ff fe4b 	bl	8003e0c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8004176:	1be4      	subs	r4, r4, r7
 8004178:	1bad      	subs	r5, r5, r6
 800417a:	3501      	adds	r5, #1
 800417c:	fb04 5505 	mla	r5, r4, r5, r5

	/* Send everything */
	ILI9341_CS_RESET();
 8004180:	2200      	movs	r2, #0
 8004182:	2110      	movs	r1, #16
 8004184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004188:	f001 fc4a 	bl	8005a20 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 800418c:	2201      	movs	r2, #1
 800418e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004192:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004196:	f001 fc43 	bl	8005a20 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	BSP_SPI_SetDataSize(ILI9341_SPI, SPI_DATASIZE_16BIT);
 800419a:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 800419e:	480d      	ldr	r0, [pc, #52]	@ (80041d4 <ILI9341_INT_Fill+0x84>)
 80041a0:	f7fe ffba 	bl	8003118 <BSP_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 80041a4:	2400      	movs	r4, #0
 80041a6:	e005      	b.n	80041b4 <ILI9341_INT_Fill+0x64>
		BSP_SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 80041a8:	2201      	movs	r2, #1
 80041aa:	a901      	add	r1, sp, #4
 80041ac:	4809      	ldr	r0, [pc, #36]	@ (80041d4 <ILI9341_INT_Fill+0x84>)
 80041ae:	f7fe ff81 	bl	80030b4 <BSP_SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80041b2:	3401      	adds	r4, #1
 80041b4:	42ac      	cmp	r4, r5
 80041b6:	d3f7      	bcc.n	80041a8 <ILI9341_INT_Fill+0x58>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 80041b8:	2201      	movs	r2, #1
 80041ba:	2110      	movs	r1, #16
 80041bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041c0:	f001 fc2e 	bl	8005a20 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	BSP_SPI_SetDataSize(ILI9341_SPI, SPI_DATASIZE_8BIT);
 80041c4:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80041c8:	4802      	ldr	r0, [pc, #8]	@ (80041d4 <ILI9341_INT_Fill+0x84>)
 80041ca:	f7fe ffa5 	bl	8003118 <BSP_SPI_SetDataSize>
}
 80041ce:	b003      	add	sp, #12
 80041d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041d2:	bf00      	nop
 80041d4:	40013000 	.word	0x40013000

080041d8 <ILI9341_Fill>:
void ILI9341_Fill(uint16_t color) {
 80041d8:	b500      	push	{lr}
 80041da:	b083      	sub	sp, #12
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 80041dc:	4b06      	ldr	r3, [pc, #24]	@ (80041f8 <ILI9341_Fill+0x20>)
 80041de:	881a      	ldrh	r2, [r3, #0]
 80041e0:	3a01      	subs	r2, #1
 80041e2:	9000      	str	r0, [sp, #0]
 80041e4:	885b      	ldrh	r3, [r3, #2]
 80041e6:	b292      	uxth	r2, r2
 80041e8:	2100      	movs	r1, #0
 80041ea:	4608      	mov	r0, r1
 80041ec:	f7ff ffb0 	bl	8004150 <ILI9341_INT_Fill>
}
 80041f0:	b003      	add	sp, #12
 80041f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80041f6:	bf00      	nop
 80041f8:	20000978 	.word	0x20000978

080041fc <ILI9341_Rotate>:

/**
 * @brief  Pivote l'écran LCD vers une orientation spécifique
 * @param  orientation: Orientation de l'écran LCD. Ce paramètre peut prendre une valeur de l'énumération @ref ILI9341_Orientation_t
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 80041fc:	b510      	push	{r4, lr}
 80041fe:	4604      	mov	r4, r0
	ILI9341_SendCommand(ILI9341_MAC);
 8004200:	2036      	movs	r0, #54	@ 0x36
 8004202:	f7ff fe03 	bl	8003e0c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004206:	b184      	cbz	r4, 800422a <ILI9341_Rotate+0x2e>
			ILI9341_SendData(0x58);
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004208:	2c01      	cmp	r4, #1
 800420a:	d012      	beq.n	8004232 <ILI9341_Rotate+0x36>
			ILI9341_SendData(0x88);
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 800420c:	2c02      	cmp	r4, #2
 800420e:	d014      	beq.n	800423a <ILI9341_Rotate+0x3e>
			ILI9341_SendData(0x28);
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004210:	2c03      	cmp	r4, #3
 8004212:	d016      	beq.n	8004242 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
		}

	ILI9341_Opts.orientation = orientation;
 8004214:	4b10      	ldr	r3, [pc, #64]	@ (8004258 <ILI9341_Rotate+0x5c>)
 8004216:	711c      	strb	r4, [r3, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004218:	2c01      	cmp	r4, #1
 800421a:	d916      	bls.n	800424a <ILI9341_Rotate+0x4e>
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 800421c:	4b0e      	ldr	r3, [pc, #56]	@ (8004258 <ILI9341_Rotate+0x5c>)
 800421e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8004222:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8004224:	22f0      	movs	r2, #240	@ 0xf0
 8004226:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8004228:	bd10      	pop	{r4, pc}
			ILI9341_SendData(0x58);
 800422a:	2058      	movs	r0, #88	@ 0x58
 800422c:	f7ff fe0a 	bl	8003e44 <ILI9341_SendData>
 8004230:	e7f0      	b.n	8004214 <ILI9341_Rotate+0x18>
			ILI9341_SendData(0x88);
 8004232:	2088      	movs	r0, #136	@ 0x88
 8004234:	f7ff fe06 	bl	8003e44 <ILI9341_SendData>
 8004238:	e7ec      	b.n	8004214 <ILI9341_Rotate+0x18>
			ILI9341_SendData(0x28);
 800423a:	2028      	movs	r0, #40	@ 0x28
 800423c:	f7ff fe02 	bl	8003e44 <ILI9341_SendData>
 8004240:	e7e8      	b.n	8004214 <ILI9341_Rotate+0x18>
			ILI9341_SendData(0xE8);
 8004242:	20e8      	movs	r0, #232	@ 0xe8
 8004244:	f7ff fdfe 	bl	8003e44 <ILI9341_SendData>
 8004248:	e7e4      	b.n	8004214 <ILI9341_Rotate+0x18>
		ILI9341_Opts.width = ILI9341_WIDTH;
 800424a:	22f0      	movs	r2, #240	@ 0xf0
 800424c:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 800424e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8004252:	805a      	strh	r2, [r3, #2]
 8004254:	e7e8      	b.n	8004228 <ILI9341_Rotate+0x2c>
 8004256:	bf00      	nop
 8004258:	20000978 	.word	0x20000978

0800425c <ILI9341_Init>:
{
 800425c:	b530      	push	{r4, r5, lr}
 800425e:	b083      	sub	sp, #12
	BSP_GPIO_pin_config(ILI9341_WRX_PORT, ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8004260:	2400      	movs	r4, #0
 8004262:	9401      	str	r4, [sp, #4]
 8004264:	2501      	movs	r5, #1
 8004266:	9500      	str	r5, [sp, #0]
 8004268:	4623      	mov	r3, r4
 800426a:	462a      	mov	r2, r5
 800426c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004270:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004274:	f7fe fc02 	bl	8002a7c <BSP_GPIO_pin_config>
	BSP_GPIO_pin_config(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8004278:	9401      	str	r4, [sp, #4]
 800427a:	9500      	str	r5, [sp, #0]
 800427c:	4623      	mov	r3, r4
 800427e:	462a      	mov	r2, r5
 8004280:	2110      	movs	r1, #16
 8004282:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004286:	f7fe fbf9 	bl	8002a7c <BSP_GPIO_pin_config>
	BSP_GPIO_pin_config(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 800428a:	9401      	str	r4, [sp, #4]
 800428c:	9400      	str	r4, [sp, #0]
 800428e:	462b      	mov	r3, r5
 8004290:	462a      	mov	r2, r5
 8004292:	2108      	movs	r1, #8
 8004294:	480e      	ldr	r0, [pc, #56]	@ (80042d0 <ILI9341_Init+0x74>)
 8004296:	f7fe fbf1 	bl	8002a7c <BSP_GPIO_pin_config>
	ILI9341_CS_SET();
 800429a:	462a      	mov	r2, r5
 800429c:	2110      	movs	r1, #16
 800429e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042a2:	f001 fbbd 	bl	8005a20 <HAL_GPIO_WritePin>
	BSP_SPI_Init(ILI9341_SPI, FULL_DUPLEX, MASTER, SPI_BAUDRATEPRESCALER_16);
 80042a6:	2318      	movs	r3, #24
 80042a8:	4622      	mov	r2, r4
 80042aa:	4621      	mov	r1, r4
 80042ac:	4809      	ldr	r0, [pc, #36]	@ (80042d4 <ILI9341_Init+0x78>)
 80042ae:	f7fe fe03 	bl	8002eb8 <BSP_SPI_Init>
	ILI9341_InitLCD();
 80042b2:	f7ff fde3 	bl	8003e7c <ILI9341_InitLCD>
	ILI9341_x = ILI9341_y = 0;
 80042b6:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <ILI9341_Init+0x7c>)
 80042b8:	801c      	strh	r4, [r3, #0]
 80042ba:	4b08      	ldr	r3, [pc, #32]	@ (80042dc <ILI9341_Init+0x80>)
 80042bc:	801c      	strh	r4, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Fonction pour modifier l'orientation de l'écran
 80042be:	2002      	movs	r0, #2
 80042c0:	f7ff ff9c 	bl	80041fc <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 80042c4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80042c8:	f7ff ff86 	bl	80041d8 <ILI9341_Fill>
}
 80042cc:	b003      	add	sp, #12
 80042ce:	bd30      	pop	{r4, r5, pc}
 80042d0:	48000400 	.word	0x48000400
 80042d4:	40013000 	.word	0x40013000
 80042d8:	2000097e 	.word	0x2000097e
 80042dc:	20000980 	.word	0x20000980

080042e0 <ILI9341_Putc>:
 * @param  c: Caractère à afficher
 * @param  font: Pointeur vers la police utilisée @ref FontDef_t
 * @param  foreground: Couleur du caractère
 * @param  background: Couleur de fond du caractère
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80042e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042e4:	b083      	sub	sp, #12
 80042e6:	4691      	mov	r9, r2
 80042e8:	461d      	mov	r5, r3
 80042ea:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 80042ee:	4b2d      	ldr	r3, [pc, #180]	@ (80043a4 <ILI9341_Putc+0xc4>)
 80042f0:	8018      	strh	r0, [r3, #0]
	ILI9341_y = y;
 80042f2:	4b2d      	ldr	r3, [pc, #180]	@ (80043a8 <ILI9341_Putc+0xc8>)
 80042f4:	8019      	strh	r1, [r3, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 80042f6:	782b      	ldrb	r3, [r5, #0]
 80042f8:	4418      	add	r0, r3
 80042fa:	4b2c      	ldr	r3, [pc, #176]	@ (80043ac <ILI9341_Putc+0xcc>)
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	4298      	cmp	r0, r3
 8004300:	dd06      	ble.n	8004310 <ILI9341_Putc+0x30>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8004302:	786b      	ldrb	r3, [r5, #1]
 8004304:	440b      	add	r3, r1
 8004306:	4a28      	ldr	r2, [pc, #160]	@ (80043a8 <ILI9341_Putc+0xc8>)
 8004308:	8013      	strh	r3, [r2, #0]
		ILI9341_x = 0;
 800430a:	4b26      	ldr	r3, [pc, #152]	@ (80043a4 <ILI9341_Putc+0xc4>)
 800430c:	2200      	movs	r2, #0
 800430e:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8004310:	4b24      	ldr	r3, [pc, #144]	@ (80043a4 <ILI9341_Putc+0xc4>)
 8004312:	8818      	ldrh	r0, [r3, #0]
 8004314:	4b24      	ldr	r3, [pc, #144]	@ (80043a8 <ILI9341_Putc+0xc8>)
 8004316:	8819      	ldrh	r1, [r3, #0]
 8004318:	782a      	ldrb	r2, [r5, #0]
 800431a:	786b      	ldrb	r3, [r5, #1]
 800431c:	440b      	add	r3, r1
 800431e:	4402      	add	r2, r0
 8004320:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8004324:	9400      	str	r4, [sp, #0]
 8004326:	b29b      	uxth	r3, r3
 8004328:	b292      	uxth	r2, r2
 800432a:	f7ff ff11 	bl	8004150 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 800432e:	2700      	movs	r7, #0
 8004330:	e025      	b.n	800437e <ILI9341_Putc+0x9e>


		if(font->datasize == 1)
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8004332:	6869      	ldr	r1, [r5, #4]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8004334:	f1a9 0220 	sub.w	r2, r9, #32
 8004338:	fb03 7302 	mla	r3, r3, r2, r7
 800433c:	5cce      	ldrb	r6, [r1, r3]
 800433e:	0236      	lsls	r6, r6, #8
 8004340:	e026      	b.n	8004390 <ILI9341_Putc+0xb0>
		}
		else if(font->datasize == 2)
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8004342:	6869      	ldr	r1, [r5, #4]
			b = data[(c - 32) * font->FontHeight + i];
 8004344:	f1a9 0220 	sub.w	r2, r9, #32
 8004348:	fb03 7302 	mla	r3, r3, r2, r7
 800434c:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 8004350:	e01e      	b.n	8004390 <ILI9341_Putc+0xb0>
		}
		else
			b = 0;	//should never happen
		for (j = 0; j < font->FontWidth; j++) {
 8004352:	3401      	adds	r4, #1
 8004354:	7829      	ldrb	r1, [r5, #0]
 8004356:	42a1      	cmp	r1, r4
 8004358:	d910      	bls.n	800437c <ILI9341_Putc+0x9c>
			if ((b << j) & 0x8000) {
 800435a:	fa06 f104 	lsl.w	r1, r6, r4
 800435e:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8004362:	d0f6      	beq.n	8004352 <ILI9341_Putc+0x72>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8004364:	4b10      	ldr	r3, [pc, #64]	@ (80043a8 <ILI9341_Putc+0xc8>)
 8004366:	8819      	ldrh	r1, [r3, #0]
 8004368:	4439      	add	r1, r7
 800436a:	4b0e      	ldr	r3, [pc, #56]	@ (80043a4 <ILI9341_Putc+0xc4>)
 800436c:	8818      	ldrh	r0, [r3, #0]
 800436e:	4420      	add	r0, r4
 8004370:	4642      	mov	r2, r8
 8004372:	b289      	uxth	r1, r1
 8004374:	b280      	uxth	r0, r0
 8004376:	f7ff fedb 	bl	8004130 <ILI9341_DrawPixel>
 800437a:	e7ea      	b.n	8004352 <ILI9341_Putc+0x72>
	for (i = 0; i < font->FontHeight; i++) {
 800437c:	3701      	adds	r7, #1
 800437e:	786b      	ldrb	r3, [r5, #1]
 8004380:	42bb      	cmp	r3, r7
 8004382:	d907      	bls.n	8004394 <ILI9341_Putc+0xb4>
		if(font->datasize == 1)
 8004384:	7a2a      	ldrb	r2, [r5, #8]
 8004386:	2a01      	cmp	r2, #1
 8004388:	d0d3      	beq.n	8004332 <ILI9341_Putc+0x52>
		else if(font->datasize == 2)
 800438a:	2a02      	cmp	r2, #2
 800438c:	d0d9      	beq.n	8004342 <ILI9341_Putc+0x62>
			b = 0;	//should never happen
 800438e:	2600      	movs	r6, #0
		for (j = 0; j < font->FontWidth; j++) {
 8004390:	2400      	movs	r4, #0
 8004392:	e7df      	b.n	8004354 <ILI9341_Putc+0x74>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8004394:	782b      	ldrb	r3, [r5, #0]
 8004396:	4a03      	ldr	r2, [pc, #12]	@ (80043a4 <ILI9341_Putc+0xc4>)
 8004398:	8811      	ldrh	r1, [r2, #0]
 800439a:	440b      	add	r3, r1
 800439c:	8013      	strh	r3, [r2, #0]
}
 800439e:	b003      	add	sp, #12
 80043a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80043a4:	20000980 	.word	0x20000980
 80043a8:	2000097e 	.word	0x2000097e
 80043ac:	20000978 	.word	0x20000978

080043b0 <ILI9341_Puts>:
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80043b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043b4:	b082      	sub	sp, #8
 80043b6:	4606      	mov	r6, r0
 80043b8:	461d      	mov	r5, r3
 80043ba:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 80043be:	f8bd 7024 	ldrh.w	r7, [sp, #36]	@ 0x24
	ILI9341_x = x;
 80043c2:	4b20      	ldr	r3, [pc, #128]	@ (8004444 <ILI9341_Puts+0x94>)
 80043c4:	8018      	strh	r0, [r3, #0]
	ILI9341_y = y;
 80043c6:	4b20      	ldr	r3, [pc, #128]	@ (8004448 <ILI9341_Puts+0x98>)
 80043c8:	8019      	strh	r1, [r3, #0]
	while (*str) {
 80043ca:	e021      	b.n	8004410 <ILI9341_Puts+0x60>
			ILI9341_y += font->FontHeight + 1;
 80043cc:	786b      	ldrb	r3, [r5, #1]
 80043ce:	491e      	ldr	r1, [pc, #120]	@ (8004448 <ILI9341_Puts+0x98>)
 80043d0:	8808      	ldrh	r0, [r1, #0]
 80043d2:	4403      	add	r3, r0
 80043d4:	3301      	adds	r3, #1
 80043d6:	800b      	strh	r3, [r1, #0]
			if (*(str + 1) == '\r') {
 80043d8:	7853      	ldrb	r3, [r2, #1]
 80043da:	2b0d      	cmp	r3, #13
 80043dc:	d003      	beq.n	80043e6 <ILI9341_Puts+0x36>
				ILI9341_x = startX;
 80043de:	4b19      	ldr	r3, [pc, #100]	@ (8004444 <ILI9341_Puts+0x94>)
 80043e0:	801e      	strh	r6, [r3, #0]
			str++;
 80043e2:	3201      	adds	r2, #1
			continue;
 80043e4:	e014      	b.n	8004410 <ILI9341_Puts+0x60>
				ILI9341_x = 0;
 80043e6:	4b17      	ldr	r3, [pc, #92]	@ (8004444 <ILI9341_Puts+0x94>)
 80043e8:	2100      	movs	r1, #0
 80043ea:	8019      	strh	r1, [r3, #0]
				str++;
 80043ec:	3201      	adds	r2, #1
 80043ee:	e7f8      	b.n	80043e2 <ILI9341_Puts+0x32>
			str++;
 80043f0:	3201      	adds	r2, #1
			continue;
 80043f2:	e00d      	b.n	8004410 <ILI9341_Puts+0x60>
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 80043f4:	4614      	mov	r4, r2
 80043f6:	f814 2b01 	ldrb.w	r2, [r4], #1
 80043fa:	9701      	str	r7, [sp, #4]
 80043fc:	f8cd 8000 	str.w	r8, [sp]
 8004400:	462b      	mov	r3, r5
 8004402:	4911      	ldr	r1, [pc, #68]	@ (8004448 <ILI9341_Puts+0x98>)
 8004404:	8809      	ldrh	r1, [r1, #0]
 8004406:	480f      	ldr	r0, [pc, #60]	@ (8004444 <ILI9341_Puts+0x94>)
 8004408:	8800      	ldrh	r0, [r0, #0]
 800440a:	f7ff ff69 	bl	80042e0 <ILI9341_Putc>
 800440e:	4622      	mov	r2, r4
	while (*str) {
 8004410:	7811      	ldrb	r1, [r2, #0]
 8004412:	b1a1      	cbz	r1, 800443e <ILI9341_Puts+0x8e>
		if (*str == '\n') {
 8004414:	290a      	cmp	r1, #10
 8004416:	d0d9      	beq.n	80043cc <ILI9341_Puts+0x1c>
		} else if (*str == '\r') {
 8004418:	290d      	cmp	r1, #13
 800441a:	d0e9      	beq.n	80043f0 <ILI9341_Puts+0x40>
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 800441c:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <ILI9341_Puts+0x94>)
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	490a      	ldr	r1, [pc, #40]	@ (800444c <ILI9341_Puts+0x9c>)
 8004422:	8809      	ldrh	r1, [r1, #0]
 8004424:	7828      	ldrb	r0, [r5, #0]
 8004426:	1a09      	subs	r1, r1, r0
 8004428:	428b      	cmp	r3, r1
 800442a:	dde3      	ble.n	80043f4 <ILI9341_Puts+0x44>
			ILI9341_y += font->FontHeight + 1;
 800442c:	786b      	ldrb	r3, [r5, #1]
 800442e:	4906      	ldr	r1, [pc, #24]	@ (8004448 <ILI9341_Puts+0x98>)
 8004430:	8808      	ldrh	r0, [r1, #0]
 8004432:	4403      	add	r3, r0
 8004434:	3301      	adds	r3, #1
 8004436:	800b      	strh	r3, [r1, #0]
			ILI9341_x = startX;
 8004438:	4b02      	ldr	r3, [pc, #8]	@ (8004444 <ILI9341_Puts+0x94>)
 800443a:	801e      	strh	r6, [r3, #0]
 800443c:	e7da      	b.n	80043f4 <ILI9341_Puts+0x44>
}
 800443e:	b002      	add	sp, #8
 8004440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004444:	20000980 	.word	0x20000980
 8004448:	2000097e 	.word	0x2000097e
 800444c:	20000978 	.word	0x20000978

08004450 <ILI9341_DrawLine>:
 * @param  x1: Coordonnée X du point d'arrivée
 * @param  y1: Coordonnée Y du point d'arrivée
 * @param  color: Couleur de la ligne
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8004450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004454:	b085      	sub	sp, #20
 8004456:	4604      	mov	r4, r0
 8004458:	460d      	mov	r5, r1
 800445a:	4616      	mov	r6, r2
 800445c:	461f      	mov	r7, r3
 800445e:	f8bd 8038 	ldrh.w	r8, [sp, #56]	@ 0x38
    int   dx_x2 = 0, dy_x2 = 0;
    int   di = 0;


    dx = x1-x0;
    dy = y1-y0;
 8004462:	1a5b      	subs	r3, r3, r1

    if (dx == 0) {        /* vertical line */
 8004464:	1a12      	subs	r2, r2, r0
 8004466:	d015      	beq.n	8004494 <ILI9341_DrawLine+0x44>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
    }

    if (dx > 0) {
 8004468:	2a00      	cmp	r2, #0
 800446a:	dd24      	ble.n	80044b6 <ILI9341_DrawLine+0x66>
        dx_sym = 1;
 800446c:	f04f 0901 	mov.w	r9, #1
    } else {
        dx_sym = -1;
    }
    if (dy == 0) {        /* horizontal line */
 8004470:	b323      	cbz	r3, 80044bc <ILI9341_DrawLine+0x6c>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
    }

    if (dy > 0) {
 8004472:	2b00      	cmp	r3, #0
 8004474:	dd36      	ble.n	80044e4 <ILI9341_DrawLine+0x94>
        dy_sym = 1;
 8004476:	f04f 0a01 	mov.w	sl, #1
    } else {
        dy_sym = -1;
    }

    dx = dx_sym*dx;
 800447a:	fb02 f209 	mul.w	r2, r2, r9
    dy = dy_sym*dy;
 800447e:	fb03 f30a 	mul.w	r3, r3, sl

    dx_x2 = dx*2;
 8004482:	0051      	lsls	r1, r2, #1
 8004484:	9103      	str	r1, [sp, #12]
    dy_x2 = dy*2;
 8004486:	ea4f 0b43 	mov.w	fp, r3, lsl #1

    if (dx >= dy) {
 800448a:	429a      	cmp	r2, r3
 800448c:	db48      	blt.n	8004520 <ILI9341_DrawLine+0xd0>
        di = dy_x2 - dx;
 800448e:	ebab 0702 	sub.w	r7, fp, r2
        while (x0 != x1) {
 8004492:	e030      	b.n	80044f6 <ILI9341_DrawLine+0xa6>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8004494:	428f      	cmp	r7, r1
 8004496:	d906      	bls.n	80044a6 <ILI9341_DrawLine+0x56>
 8004498:	f8cd 8000 	str.w	r8, [sp]
 800449c:	463b      	mov	r3, r7
 800449e:	4602      	mov	r2, r0
 80044a0:	f7ff fe56 	bl	8004150 <ILI9341_INT_Fill>
 80044a4:	e039      	b.n	800451a <ILI9341_DrawLine+0xca>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 80044a6:	f8cd 8000 	str.w	r8, [sp]
 80044aa:	460b      	mov	r3, r1
 80044ac:	4602      	mov	r2, r0
 80044ae:	4639      	mov	r1, r7
 80044b0:	f7ff fe4e 	bl	8004150 <ILI9341_INT_Fill>
        return;
 80044b4:	e031      	b.n	800451a <ILI9341_DrawLine+0xca>
        dx_sym = -1;
 80044b6:	f04f 39ff 	mov.w	r9, #4294967295
 80044ba:	e7d9      	b.n	8004470 <ILI9341_DrawLine+0x20>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 80044bc:	42a6      	cmp	r6, r4
 80044be:	d908      	bls.n	80044d2 <ILI9341_DrawLine+0x82>
 80044c0:	f8cd 8000 	str.w	r8, [sp]
 80044c4:	462b      	mov	r3, r5
 80044c6:	4632      	mov	r2, r6
 80044c8:	4629      	mov	r1, r5
 80044ca:	4620      	mov	r0, r4
 80044cc:	f7ff fe40 	bl	8004150 <ILI9341_INT_Fill>
 80044d0:	e023      	b.n	800451a <ILI9341_DrawLine+0xca>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 80044d2:	f8cd 8000 	str.w	r8, [sp]
 80044d6:	462b      	mov	r3, r5
 80044d8:	4622      	mov	r2, r4
 80044da:	4629      	mov	r1, r5
 80044dc:	4630      	mov	r0, r6
 80044de:	f7ff fe37 	bl	8004150 <ILI9341_INT_Fill>
        return;
 80044e2:	e01a      	b.n	800451a <ILI9341_DrawLine+0xca>
        dy_sym = -1;
 80044e4:	f04f 3aff 	mov.w	sl, #4294967295
 80044e8:	e7c7      	b.n	800447a <ILI9341_DrawLine+0x2a>
        	ILI9341_DrawPixel(x0, y0, color);
            x0 += dx_sym;
            if (di<0) {
                di += dy_x2;
            } else {
                di += dy_x2 - dx_x2;
 80044ea:	9b03      	ldr	r3, [sp, #12]
 80044ec:	ebab 0303 	sub.w	r3, fp, r3
 80044f0:	441f      	add	r7, r3
                y0 += dy_sym;
 80044f2:	4455      	add	r5, sl
 80044f4:	b2ad      	uxth	r5, r5
        while (x0 != x1) {
 80044f6:	42b4      	cmp	r4, r6
 80044f8:	d00a      	beq.n	8004510 <ILI9341_DrawLine+0xc0>
        	ILI9341_DrawPixel(x0, y0, color);
 80044fa:	4642      	mov	r2, r8
 80044fc:	4629      	mov	r1, r5
 80044fe:	4620      	mov	r0, r4
 8004500:	f7ff fe16 	bl	8004130 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8004504:	444c      	add	r4, r9
 8004506:	b2a4      	uxth	r4, r4
            if (di<0) {
 8004508:	2f00      	cmp	r7, #0
 800450a:	daee      	bge.n	80044ea <ILI9341_DrawLine+0x9a>
                di += dy_x2;
 800450c:	445f      	add	r7, fp
 800450e:	e7f2      	b.n	80044f6 <ILI9341_DrawLine+0xa6>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004510:	4642      	mov	r2, r8
 8004512:	4629      	mov	r1, r5
 8004514:	4620      	mov	r0, r4
 8004516:	f7ff fe0b 	bl	8004130 <ILI9341_DrawPixel>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
}
 800451a:	b005      	add	sp, #20
 800451c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        di = dx_x2 - dy;
 8004520:	9a03      	ldr	r2, [sp, #12]
 8004522:	1ad6      	subs	r6, r2, r3
        while (y0 != y1) {
 8004524:	e005      	b.n	8004532 <ILI9341_DrawLine+0xe2>
                di += dx_x2 - dy_x2;
 8004526:	9b03      	ldr	r3, [sp, #12]
 8004528:	eba3 030b 	sub.w	r3, r3, fp
 800452c:	441e      	add	r6, r3
                x0 += dx_sym;
 800452e:	444c      	add	r4, r9
 8004530:	b2a4      	uxth	r4, r4
        while (y0 != y1) {
 8004532:	42bd      	cmp	r5, r7
 8004534:	d00b      	beq.n	800454e <ILI9341_DrawLine+0xfe>
        	ILI9341_DrawPixel(x0, y0, color);
 8004536:	4642      	mov	r2, r8
 8004538:	4629      	mov	r1, r5
 800453a:	4620      	mov	r0, r4
 800453c:	f7ff fdf8 	bl	8004130 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8004540:	4455      	add	r5, sl
 8004542:	b2ad      	uxth	r5, r5
            if (di < 0) {
 8004544:	2e00      	cmp	r6, #0
 8004546:	daee      	bge.n	8004526 <ILI9341_DrawLine+0xd6>
                di += dx_x2;
 8004548:	9b03      	ldr	r3, [sp, #12]
 800454a:	441e      	add	r6, r3
 800454c:	e7f1      	b.n	8004532 <ILI9341_DrawLine+0xe2>
        ILI9341_DrawPixel(x0, y0, color);
 800454e:	4642      	mov	r2, r8
 8004550:	4629      	mov	r1, r5
 8004552:	4620      	mov	r0, r4
 8004554:	f7ff fdec 	bl	8004130 <ILI9341_DrawPixel>
 8004558:	e7df      	b.n	800451a <ILI9341_DrawLine+0xca>

0800455a <ILI9341_DrawCircle>:
 * @param  x0: Coordonnée X du centre du cercle
 * @param  y0: Coordonnée Y du centre du cercle
 * @param  r: Rayon du cercle
 * @param  color: Couleur du cercle
 */
void ILI9341_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 800455a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800455e:	b087      	sub	sp, #28
 8004560:	9201      	str	r2, [sp, #4]
 8004562:	461e      	mov	r6, r3
	int16_t f = 1 - r;
 8004564:	b294      	uxth	r4, r2
 8004566:	f1c4 0301 	rsb	r3, r4, #1
 800456a:	fa0f f983 	sxth.w	r9, r3
	int16_t ddF_x = 1;
	int16_t ddF_y = -2 * r;
 800456e:	ebc4 33c4 	rsb	r3, r4, r4, lsl #15
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	b21b      	sxth	r3, r3
 8004576:	9305      	str	r3, [sp, #20]
	int16_t x = 0;
	int16_t y = r;

    ILI9341_DrawPixel(x0, y0 + r, color);
 8004578:	fa1f fb80 	uxth.w	fp, r0
 800457c:	fa1f fa81 	uxth.w	sl, r1
 8004580:	eb04 010a 	add.w	r1, r4, sl
 8004584:	4632      	mov	r2, r6
 8004586:	b289      	uxth	r1, r1
 8004588:	4658      	mov	r0, fp
 800458a:	f7ff fdd1 	bl	8004130 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 800458e:	ebaa 0104 	sub.w	r1, sl, r4
 8004592:	4632      	mov	r2, r6
 8004594:	b289      	uxth	r1, r1
 8004596:	4658      	mov	r0, fp
 8004598:	f7ff fdca 	bl	8004130 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 800459c:	eb04 000b 	add.w	r0, r4, fp
 80045a0:	4632      	mov	r2, r6
 80045a2:	4651      	mov	r1, sl
 80045a4:	b280      	uxth	r0, r0
 80045a6:	f7ff fdc3 	bl	8004130 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 80045aa:	ebab 0004 	sub.w	r0, fp, r4
 80045ae:	4632      	mov	r2, r6
 80045b0:	4651      	mov	r1, sl
 80045b2:	b280      	uxth	r0, r0
 80045b4:	f7ff fdbc 	bl	8004130 <ILI9341_DrawPixel>
	int16_t x = 0;
 80045b8:	2300      	movs	r3, #0
 80045ba:	9302      	str	r3, [sp, #8]
	int16_t ddF_x = 1;
 80045bc:	2301      	movs	r3, #1
 80045be:	9303      	str	r3, [sp, #12]

    while (x < y) {
 80045c0:	e05e      	b.n	8004680 <ILI9341_DrawCircle+0x126>
        if (f >= 0) {
            y--;
 80045c2:	9b01      	ldr	r3, [sp, #4]
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b21b      	sxth	r3, r3
 80045c8:	9301      	str	r3, [sp, #4]
            ddF_y += 2;
 80045ca:	9b05      	ldr	r3, [sp, #20]
 80045cc:	3302      	adds	r3, #2
 80045ce:	b21a      	sxth	r2, r3
 80045d0:	9205      	str	r2, [sp, #20]
            f += ddF_y;
 80045d2:	fa19 f383 	uxtah	r3, r9, r3
 80045d6:	fa0f f983 	sxth.w	r9, r3
        }
        x++;
 80045da:	9b02      	ldr	r3, [sp, #8]
 80045dc:	3301      	adds	r3, #1
 80045de:	b29d      	uxth	r5, r3
 80045e0:	b21b      	sxth	r3, r3
 80045e2:	9302      	str	r3, [sp, #8]
        ddF_x += 2;
 80045e4:	9b03      	ldr	r3, [sp, #12]
 80045e6:	3302      	adds	r3, #2
 80045e8:	b21a      	sxth	r2, r3
 80045ea:	9203      	str	r2, [sp, #12]
        f += ddF_x;
 80045ec:	fa19 f383 	uxtah	r3, r9, r3
 80045f0:	fa0f f983 	sxth.w	r9, r3

        ILI9341_DrawPixel(x0 + x, y0 + y, color);
 80045f4:	eb0b 0305 	add.w	r3, fp, r5
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 80045fe:	eb0a 0804 	add.w	r8, sl, r4
 8004602:	fa1f f888 	uxth.w	r8, r8
 8004606:	4632      	mov	r2, r6
 8004608:	4641      	mov	r1, r8
 800460a:	9304      	str	r3, [sp, #16]
 800460c:	4618      	mov	r0, r3
 800460e:	f7ff fd8f 	bl	8004130 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 + y, color);
 8004612:	ebab 0705 	sub.w	r7, fp, r5
 8004616:	b2bf      	uxth	r7, r7
 8004618:	4632      	mov	r2, r6
 800461a:	4641      	mov	r1, r8
 800461c:	4638      	mov	r0, r7
 800461e:	f7ff fd87 	bl	8004130 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + x, y0 - y, color);
 8004622:	ebaa 0804 	sub.w	r8, sl, r4
 8004626:	fa1f f888 	uxth.w	r8, r8
 800462a:	4632      	mov	r2, r6
 800462c:	4641      	mov	r1, r8
 800462e:	9804      	ldr	r0, [sp, #16]
 8004630:	f7ff fd7e 	bl	8004130 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 - y, color);
 8004634:	4632      	mov	r2, r6
 8004636:	4641      	mov	r1, r8
 8004638:	4638      	mov	r0, r7
 800463a:	f7ff fd79 	bl	8004130 <ILI9341_DrawPixel>

        ILI9341_DrawPixel(x0 + y, y0 + x, color);
 800463e:	eb0b 0704 	add.w	r7, fp, r4
 8004642:	b2bf      	uxth	r7, r7
 8004644:	eb0a 0805 	add.w	r8, sl, r5
 8004648:	fa1f f888 	uxth.w	r8, r8
 800464c:	4632      	mov	r2, r6
 800464e:	4641      	mov	r1, r8
 8004650:	4638      	mov	r0, r7
 8004652:	f7ff fd6d 	bl	8004130 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 + x, color);
 8004656:	ebab 0404 	sub.w	r4, fp, r4
 800465a:	b2a4      	uxth	r4, r4
 800465c:	4632      	mov	r2, r6
 800465e:	4641      	mov	r1, r8
 8004660:	4620      	mov	r0, r4
 8004662:	f7ff fd65 	bl	8004130 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + y, y0 - x, color);
 8004666:	ebaa 0505 	sub.w	r5, sl, r5
 800466a:	b2ad      	uxth	r5, r5
 800466c:	4632      	mov	r2, r6
 800466e:	4629      	mov	r1, r5
 8004670:	4638      	mov	r0, r7
 8004672:	f7ff fd5d 	bl	8004130 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 - x, color);
 8004676:	4632      	mov	r2, r6
 8004678:	4629      	mov	r1, r5
 800467a:	4620      	mov	r0, r4
 800467c:	f7ff fd58 	bl	8004130 <ILI9341_DrawPixel>
    while (x < y) {
 8004680:	9b02      	ldr	r3, [sp, #8]
 8004682:	9a01      	ldr	r2, [sp, #4]
 8004684:	4293      	cmp	r3, r2
 8004686:	da03      	bge.n	8004690 <ILI9341_DrawCircle+0x136>
        if (f >= 0) {
 8004688:	f1b9 0f00 	cmp.w	r9, #0
 800468c:	da99      	bge.n	80045c2 <ILI9341_DrawCircle+0x68>
 800468e:	e7a4      	b.n	80045da <ILI9341_DrawCircle+0x80>
    }
}
 8004690:	b007      	add	sp, #28
 8004692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004698 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004698:	4b10      	ldr	r3, [pc, #64]	@ (80046dc <HAL_InitTick+0x44>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	b90b      	cbnz	r3, 80046a2 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800469e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80046a0:	4770      	bx	lr
{
 80046a2:	b510      	push	{r4, lr}
 80046a4:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80046aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ae:	4a0c      	ldr	r2, [pc, #48]	@ (80046e0 <HAL_InitTick+0x48>)
 80046b0:	6810      	ldr	r0, [r2, #0]
 80046b2:	fbb0 f0f3 	udiv	r0, r0, r3
 80046b6:	f000 fecd 	bl	8005454 <HAL_SYSTICK_Config>
 80046ba:	b968      	cbnz	r0, 80046d8 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046bc:	2c0f      	cmp	r4, #15
 80046be:	d901      	bls.n	80046c4 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 80046c0:	2001      	movs	r0, #1
 80046c2:	e00a      	b.n	80046da <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046c4:	2200      	movs	r2, #0
 80046c6:	4621      	mov	r1, r4
 80046c8:	f04f 30ff 	mov.w	r0, #4294967295
 80046cc:	f000 feae 	bl	800542c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046d0:	4b04      	ldr	r3, [pc, #16]	@ (80046e4 <HAL_InitTick+0x4c>)
 80046d2:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80046d4:	2000      	movs	r0, #0
 80046d6:	e000      	b.n	80046da <HAL_InitTick+0x42>
      status = HAL_ERROR;
 80046d8:	2001      	movs	r0, #1
}
 80046da:	bd10      	pop	{r4, pc}
 80046dc:	20000010 	.word	0x20000010
 80046e0:	20000000 	.word	0x20000000
 80046e4:	20000014 	.word	0x20000014

080046e8 <HAL_Init>:
{
 80046e8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046ea:	2003      	movs	r0, #3
 80046ec:	f000 fe8c 	bl	8005408 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046f0:	2000      	movs	r0, #0
 80046f2:	f7ff ffd1 	bl	8004698 <HAL_InitTick>
 80046f6:	b110      	cbz	r0, 80046fe <HAL_Init+0x16>
    status = HAL_ERROR;
 80046f8:	2401      	movs	r4, #1
}
 80046fa:	4620      	mov	r0, r4
 80046fc:	bd10      	pop	{r4, pc}
 80046fe:	4604      	mov	r4, r0
    HAL_MspInit();
 8004700:	f7fe fdd0 	bl	80032a4 <HAL_MspInit>
 8004704:	e7f9      	b.n	80046fa <HAL_Init+0x12>
	...

08004708 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004708:	4a03      	ldr	r2, [pc, #12]	@ (8004718 <HAL_IncTick+0x10>)
 800470a:	6813      	ldr	r3, [r2, #0]
 800470c:	4903      	ldr	r1, [pc, #12]	@ (800471c <HAL_IncTick+0x14>)
 800470e:	6809      	ldr	r1, [r1, #0]
 8004710:	440b      	add	r3, r1
 8004712:	6013      	str	r3, [r2, #0]
}
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000984 	.word	0x20000984
 800471c:	20000010 	.word	0x20000010

08004720 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004720:	4b01      	ldr	r3, [pc, #4]	@ (8004728 <HAL_GetTick+0x8>)
 8004722:	6818      	ldr	r0, [r3, #0]
}
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	20000984 	.word	0x20000984

0800472c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800472c:	b538      	push	{r3, r4, r5, lr}
 800472e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004730:	f7ff fff6 	bl	8004720 <HAL_GetTick>
 8004734:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004736:	f1b4 3fff 	cmp.w	r4, #4294967295
 800473a:	d002      	beq.n	8004742 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800473c:	4b04      	ldr	r3, [pc, #16]	@ (8004750 <HAL_Delay+0x24>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004742:	f7ff ffed 	bl	8004720 <HAL_GetTick>
 8004746:	1b40      	subs	r0, r0, r5
 8004748:	42a0      	cmp	r0, r4
 800474a:	d3fa      	bcc.n	8004742 <HAL_Delay+0x16>
  {
  }
}
 800474c:	bd38      	pop	{r3, r4, r5, pc}
 800474e:	bf00      	nop
 8004750:	20000010 	.word	0x20000010

08004754 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004754:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004756:	3030      	adds	r0, #48	@ 0x30
 8004758:	0a0b      	lsrs	r3, r1, #8
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	f003 030c 	and.w	r3, r3, #12
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004760:	58c4      	ldr	r4, [r0, r3]
 8004762:	f001 011f 	and.w	r1, r1, #31
 8004766:	f04f 0c1f 	mov.w	ip, #31
 800476a:	fa0c fc01 	lsl.w	ip, ip, r1
 800476e:	ea24 0c0c 	bic.w	ip, r4, ip
 8004772:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004776:	408a      	lsls	r2, r1
 8004778:	ea4c 0202 	orr.w	r2, ip, r2
 800477c:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800477e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004782:	4770      	bx	lr

08004784 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004784:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004786:	3014      	adds	r0, #20
 8004788:	0e4b      	lsrs	r3, r1, #25
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	f003 0304 	and.w	r3, r3, #4
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004790:	58c4      	ldr	r4, [r0, r3]
 8004792:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8004796:	f04f 0c07 	mov.w	ip, #7
 800479a:	fa0c fc01 	lsl.w	ip, ip, r1
 800479e:	ea24 0c0c 	bic.w	ip, r4, ip
 80047a2:	408a      	lsls	r2, r1
 80047a4:	ea4c 0202 	orr.w	r2, ip, r2
 80047a8:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80047aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_ADC_MspInit>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */
}
 80047b0:	4770      	bx	lr
	...

080047b4 <HAL_ADC_Init>:
{
 80047b4:	b530      	push	{r4, r5, lr}
 80047b6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80047b8:	2300      	movs	r3, #0
 80047ba:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80047bc:	2800      	cmp	r0, #0
 80047be:	f000 8107 	beq.w	80049d0 <HAL_ADC_Init+0x21c>
 80047c2:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047c4:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80047c6:	b313      	cbz	r3, 800480e <HAL_ADC_Init+0x5a>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80047c8:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 80047d0:	d005      	beq.n	80047de <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 80047d8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80047dc:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047de:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047e0:	6893      	ldr	r3, [r2, #8]
 80047e2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80047e6:	d11f      	bne.n	8004828 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80047e8:	6893      	ldr	r3, [r2, #8]
 80047ea:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80047ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047f6:	6093      	str	r3, [r2, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047f8:	4b76      	ldr	r3, [pc, #472]	@ (80049d4 <HAL_ADC_Init+0x220>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	099b      	lsrs	r3, r3, #6
 80047fe:	4a76      	ldr	r2, [pc, #472]	@ (80049d8 <HAL_ADC_Init+0x224>)
 8004800:	fba2 2303 	umull	r2, r3, r2, r3
 8004804:	099b      	lsrs	r3, r3, #6
 8004806:	3301      	adds	r3, #1
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800480c:	e009      	b.n	8004822 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800480e:	f7ff ffcf 	bl	80047b0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004812:	2300      	movs	r3, #0
 8004814:	6623      	str	r3, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004816:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
 800481a:	e7d5      	b.n	80047c8 <HAL_ADC_Init+0x14>
      wait_loop_index--;
 800481c:	9b01      	ldr	r3, [sp, #4]
 800481e:	3b01      	subs	r3, #1
 8004820:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004822:	9b01      	ldr	r3, [sp, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1f9      	bne.n	800481c <HAL_ADC_Init+0x68>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004828:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800482a:	6893      	ldr	r3, [r2, #8]
 800482c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004830:	f040 8096 	bne.w	8004960 <HAL_ADC_Init+0x1ac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004834:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004836:	f043 0310 	orr.w	r3, r3, #16
 800483a:	65e3      	str	r3, [r4, #92]	@ 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800483c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800483e:	f043 0301 	orr.w	r3, r3, #1
 8004842:	6623      	str	r3, [r4, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 8004844:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004846:	6893      	ldr	r3, [r2, #8]
 8004848:	f013 0304 	ands.w	r3, r3, #4
 800484c:	d000      	beq.n	8004850 <HAL_ADC_Init+0x9c>
 800484e:	2301      	movs	r3, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004850:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004852:	f011 0f10 	tst.w	r1, #16
 8004856:	f040 80b4 	bne.w	80049c2 <HAL_ADC_Init+0x20e>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800485a:	2b00      	cmp	r3, #0
 800485c:	f040 80b1 	bne.w	80049c2 <HAL_ADC_Init+0x20e>
    ADC_STATE_CLR_SET(hadc->State,
 8004860:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004862:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004866:	f043 0302 	orr.w	r3, r3, #2
 800486a:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800486c:	6893      	ldr	r3, [r2, #8]
 800486e:	f013 0f01 	tst.w	r3, #1
 8004872:	d115      	bne.n	80048a0 <HAL_ADC_Init+0xec>
 8004874:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	f012 0201 	ands.w	r2, r2, #1
 800487e:	d000      	beq.n	8004882 <HAL_ADC_Init+0xce>
 8004880:	2201      	movs	r2, #1
 8004882:	4b56      	ldr	r3, [pc, #344]	@ (80049dc <HAL_ADC_Init+0x228>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f013 0301 	ands.w	r3, r3, #1
 800488a:	d000      	beq.n	800488e <HAL_ADC_Init+0xda>
 800488c:	2301      	movs	r3, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800488e:	4313      	orrs	r3, r2
 8004890:	d106      	bne.n	80048a0 <HAL_ADC_Init+0xec>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004892:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004894:	4952      	ldr	r1, [pc, #328]	@ (80049e0 <HAL_ADC_Init+0x22c>)
 8004896:	688a      	ldr	r2, [r1, #8]
 8004898:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 800489c:	4313      	orrs	r3, r2
 800489e:	608b      	str	r3, [r1, #8]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048a0:	7f62      	ldrb	r2, [r4, #29]
                 hadc->Init.Overrun                                                     |
 80048a2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048a4:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 80048a8:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 80048aa:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 80048ac:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 80048ae:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048b0:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80048b8:	2a01      	cmp	r2, #1
 80048ba:	d053      	beq.n	8004964 <HAL_ADC_Init+0x1b0>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048bc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80048be:	b122      	cbz	r2, 80048ca <HAL_ADC_Init+0x116>
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048c0:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80048c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80048c6:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048c8:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80048ca:	6821      	ldr	r1, [r4, #0]
 80048cc:	68cd      	ldr	r5, [r1, #12]
 80048ce:	4a45      	ldr	r2, [pc, #276]	@ (80049e4 <HAL_ADC_Init+0x230>)
 80048d0:	402a      	ands	r2, r5
 80048d2:	431a      	orrs	r2, r3
 80048d4:	60ca      	str	r2, [r1, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80048d6:	6822      	ldr	r2, [r4, #0]
 80048d8:	6913      	ldr	r3, [r2, #16]
 80048da:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80048de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048e0:	430b      	orrs	r3, r1
 80048e2:	6113      	str	r3, [r2, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048e4:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048e6:	6893      	ldr	r3, [r2, #8]
 80048e8:	f013 0308 	ands.w	r3, r3, #8
 80048ec:	d000      	beq.n	80048f0 <HAL_ADC_Init+0x13c>
 80048ee:	2301      	movs	r3, #1
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80048f0:	bb3b      	cbnz	r3, 8004942 <HAL_ADC_Init+0x18e>
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80048f2:	7f23      	ldrb	r3, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80048f4:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80048f8:	0049      	lsls	r1, r1, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80048fa:	ea41 3183 	orr.w	r1, r1, r3, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80048fe:	68d3      	ldr	r3, [r2, #12]
 8004900:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004904:	f023 0302 	bic.w	r3, r3, #2
 8004908:	430b      	orrs	r3, r1
 800490a:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.GainCompensation != 0UL)
 800490c:	6923      	ldr	r3, [r4, #16]
 800490e:	b373      	cbz	r3, 800496e <HAL_ADC_Init+0x1ba>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004910:	6822      	ldr	r2, [r4, #0]
 8004912:	6913      	ldr	r3, [r2, #16]
 8004914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004918:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800491a:	6822      	ldr	r2, [r4, #0]
 800491c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004920:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004924:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004928:	6921      	ldr	r1, [r4, #16]
 800492a:	430b      	orrs	r3, r1
 800492c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004930:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004934:	2b01      	cmp	r3, #1
 8004936:	d029      	beq.n	800498c <HAL_ADC_Init+0x1d8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004938:	6822      	ldr	r2, [r4, #0]
 800493a:	6913      	ldr	r3, [r2, #16]
 800493c:	f023 0301 	bic.w	r3, r3, #1
 8004940:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004942:	6963      	ldr	r3, [r4, #20]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d033      	beq.n	80049b0 <HAL_ADC_Init+0x1fc>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004948:	6822      	ldr	r2, [r4, #0]
 800494a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800494c:	f023 030f 	bic.w	r3, r3, #15
 8004950:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004952:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004954:	f023 0303 	bic.w	r3, r3, #3
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800495e:	e035      	b.n	80049cc <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004960:	2000      	movs	r0, #0
 8004962:	e770      	b.n	8004846 <HAL_ADC_Init+0x92>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004964:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004966:	3a01      	subs	r2, #1
 8004968:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800496c:	e7a6      	b.n	80048bc <HAL_ADC_Init+0x108>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800496e:	6822      	ldr	r2, [r4, #0]
 8004970:	6913      	ldr	r3, [r2, #16]
 8004972:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004976:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004978:	6822      	ldr	r2, [r4, #0]
 800497a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800497e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004982:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004986:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800498a:	e7d1      	b.n	8004930 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2,
 800498c:	6821      	ldr	r1, [r4, #0]
 800498e:	690b      	ldr	r3, [r1, #16]
 8004990:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004994:	f023 0304 	bic.w	r3, r3, #4
 8004998:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800499a:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800499c:	432a      	orrs	r2, r5
 800499e:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
 80049a0:	432a      	orrs	r2, r5
 80049a2:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 80049a4:	432a      	orrs	r2, r5
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f043 0301 	orr.w	r3, r3, #1
 80049ac:	610b      	str	r3, [r1, #16]
 80049ae:	e7c8      	b.n	8004942 <HAL_ADC_Init+0x18e>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80049b0:	6821      	ldr	r1, [r4, #0]
 80049b2:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80049b4:	f023 030f 	bic.w	r3, r3, #15
 80049b8:	6a22      	ldr	r2, [r4, #32]
 80049ba:	3a01      	subs	r2, #1
 80049bc:	4313      	orrs	r3, r2
 80049be:	630b      	str	r3, [r1, #48]	@ 0x30
 80049c0:	e7c7      	b.n	8004952 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049c2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80049c4:	f043 0310 	orr.w	r3, r3, #16
 80049c8:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
 80049ca:	2001      	movs	r0, #1
}
 80049cc:	b003      	add	sp, #12
 80049ce:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80049d0:	2001      	movs	r0, #1
 80049d2:	e7fb      	b.n	80049cc <HAL_ADC_Init+0x218>
 80049d4:	20000000 	.word	0x20000000
 80049d8:	053e2d63 	.word	0x053e2d63
 80049dc:	50000100 	.word	0x50000100
 80049e0:	50000300 	.word	0x50000300
 80049e4:	fff04007 	.word	0xfff04007

080049e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80049e8:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80049ea:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80049ec:	f7fd ffa8 	bl	8002940 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049f0:	bd08      	pop	{r3, pc}

080049f2 <HAL_ADC_LevelOutOfWindowCallback>:
}
 80049f2:	4770      	bx	lr

080049f4 <HAL_ADC_ErrorCallback>:
}
 80049f4:	4770      	bx	lr
	...

080049f8 <HAL_ADC_IRQHandler>:
{
 80049f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049fa:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80049fc:	6803      	ldr	r3, [r0, #0]
 80049fe:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004a00:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004a02:	4b9a      	ldr	r3, [pc, #616]	@ (8004c6c <HAL_ADC_IRQHandler+0x274>)
 8004a04:	689e      	ldr	r6, [r3, #8]
 8004a06:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004a0a:	f017 0f02 	tst.w	r7, #2
 8004a0e:	d010      	beq.n	8004a32 <HAL_ADC_IRQHandler+0x3a>
 8004a10:	f015 0f02 	tst.w	r5, #2
 8004a14:	d00d      	beq.n	8004a32 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a16:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004a18:	f013 0f10 	tst.w	r3, #16
 8004a1c:	d103      	bne.n	8004a26 <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004a1e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004a20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a24:	65c3      	str	r3, [r0, #92]	@ 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004a26:	4620      	mov	r0, r4
 8004a28:	f000 fcaa 	bl	8005380 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004a32:	f017 0f04 	tst.w	r7, #4
 8004a36:	d002      	beq.n	8004a3e <HAL_ADC_IRQHandler+0x46>
 8004a38:	f015 0f04 	tst.w	r5, #4
 8004a3c:	d105      	bne.n	8004a4a <HAL_ADC_IRQHandler+0x52>
 8004a3e:	f017 0f08 	tst.w	r7, #8
 8004a42:	d04d      	beq.n	8004ae0 <HAL_ADC_IRQHandler+0xe8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004a44:	f015 0f08 	tst.w	r5, #8
 8004a48:	d04a      	beq.n	8004ae0 <HAL_ADC_IRQHandler+0xe8>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a4a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004a4c:	f013 0f10 	tst.w	r3, #16
 8004a50:	d103      	bne.n	8004a5a <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a52:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004a54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a58:	65e3      	str	r3, [r4, #92]	@ 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004a5a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004a62:	d137      	bne.n	8004ad4 <HAL_ADC_IRQHandler+0xdc>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a64:	4a82      	ldr	r2, [pc, #520]	@ (8004c70 <HAL_ADC_IRQHandler+0x278>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d00c      	beq.n	8004a84 <HAL_ADC_IRQHandler+0x8c>
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d00c      	beq.n	8004a8a <HAL_ADC_IRQHandler+0x92>
 8004a70:	2e09      	cmp	r6, #9
 8004a72:	d805      	bhi.n	8004a80 <HAL_ADC_IRQHandler+0x88>
 8004a74:	f240 2121 	movw	r1, #545	@ 0x221
 8004a78:	40f1      	lsrs	r1, r6
 8004a7a:	f011 0f01 	tst.w	r1, #1
 8004a7e:	d104      	bne.n	8004a8a <HAL_ADC_IRQHandler+0x92>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004a80:	68d2      	ldr	r2, [r2, #12]
 8004a82:	e003      	b.n	8004a8c <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a84:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004a88:	e7f0      	b.n	8004a6c <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004a8a:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004a8c:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8004a90:	d120      	bne.n	8004ad4 <HAL_ADC_IRQHandler+0xdc>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	f012 0f08 	tst.w	r2, #8
 8004a98:	d01c      	beq.n	8004ad4 <HAL_ADC_IRQHandler+0xdc>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	f012 0f04 	tst.w	r2, #4
 8004aa0:	d110      	bne.n	8004ac4 <HAL_ADC_IRQHandler+0xcc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	f022 020c 	bic.w	r2, r2, #12
 8004aa8:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004aaa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ab0:	65e3      	str	r3, [r4, #92]	@ 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004ab2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004ab4:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004ab8:	d10c      	bne.n	8004ad4 <HAL_ADC_IRQHandler+0xdc>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004aba:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004abc:	f043 0301 	orr.w	r3, r3, #1
 8004ac0:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004ac2:	e007      	b.n	8004ad4 <HAL_ADC_IRQHandler+0xdc>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ac4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004ac6:	f043 0310 	orr.w	r3, r3, #16
 8004aca:	65e3      	str	r3, [r4, #92]	@ 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004acc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004ace:	f043 0301 	orr.w	r3, r3, #1
 8004ad2:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f7fd ff25 	bl	8002924 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	220c      	movs	r2, #12
 8004ade:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004ae0:	f017 0f20 	tst.w	r7, #32
 8004ae4:	d002      	beq.n	8004aec <HAL_ADC_IRQHandler+0xf4>
 8004ae6:	f015 0f20 	tst.w	r5, #32
 8004aea:	d105      	bne.n	8004af8 <HAL_ADC_IRQHandler+0x100>
 8004aec:	f017 0f40 	tst.w	r7, #64	@ 0x40
 8004af0:	d05c      	beq.n	8004bac <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004af2:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8004af6:	d059      	beq.n	8004bac <HAL_ADC_IRQHandler+0x1b4>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004af8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004afa:	f013 0f10 	tst.w	r3, #16
 8004afe:	d103      	bne.n	8004b08 <HAL_ADC_IRQHandler+0x110>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004b00:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b02:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b06:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004b08:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004b0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b0c:	f412 7fc0 	tst.w	r2, #384	@ 0x180
 8004b10:	d112      	bne.n	8004b38 <HAL_ADC_IRQHandler+0x140>
 8004b12:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004b1a:	d10f      	bne.n	8004b3c <HAL_ADC_IRQHandler+0x144>
 8004b1c:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b1e:	4a54      	ldr	r2, [pc, #336]	@ (8004c70 <HAL_ADC_IRQHandler+0x278>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00d      	beq.n	8004b40 <HAL_ADC_IRQHandler+0x148>
 8004b24:	461a      	mov	r2, r3
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d00d      	beq.n	8004b46 <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b2a:	b166      	cbz	r6, 8004b46 <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004b2c:	2e06      	cmp	r6, #6
 8004b2e:	d00a      	beq.n	8004b46 <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004b30:	2e07      	cmp	r6, #7
 8004b32:	d008      	beq.n	8004b46 <HAL_ADC_IRQHandler+0x14e>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004b34:	68d2      	ldr	r2, [r2, #12]
 8004b36:	e007      	b.n	8004b48 <HAL_ADC_IRQHandler+0x150>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004b38:	2100      	movs	r1, #0
 8004b3a:	e7eb      	b.n	8004b14 <HAL_ADC_IRQHandler+0x11c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	e7ee      	b.n	8004b1e <HAL_ADC_IRQHandler+0x126>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b40:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004b44:	e7ef      	b.n	8004b26 <HAL_ADC_IRQHandler+0x12e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004b46:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004b48:	b351      	cbz	r1, 8004ba0 <HAL_ADC_IRQHandler+0x1a8>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004b4a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8004b4e:	d003      	beq.n	8004b58 <HAL_ADC_IRQHandler+0x160>
 8004b50:	b330      	cbz	r0, 8004ba0 <HAL_ADC_IRQHandler+0x1a8>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004b52:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8004b56:	d123      	bne.n	8004ba0 <HAL_ADC_IRQHandler+0x1a8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004b58:	6819      	ldr	r1, [r3, #0]
 8004b5a:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004b5e:	d01f      	beq.n	8004ba0 <HAL_ADC_IRQHandler+0x1a8>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004b60:	f412 1f00 	tst.w	r2, #2097152	@ 0x200000
 8004b64:	d11c      	bne.n	8004ba0 <HAL_ADC_IRQHandler+0x1a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	f012 0f08 	tst.w	r2, #8
 8004b6c:	d110      	bne.n	8004b90 <HAL_ADC_IRQHandler+0x198>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b74:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004b76:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b7c:	65e3      	str	r3, [r4, #92]	@ 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004b7e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b80:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004b84:	d10c      	bne.n	8004ba0 <HAL_ADC_IRQHandler+0x1a8>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b86:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b88:	f043 0301 	orr.w	r3, r3, #1
 8004b8c:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004b8e:	e007      	b.n	8004ba0 <HAL_ADC_IRQHandler+0x1a8>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b90:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b92:	f043 0310 	orr.w	r3, r3, #16
 8004b96:	65e3      	str	r3, [r4, #92]	@ 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b98:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004b9a:	f043 0301 	orr.w	r3, r3, #1
 8004b9e:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004ba0:	4620      	mov	r0, r4
 8004ba2:	f000 fbe9 	bl	8005378 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	2260      	movs	r2, #96	@ 0x60
 8004baa:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004bac:	f017 0f80 	tst.w	r7, #128	@ 0x80
 8004bb0:	d002      	beq.n	8004bb8 <HAL_ADC_IRQHandler+0x1c0>
 8004bb2:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8004bb6:	d12f      	bne.n	8004c18 <HAL_ADC_IRQHandler+0x220>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004bb8:	f417 7f80 	tst.w	r7, #256	@ 0x100
 8004bbc:	d002      	beq.n	8004bc4 <HAL_ADC_IRQHandler+0x1cc>
 8004bbe:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8004bc2:	d134      	bne.n	8004c2e <HAL_ADC_IRQHandler+0x236>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004bc4:	f417 7f00 	tst.w	r7, #512	@ 0x200
 8004bc8:	d002      	beq.n	8004bd0 <HAL_ADC_IRQHandler+0x1d8>
 8004bca:	f415 7f00 	tst.w	r5, #512	@ 0x200
 8004bce:	d13a      	bne.n	8004c46 <HAL_ADC_IRQHandler+0x24e>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004bd0:	f017 0f10 	tst.w	r7, #16
 8004bd4:	d019      	beq.n	8004c0a <HAL_ADC_IRQHandler+0x212>
 8004bd6:	f015 0f10 	tst.w	r5, #16
 8004bda:	d016      	beq.n	8004c0a <HAL_ADC_IRQHandler+0x212>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004bdc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004bde:	b133      	cbz	r3, 8004bee <HAL_ADC_IRQHandler+0x1f6>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004be0:	2e00      	cmp	r6, #0
 8004be2:	d03c      	beq.n	8004c5e <HAL_ADC_IRQHandler+0x266>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004be4:	4b21      	ldr	r3, [pc, #132]	@ (8004c6c <HAL_ADC_IRQHandler+0x274>)
 8004be6:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004be8:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 8004bec:	d00a      	beq.n	8004c04 <HAL_ADC_IRQHandler+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004bee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004bf0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004bf4:	65e3      	str	r3, [r4, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004bf6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004bf8:	f043 0302 	orr.w	r3, r3, #2
 8004bfc:	6623      	str	r3, [r4, #96]	@ 0x60
      HAL_ADC_ErrorCallback(hadc);
 8004bfe:	4620      	mov	r0, r4
 8004c00:	f7ff fef8 	bl	80049f4 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	2210      	movs	r2, #16
 8004c08:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004c0a:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 8004c0e:	d002      	beq.n	8004c16 <HAL_ADC_IRQHandler+0x21e>
 8004c10:	f415 6f80 	tst.w	r5, #1024	@ 0x400
 8004c14:	d12e      	bne.n	8004c74 <HAL_ADC_IRQHandler+0x27c>
}
 8004c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c18:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c1e:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004c20:	4620      	mov	r0, r4
 8004c22:	f7ff fee6 	bl	80049f2 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	2280      	movs	r2, #128	@ 0x80
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	e7c4      	b.n	8004bb8 <HAL_ADC_IRQHandler+0x1c0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004c2e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c34:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004c36:	4620      	mov	r0, r4
 8004c38:	f000 fba0 	bl	800537c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	e7be      	b.n	8004bc4 <HAL_ADC_IRQHandler+0x1cc>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004c46:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c4c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004c4e:	4620      	mov	r0, r4
 8004c50:	f000 fb95 	bl	800537e <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	e7b8      	b.n	8004bd0 <HAL_ADC_IRQHandler+0x1d8>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004c5e:	6823      	ldr	r3, [r4, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f013 0f01 	tst.w	r3, #1
 8004c66:	d0cd      	beq.n	8004c04 <HAL_ADC_IRQHandler+0x20c>
 8004c68:	e7c1      	b.n	8004bee <HAL_ADC_IRQHandler+0x1f6>
 8004c6a:	bf00      	nop
 8004c6c:	50000300 	.word	0x50000300
 8004c70:	50000100 	.word	0x50000100
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004c74:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c7a:	65e3      	str	r3, [r4, #92]	@ 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004c7c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004c7e:	f043 0308 	orr.w	r3, r3, #8
 8004c82:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004c84:	6823      	ldr	r3, [r4, #0]
 8004c86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c8a:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	f000 fb74 	bl	800537a <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8004c92:	e7c0      	b.n	8004c16 <HAL_ADC_IRQHandler+0x21e>

08004c94 <ADC_DMAConvCplt>:
{
 8004c94:	b508      	push	{r3, lr}
 8004c96:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c98:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004c9a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004c9c:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8004ca0:	d130      	bne.n	8004d04 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ca2:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004ca4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ca8:	65c3      	str	r3, [r0, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004caa:	6803      	ldr	r3, [r0, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	f012 0f08 	tst.w	r2, #8
 8004cb2:	d014      	beq.n	8004cde <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004cba:	d120      	bne.n	8004cfe <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8004cc2:	d11c      	bne.n	8004cfe <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004cc4:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004cc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cca:	65c3      	str	r3, [r0, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004ccc:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004cce:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004cd2:	d114      	bne.n	8004cfe <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004cd4:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8004cdc:	e00f      	b.n	8004cfe <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f013 0f02 	tst.w	r3, #2
 8004ce4:	d10b      	bne.n	8004cfe <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ce6:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cec:	65c3      	str	r3, [r0, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004cee:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004cf0:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004cf4:	d103      	bne.n	8004cfe <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004cf6:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	65c3      	str	r3, [r0, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8004cfe:	f7fd fe11 	bl	8002924 <HAL_ADC_ConvCpltCallback>
}
 8004d02:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004d04:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004d06:	f012 0f10 	tst.w	r2, #16
 8004d0a:	d104      	bne.n	8004d16 <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d0c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8004d0e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d10:	4618      	mov	r0, r3
 8004d12:	4790      	blx	r2
}
 8004d14:	e7f5      	b.n	8004d02 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8004d16:	f7ff fe6d 	bl	80049f4 <HAL_ADC_ErrorCallback>
 8004d1a:	e7f2      	b.n	8004d02 <ADC_DMAConvCplt+0x6e>

08004d1c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d1c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d1e:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004d20:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d26:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004d28:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004d2a:	f043 0304 	orr.w	r3, r3, #4
 8004d2e:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d30:	f7ff fe60 	bl	80049f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d34:	bd08      	pop	{r3, pc}
	...

08004d38 <HAL_ADC_ConfigChannel>:
{
 8004d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d3a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004d40:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	f000 821c 	beq.w	8005182 <HAL_ADC_ConfigChannel+0x44a>
 8004d4a:	4604      	mov	r4, r0
 8004d4c:	460d      	mov	r5, r1
 8004d4e:	2301      	movs	r3, #1
 8004d50:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d54:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d56:	6883      	ldr	r3, [r0, #8]
 8004d58:	f013 0f04 	tst.w	r3, #4
 8004d5c:	d009      	beq.n	8004d72 <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d5e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004d60:	f043 0320 	orr.w	r3, r3, #32
 8004d64:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
 8004d66:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004d68:	2300      	movs	r3, #0
 8004d6a:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8004d6e:	b003      	add	sp, #12
 8004d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004d72:	680a      	ldr	r2, [r1, #0]
 8004d74:	6849      	ldr	r1, [r1, #4]
 8004d76:	f7ff fced 	bl	8004754 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d7a:	6820      	ldr	r0, [r4, #0]
 8004d7c:	6883      	ldr	r3, [r0, #8]
 8004d7e:	f013 0304 	ands.w	r3, r3, #4
 8004d82:	d000      	beq.n	8004d86 <HAL_ADC_ConfigChannel+0x4e>
 8004d84:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004d86:	6886      	ldr	r6, [r0, #8]
 8004d88:	f016 0608 	ands.w	r6, r6, #8
 8004d8c:	d000      	beq.n	8004d90 <HAL_ADC_ConfigChannel+0x58>
 8004d8e:	2601      	movs	r6, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d13e      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0xda>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d94:	2e00      	cmp	r6, #0
 8004d96:	d13c      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0xda>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d98:	68aa      	ldr	r2, [r5, #8]
 8004d9a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004d9e:	d06f      	beq.n	8004e80 <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004da0:	6829      	ldr	r1, [r5, #0]
 8004da2:	f7ff fcef 	bl	8004784 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004da6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004da8:	6953      	ldr	r3, [r2, #20]
 8004daa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dae:	6153      	str	r3, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004db0:	6969      	ldr	r1, [r5, #20]
 8004db2:	6822      	ldr	r2, [r4, #0]
 8004db4:	68d3      	ldr	r3, [r2, #12]
 8004db6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	4099      	lsls	r1, r3
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004dbe:	6928      	ldr	r0, [r5, #16]
 8004dc0:	2804      	cmp	r0, #4
 8004dc2:	d06a      	beq.n	8004e9a <HAL_ADC_ConfigChannel+0x162>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dc4:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8004dc6:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8004dca:	4bab      	ldr	r3, [pc, #684]	@ (8005078 <HAL_ADC_ConfigChannel+0x340>)
 8004dcc:	403b      	ands	r3, r7
 8004dce:	682f      	ldr	r7, [r5, #0]
 8004dd0:	f007 4cf8 	and.w	ip, r7, #2080374784	@ 0x7c000000
 8004dd4:	ea41 010c 	orr.w	r1, r1, ip
 8004dd8:	430b      	orrs	r3, r1
 8004dda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004dde:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	6928      	ldr	r0, [r5, #16]
 8004de6:	69aa      	ldr	r2, [r5, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004de8:	3360      	adds	r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8004dea:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8004dee:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8004df2:	430a      	orrs	r2, r1
 8004df4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	6929      	ldr	r1, [r5, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004dfc:	7f2a      	ldrb	r2, [r5, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004dfe:	2a01      	cmp	r2, #1
 8004e00:	d048      	beq.n	8004e94 <HAL_ADC_ConfigChannel+0x15c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e02:	3360      	adds	r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8004e04:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8004e08:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004e0c:	4332      	orrs	r2, r6
 8004e0e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e12:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e14:	6893      	ldr	r3, [r2, #8]
 8004e16:	f013 0f01 	tst.w	r3, #1
 8004e1a:	d116      	bne.n	8004e4a <HAL_ADC_ConfigChannel+0x112>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004e1c:	682b      	ldr	r3, [r5, #0]
 8004e1e:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004e20:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8004e24:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004e28:	ea21 0106 	bic.w	r1, r1, r6
 8004e2c:	f000 0618 	and.w	r6, r0, #24
 8004e30:	4892      	ldr	r0, [pc, #584]	@ (800507c <HAL_ADC_ConfigChannel+0x344>)
 8004e32:	40f0      	lsrs	r0, r6
 8004e34:	4003      	ands	r3, r0
 8004e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e3a:	430b      	orrs	r3, r1
 8004e3c:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004e40:	68ea      	ldr	r2, [r5, #12]
 8004e42:	4b8f      	ldr	r3, [pc, #572]	@ (8005080 <HAL_ADC_ConfigChannel+0x348>)
 8004e44:	429a      	cmp	r2, r3
 8004e46:	f000 808f 	beq.w	8004f68 <HAL_ADC_ConfigChannel+0x230>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004e4a:	682b      	ldr	r3, [r5, #0]
 8004e4c:	4a8d      	ldr	r2, [pc, #564]	@ (8005084 <HAL_ADC_ConfigChannel+0x34c>)
 8004e4e:	4213      	tst	r3, r2
 8004e50:	f000 818f 	beq.w	8005172 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004e54:	4a8c      	ldr	r2, [pc, #560]	@ (8005088 <HAL_ADC_ConfigChannel+0x350>)
 8004e56:	6892      	ldr	r2, [r2, #8]
 8004e58:	f002 71e0 	and.w	r1, r2, #29360128	@ 0x1c00000
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004e5c:	488b      	ldr	r0, [pc, #556]	@ (800508c <HAL_ADC_ConfigChannel+0x354>)
 8004e5e:	4283      	cmp	r3, r0
 8004e60:	f000 813e 	beq.w	80050e0 <HAL_ADC_ConfigChannel+0x3a8>
 8004e64:	488a      	ldr	r0, [pc, #552]	@ (8005090 <HAL_ADC_ConfigChannel+0x358>)
 8004e66:	4283      	cmp	r3, r0
 8004e68:	f000 813a 	beq.w	80050e0 <HAL_ADC_ConfigChannel+0x3a8>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004e6c:	4889      	ldr	r0, [pc, #548]	@ (8005094 <HAL_ADC_ConfigChannel+0x35c>)
 8004e6e:	4283      	cmp	r3, r0
 8004e70:	f000 815c 	beq.w	800512c <HAL_ADC_ConfigChannel+0x3f4>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004e74:	4888      	ldr	r0, [pc, #544]	@ (8005098 <HAL_ADC_ConfigChannel+0x360>)
 8004e76:	4283      	cmp	r3, r0
 8004e78:	f000 816a 	beq.w	8005150 <HAL_ADC_ConfigChannel+0x418>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	e773      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004e80:	2200      	movs	r2, #0
 8004e82:	6829      	ldr	r1, [r5, #0]
 8004e84:	f7ff fc7e 	bl	8004784 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004e88:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004e8a:	6953      	ldr	r3, [r2, #20]
 8004e8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e90:	6153      	str	r3, [r2, #20]
}
 8004e92:	e78d      	b.n	8004db0 <HAL_ADC_ConfigChannel+0x78>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e94:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8004e98:	e7b3      	b.n	8004e02 <HAL_ADC_ConfigChannel+0xca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e9a:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004e9c:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e9e:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ea2:	682b      	ldr	r3, [r5, #0]
 8004ea4:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004ea8:	bb78      	cbnz	r0, 8004f0a <HAL_ADC_ConfigChannel+0x1d2>
 8004eaa:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004eae:	4299      	cmp	r1, r3
 8004eb0:	d033      	beq.n	8004f1a <HAL_ADC_ConfigChannel+0x1e2>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004eb2:	6821      	ldr	r1, [r4, #0]
 8004eb4:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8004eb6:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8004eb8:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ebc:	682b      	ldr	r3, [r5, #0]
 8004ebe:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004ec2:	bb78      	cbnz	r0, 8004f24 <HAL_ADC_ConfigChannel+0x1ec>
 8004ec4:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d033      	beq.n	8004f34 <HAL_ADC_ConfigChannel+0x1fc>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ecc:	6821      	ldr	r1, [r4, #0]
 8004ece:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004ed0:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8004ed2:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ed6:	682b      	ldr	r3, [r5, #0]
 8004ed8:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004edc:	bb78      	cbnz	r0, 8004f3e <HAL_ADC_ConfigChannel+0x206>
 8004ede:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d033      	beq.n	8004f4e <HAL_ADC_ConfigChannel+0x216>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ee6:	6821      	ldr	r1, [r4, #0]
 8004ee8:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8004eea:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8004eec:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004ef6:	bb78      	cbnz	r0, 8004f58 <HAL_ADC_ConfigChannel+0x220>
 8004ef8:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d188      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0xda>
  MODIFY_REG(*preg,
 8004f00:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8004f02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f06:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8004f08:	e783      	b.n	8004e12 <HAL_ADC_ConfigChannel+0xda>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0a:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f0e:	b113      	cbz	r3, 8004f16 <HAL_ADC_ConfigChannel+0x1de>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8004f10:	fab3 f383 	clz	r3, r3
 8004f14:	e7cb      	b.n	8004eae <HAL_ADC_ConfigChannel+0x176>
    return 32U;
 8004f16:	2320      	movs	r3, #32
 8004f18:	e7c9      	b.n	8004eae <HAL_ADC_ConfigChannel+0x176>
  MODIFY_REG(*preg,
 8004f1a:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004f1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f20:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8004f22:	e7c6      	b.n	8004eb2 <HAL_ADC_ConfigChannel+0x17a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f24:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004f28:	b113      	cbz	r3, 8004f30 <HAL_ADC_ConfigChannel+0x1f8>
  return __builtin_clz(value);
 8004f2a:	fab3 f383 	clz	r3, r3
 8004f2e:	e7cb      	b.n	8004ec8 <HAL_ADC_ConfigChannel+0x190>
    return 32U;
 8004f30:	2320      	movs	r3, #32
 8004f32:	e7c9      	b.n	8004ec8 <HAL_ADC_ConfigChannel+0x190>
  MODIFY_REG(*preg,
 8004f34:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8004f36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f3a:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8004f3c:	e7c6      	b.n	8004ecc <HAL_ADC_ConfigChannel+0x194>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3e:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004f42:	b113      	cbz	r3, 8004f4a <HAL_ADC_ConfigChannel+0x212>
  return __builtin_clz(value);
 8004f44:	fab3 f383 	clz	r3, r3
 8004f48:	e7cb      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x1aa>
    return 32U;
 8004f4a:	2320      	movs	r3, #32
 8004f4c:	e7c9      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x1aa>
  MODIFY_REG(*preg,
 8004f4e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004f50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f54:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8004f56:	e7c6      	b.n	8004ee6 <HAL_ADC_ConfigChannel+0x1ae>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f58:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004f5c:	b113      	cbz	r3, 8004f64 <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8004f5e:	fab3 f383 	clz	r3, r3
 8004f62:	e7cb      	b.n	8004efc <HAL_ADC_ConfigChannel+0x1c4>
    return 32U;
 8004f64:	2320      	movs	r3, #32
 8004f66:	e7c9      	b.n	8004efc <HAL_ADC_ConfigChannel+0x1c4>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f68:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f6a:	682b      	ldr	r3, [r5, #0]
 8004f6c:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004f70:	bb26      	cbnz	r6, 8004fbc <HAL_ADC_ConfigChannel+0x284>
 8004f72:	0e9a      	lsrs	r2, r3, #26
 8004f74:	3201      	adds	r2, #1
 8004f76:	f002 021f 	and.w	r2, r2, #31
 8004f7a:	2a09      	cmp	r2, #9
 8004f7c:	bf8c      	ite	hi
 8004f7e:	2200      	movhi	r2, #0
 8004f80:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f82:	2a00      	cmp	r2, #0
 8004f84:	d052      	beq.n	800502c <HAL_ADC_ConfigChannel+0x2f4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f86:	bb46      	cbnz	r6, 8004fda <HAL_ADC_ConfigChannel+0x2a2>
 8004f88:	0e99      	lsrs	r1, r3, #26
 8004f8a:	3101      	adds	r1, #1
 8004f8c:	0689      	lsls	r1, r1, #26
 8004f8e:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004f92:	bb76      	cbnz	r6, 8004ff2 <HAL_ADC_ConfigChannel+0x2ba>
 8004f94:	0e9f      	lsrs	r7, r3, #26
 8004f96:	3701      	adds	r7, #1
 8004f98:	f007 071f 	and.w	r7, r7, #31
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	40ba      	lsls	r2, r7
 8004fa0:	4311      	orrs	r1, r2
 8004fa2:	bbae      	cbnz	r6, 8005010 <HAL_ADC_ConfigChannel+0x2d8>
 8004fa4:	0e9b      	lsrs	r3, r3, #26
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	f003 031f 	and.w	r3, r3, #31
 8004fac:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004fb0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fb2:	4319      	orrs	r1, r3
 8004fb4:	68aa      	ldr	r2, [r5, #8]
 8004fb6:	f7ff fbe5 	bl	8004784 <LL_ADC_SetChannelSamplingTime>
 8004fba:	e746      	b.n	8004e4a <HAL_ADC_ConfigChannel+0x112>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fbc:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8004fc0:	b14a      	cbz	r2, 8004fd6 <HAL_ADC_ConfigChannel+0x29e>
  return __builtin_clz(value);
 8004fc2:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004fc6:	3201      	adds	r2, #1
 8004fc8:	f002 021f 	and.w	r2, r2, #31
 8004fcc:	2a09      	cmp	r2, #9
 8004fce:	bf8c      	ite	hi
 8004fd0:	2200      	movhi	r2, #0
 8004fd2:	2201      	movls	r2, #1
 8004fd4:	e7d5      	b.n	8004f82 <HAL_ADC_ConfigChannel+0x24a>
    return 32U;
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	e7f5      	b.n	8004fc6 <HAL_ADC_ConfigChannel+0x28e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fda:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8004fde:	b131      	cbz	r1, 8004fee <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8004fe0:	fab1 f181 	clz	r1, r1
 8004fe4:	3101      	adds	r1, #1
 8004fe6:	0689      	lsls	r1, r1, #26
 8004fe8:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004fec:	e7d1      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x25a>
    return 32U;
 8004fee:	2120      	movs	r1, #32
 8004ff0:	e7f8      	b.n	8004fe4 <HAL_ADC_ConfigChannel+0x2ac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff2:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8004ff6:	b14a      	cbz	r2, 800500c <HAL_ADC_ConfigChannel+0x2d4>
  return __builtin_clz(value);
 8004ff8:	fab2 f282 	clz	r2, r2
 8004ffc:	3201      	adds	r2, #1
 8004ffe:	f002 021f 	and.w	r2, r2, #31
 8005002:	f04f 0c01 	mov.w	ip, #1
 8005006:	fa0c f202 	lsl.w	r2, ip, r2
 800500a:	e7c9      	b.n	8004fa0 <HAL_ADC_ConfigChannel+0x268>
    return 32U;
 800500c:	2220      	movs	r2, #32
 800500e:	e7f5      	b.n	8004ffc <HAL_ADC_ConfigChannel+0x2c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005010:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8005014:	b143      	cbz	r3, 8005028 <HAL_ADC_ConfigChannel+0x2f0>
  return __builtin_clz(value);
 8005016:	fab3 f383 	clz	r3, r3
 800501a:	3301      	adds	r3, #1
 800501c:	f003 031f 	and.w	r3, r3, #31
 8005020:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005024:	051b      	lsls	r3, r3, #20
 8005026:	e7c4      	b.n	8004fb2 <HAL_ADC_ConfigChannel+0x27a>
    return 32U;
 8005028:	2320      	movs	r3, #32
 800502a:	e7f6      	b.n	800501a <HAL_ADC_ConfigChannel+0x2e2>
 800502c:	b9ce      	cbnz	r6, 8005062 <HAL_ADC_ConfigChannel+0x32a>
 800502e:	0e99      	lsrs	r1, r3, #26
 8005030:	3101      	adds	r1, #1
 8005032:	0689      	lsls	r1, r1, #26
 8005034:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8005038:	bb96      	cbnz	r6, 80050a0 <HAL_ADC_ConfigChannel+0x368>
 800503a:	0e9f      	lsrs	r7, r3, #26
 800503c:	3701      	adds	r7, #1
 800503e:	f007 071f 	and.w	r7, r7, #31
 8005042:	2201      	movs	r2, #1
 8005044:	40ba      	lsls	r2, r7
 8005046:	4311      	orrs	r1, r2
 8005048:	bbce      	cbnz	r6, 80050be <HAL_ADC_ConfigChannel+0x386>
 800504a:	0e9b      	lsrs	r3, r3, #26
 800504c:	3301      	adds	r3, #1
 800504e:	f003 031f 	and.w	r3, r3, #31
 8005052:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005056:	3b1e      	subs	r3, #30
 8005058:	051b      	lsls	r3, r3, #20
 800505a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800505e:	4319      	orrs	r1, r3
 8005060:	e7a8      	b.n	8004fb4 <HAL_ADC_ConfigChannel+0x27c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005062:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8005066:	b1c9      	cbz	r1, 800509c <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8005068:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800506c:	3101      	adds	r1, #1
 800506e:	0689      	lsls	r1, r1, #26
 8005070:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8005074:	e7e0      	b.n	8005038 <HAL_ADC_ConfigChannel+0x300>
 8005076:	bf00      	nop
 8005078:	03fff000 	.word	0x03fff000
 800507c:	0007ffff 	.word	0x0007ffff
 8005080:	407f0000 	.word	0x407f0000
 8005084:	80080000 	.word	0x80080000
 8005088:	50000300 	.word	0x50000300
 800508c:	c3210000 	.word	0xc3210000
 8005090:	90c00010 	.word	0x90c00010
 8005094:	c7520000 	.word	0xc7520000
 8005098:	cb840000 	.word	0xcb840000
    return 32U;
 800509c:	2120      	movs	r1, #32
 800509e:	e7e5      	b.n	800506c <HAL_ADC_ConfigChannel+0x334>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a0:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80050a4:	b14a      	cbz	r2, 80050ba <HAL_ADC_ConfigChannel+0x382>
  return __builtin_clz(value);
 80050a6:	fab2 f282 	clz	r2, r2
 80050aa:	3201      	adds	r2, #1
 80050ac:	f002 021f 	and.w	r2, r2, #31
 80050b0:	f04f 0c01 	mov.w	ip, #1
 80050b4:	fa0c f202 	lsl.w	r2, ip, r2
 80050b8:	e7c5      	b.n	8005046 <HAL_ADC_ConfigChannel+0x30e>
    return 32U;
 80050ba:	2220      	movs	r2, #32
 80050bc:	e7f5      	b.n	80050aa <HAL_ADC_ConfigChannel+0x372>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050be:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80050c2:	b15b      	cbz	r3, 80050dc <HAL_ADC_ConfigChannel+0x3a4>
  return __builtin_clz(value);
 80050c4:	fab3 f383 	clz	r3, r3
 80050c8:	3301      	adds	r3, #1
 80050ca:	f003 031f 	and.w	r3, r3, #31
 80050ce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80050d2:	3b1e      	subs	r3, #30
 80050d4:	051b      	lsls	r3, r3, #20
 80050d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80050da:	e7c0      	b.n	800505e <HAL_ADC_ConfigChannel+0x326>
    return 32U;
 80050dc:	2320      	movs	r3, #32
 80050de:	e7f3      	b.n	80050c8 <HAL_ADC_ConfigChannel+0x390>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80050e0:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 80050e4:	f47f aec2 	bne.w	8004e6c <HAL_ADC_ConfigChannel+0x134>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050ee:	d001      	beq.n	80050f4 <HAL_ADC_ConfigChannel+0x3bc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050f0:	2000      	movs	r0, #0
 80050f2:	e639      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050f4:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80050f8:	4a23      	ldr	r2, [pc, #140]	@ (8005188 <HAL_ADC_ConfigChannel+0x450>)
 80050fa:	6893      	ldr	r3, [r2, #8]
 80050fc:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005100:	4319      	orrs	r1, r3
 8005102:	6091      	str	r1, [r2, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005104:	4b21      	ldr	r3, [pc, #132]	@ (800518c <HAL_ADC_ConfigChannel+0x454>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	099b      	lsrs	r3, r3, #6
 800510a:	4a21      	ldr	r2, [pc, #132]	@ (8005190 <HAL_ADC_ConfigChannel+0x458>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	099b      	lsrs	r3, r3, #6
 8005112:	3301      	adds	r3, #1
 8005114:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800511c:	9b01      	ldr	r3, [sp, #4]
 800511e:	b11b      	cbz	r3, 8005128 <HAL_ADC_ConfigChannel+0x3f0>
            wait_loop_index--;
 8005120:	9b01      	ldr	r3, [sp, #4]
 8005122:	3b01      	subs	r3, #1
 8005124:	9301      	str	r3, [sp, #4]
 8005126:	e7f9      	b.n	800511c <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005128:	2000      	movs	r0, #0
 800512a:	e61d      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800512c:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8005130:	f47f aea0 	bne.w	8004e74 <HAL_ADC_ConfigChannel+0x13c>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005134:	6822      	ldr	r2, [r4, #0]
 8005136:	4b17      	ldr	r3, [pc, #92]	@ (8005194 <HAL_ADC_ConfigChannel+0x45c>)
 8005138:	429a      	cmp	r2, r3
 800513a:	d01c      	beq.n	8005176 <HAL_ADC_ConfigChannel+0x43e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800513c:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
 8005140:	4a11      	ldr	r2, [pc, #68]	@ (8005188 <HAL_ADC_ConfigChannel+0x450>)
 8005142:	6893      	ldr	r3, [r2, #8]
 8005144:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005148:	4319      	orrs	r1, r3
 800514a:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800514c:	2000      	movs	r0, #0
}
 800514e:	e60b      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005150:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8005154:	d111      	bne.n	800517a <HAL_ADC_ConfigChannel+0x442>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005156:	6822      	ldr	r2, [r4, #0]
 8005158:	4b0e      	ldr	r3, [pc, #56]	@ (8005194 <HAL_ADC_ConfigChannel+0x45c>)
 800515a:	429a      	cmp	r2, r3
 800515c:	d00f      	beq.n	800517e <HAL_ADC_ConfigChannel+0x446>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800515e:	f441 0380 	orr.w	r3, r1, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005162:	4909      	ldr	r1, [pc, #36]	@ (8005188 <HAL_ADC_ConfigChannel+0x450>)
 8005164:	688a      	ldr	r2, [r1, #8]
 8005166:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800516a:	4313      	orrs	r3, r2
 800516c:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800516e:	2000      	movs	r0, #0
}
 8005170:	e5fa      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
 8005172:	2000      	movs	r0, #0
 8005174:	e5f8      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
 8005176:	2000      	movs	r0, #0
 8005178:	e5f6      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
 800517a:	2000      	movs	r0, #0
 800517c:	e5f4      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
 800517e:	2000      	movs	r0, #0
 8005180:	e5f2      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8005182:	2002      	movs	r0, #2
 8005184:	e5f3      	b.n	8004d6e <HAL_ADC_ConfigChannel+0x36>
 8005186:	bf00      	nop
 8005188:	50000300 	.word	0x50000300
 800518c:	20000000 	.word	0x20000000
 8005190:	053e2d63 	.word	0x053e2d63
 8005194:	50000100 	.word	0x50000100

08005198 <ADC_Enable>:
{
 8005198:	b530      	push	{r4, r5, lr}
 800519a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800519c:	2300      	movs	r3, #0
 800519e:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051a0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	f012 0f01 	tst.w	r2, #1
 80051a8:	d158      	bne.n	800525c <ADC_Enable+0xc4>
 80051aa:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80051ac:	6899      	ldr	r1, [r3, #8]
 80051ae:	4a2d      	ldr	r2, [pc, #180]	@ (8005264 <ADC_Enable+0xcc>)
 80051b0:	4211      	tst	r1, r2
 80051b2:	d119      	bne.n	80051e8 <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 80051b4:	689a      	ldr	r2, [r3, #8]
 80051b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80051ba:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80051be:	f042 0201 	orr.w	r2, r2, #1
 80051c2:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80051c4:	4b28      	ldr	r3, [pc, #160]	@ (8005268 <ADC_Enable+0xd0>)
 80051c6:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80051c8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80051cc:	d01c      	beq.n	8005208 <ADC_Enable+0x70>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051ce:	4b27      	ldr	r3, [pc, #156]	@ (800526c <ADC_Enable+0xd4>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	099b      	lsrs	r3, r3, #6
 80051d4:	4a26      	ldr	r2, [pc, #152]	@ (8005270 <ADC_Enable+0xd8>)
 80051d6:	fba2 2303 	umull	r2, r3, r2, r3
 80051da:	099b      	lsrs	r3, r3, #6
 80051dc:	3301      	adds	r3, #1
 80051de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80051e6:	e00c      	b.n	8005202 <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051e8:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80051ea:	f043 0310 	orr.w	r3, r3, #16
 80051ee:	65c3      	str	r3, [r0, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051f0:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80051f2:	f043 0301 	orr.w	r3, r3, #1
 80051f6:	6603      	str	r3, [r0, #96]	@ 0x60
      return HAL_ERROR;
 80051f8:	2001      	movs	r0, #1
 80051fa:	e030      	b.n	800525e <ADC_Enable+0xc6>
        wait_loop_index--;
 80051fc:	9b01      	ldr	r3, [sp, #4]
 80051fe:	3b01      	subs	r3, #1
 8005200:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005202:	9b01      	ldr	r3, [sp, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1f9      	bne.n	80051fc <ADC_Enable+0x64>
    tickstart = HAL_GetTick();
 8005208:	f7ff fa8a 	bl	8004720 <HAL_GetTick>
 800520c:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800520e:	6823      	ldr	r3, [r4, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	f012 0f01 	tst.w	r2, #1
 8005216:	d11f      	bne.n	8005258 <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	f012 0f01 	tst.w	r2, #1
 800521e:	d107      	bne.n	8005230 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005226:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800522a:	f042 0201 	orr.w	r2, r2, #1
 800522e:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005230:	f7ff fa76 	bl	8004720 <HAL_GetTick>
 8005234:	1b43      	subs	r3, r0, r5
 8005236:	2b02      	cmp	r3, #2
 8005238:	d9e9      	bls.n	800520e <ADC_Enable+0x76>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f013 0f01 	tst.w	r3, #1
 8005242:	d1e4      	bne.n	800520e <ADC_Enable+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005244:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005246:	f043 0310 	orr.w	r3, r3, #16
 800524a:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800524c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800524e:	f043 0301 	orr.w	r3, r3, #1
 8005252:	6623      	str	r3, [r4, #96]	@ 0x60
          return HAL_ERROR;
 8005254:	2001      	movs	r0, #1
 8005256:	e002      	b.n	800525e <ADC_Enable+0xc6>
  return HAL_OK;
 8005258:	2000      	movs	r0, #0
 800525a:	e000      	b.n	800525e <ADC_Enable+0xc6>
 800525c:	2000      	movs	r0, #0
}
 800525e:	b003      	add	sp, #12
 8005260:	bd30      	pop	{r4, r5, pc}
 8005262:	bf00      	nop
 8005264:	8000003f 	.word	0x8000003f
 8005268:	50000300 	.word	0x50000300
 800526c:	20000000 	.word	0x20000000
 8005270:	053e2d63 	.word	0x053e2d63

08005274 <HAL_ADC_Start_DMA>:
{
 8005274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005276:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005278:	4b3a      	ldr	r3, [pc, #232]	@ (8005364 <HAL_ADC_Start_DMA+0xf0>)
 800527a:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800527c:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800527e:	6880      	ldr	r0, [r0, #8]
 8005280:	f010 0f04 	tst.w	r0, #4
 8005284:	d169      	bne.n	800535a <HAL_ADC_Start_DMA+0xe6>
 8005286:	460e      	mov	r6, r1
 8005288:	4617      	mov	r7, r2
 800528a:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 800528e:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 8005292:	2b01      	cmp	r3, #1
 8005294:	d063      	beq.n	800535e <HAL_ADC_Start_DMA+0xea>
 8005296:	2301      	movs	r3, #1
 8005298:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800529c:	b145      	cbz	r5, 80052b0 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800529e:	2d05      	cmp	r5, #5
 80052a0:	d006      	beq.n	80052b0 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80052a2:	2d09      	cmp	r5, #9
 80052a4:	d004      	beq.n	80052b0 <HAL_ADC_Start_DMA+0x3c>
      __HAL_UNLOCK(hadc);
 80052a6:	2300      	movs	r3, #0
 80052a8:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
      tmp_hal_status = HAL_ERROR;
 80052ac:	2001      	movs	r0, #1
 80052ae:	e055      	b.n	800535c <HAL_ADC_Start_DMA+0xe8>
      tmp_hal_status = ADC_Enable(hadc);
 80052b0:	4620      	mov	r0, r4
 80052b2:	f7ff ff71 	bl	8005198 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80052b6:	2800      	cmp	r0, #0
 80052b8:	d14b      	bne.n	8005352 <HAL_ADC_Start_DMA+0xde>
        ADC_STATE_CLR_SET(hadc->State,
 80052ba:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80052c0:	f023 0301 	bic.w	r3, r3, #1
 80052c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052c8:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80052ca:	6823      	ldr	r3, [r4, #0]
 80052cc:	4a26      	ldr	r2, [pc, #152]	@ (8005368 <HAL_ADC_Start_DMA+0xf4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d039      	beq.n	8005346 <HAL_ADC_Start_DMA+0xd2>
 80052d2:	461a      	mov	r2, r3
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d000      	beq.n	80052da <HAL_ADC_Start_DMA+0x66>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80052d8:	b91d      	cbnz	r5, 80052e2 <HAL_ADC_Start_DMA+0x6e>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80052da:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80052e0:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80052e2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052e4:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80052e8:	d030      	beq.n	800534c <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80052ea:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80052ec:	f023 0306 	bic.w	r3, r3, #6
 80052f0:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80052f2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80052f4:	4a1d      	ldr	r2, [pc, #116]	@ (800536c <HAL_ADC_Start_DMA+0xf8>)
 80052f6:	62da      	str	r2, [r3, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80052f8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80052fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005370 <HAL_ADC_Start_DMA+0xfc>)
 80052fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80052fe:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005300:	4a1c      	ldr	r2, [pc, #112]	@ (8005374 <HAL_ADC_Start_DMA+0x100>)
 8005302:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005304:	6823      	ldr	r3, [r4, #0]
 8005306:	221c      	movs	r2, #28
 8005308:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 800530a:	2300      	movs	r3, #0
 800530c:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005310:	6822      	ldr	r2, [r4, #0]
 8005312:	6853      	ldr	r3, [r2, #4]
 8005314:	f043 0310 	orr.w	r3, r3, #16
 8005318:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800531a:	6822      	ldr	r2, [r4, #0]
 800531c:	68d3      	ldr	r3, [r2, #12]
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005324:	6821      	ldr	r1, [r4, #0]
 8005326:	463b      	mov	r3, r7
 8005328:	4632      	mov	r2, r6
 800532a:	3140      	adds	r1, #64	@ 0x40
 800532c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 800532e:	f000 f96b 	bl	8005608 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005332:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005334:	6893      	ldr	r3, [r2, #8]
 8005336:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800533a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800533e:	f043 0304 	orr.w	r3, r3, #4
 8005342:	6093      	str	r3, [r2, #8]
}
 8005344:	e00a      	b.n	800535c <HAL_ADC_Start_DMA+0xe8>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005346:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800534a:	e7c3      	b.n	80052d4 <HAL_ADC_Start_DMA+0x60>
          ADC_CLEAR_ERRORCODE(hadc);
 800534c:	2300      	movs	r3, #0
 800534e:	6623      	str	r3, [r4, #96]	@ 0x60
 8005350:	e7cf      	b.n	80052f2 <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 8005352:	2300      	movs	r3, #0
 8005354:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
 8005358:	e000      	b.n	800535c <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_BUSY;
 800535a:	2002      	movs	r0, #2
}
 800535c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 800535e:	2002      	movs	r0, #2
 8005360:	e7fc      	b.n	800535c <HAL_ADC_Start_DMA+0xe8>
 8005362:	bf00      	nop
 8005364:	50000300 	.word	0x50000300
 8005368:	50000100 	.word	0x50000100
 800536c:	08004c95 	.word	0x08004c95
 8005370:	080049e9 	.word	0x080049e9
 8005374:	08004d1d 	.word	0x08004d1d

08005378 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005378:	4770      	bx	lr

0800537a <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800537a:	4770      	bx	lr

0800537c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800537c:	4770      	bx	lr

0800537e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800537e:	4770      	bx	lr

08005380 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005380:	4770      	bx	lr
	...

08005384 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005384:	2800      	cmp	r0, #0
 8005386:	db07      	blt.n	8005398 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005388:	f000 021f 	and.w	r2, r0, #31
 800538c:	0940      	lsrs	r0, r0, #5
 800538e:	2301      	movs	r3, #1
 8005390:	4093      	lsls	r3, r2
 8005392:	4a02      	ldr	r2, [pc, #8]	@ (800539c <__NVIC_EnableIRQ+0x18>)
 8005394:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	e000e100 	.word	0xe000e100

080053a0 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80053a0:	2800      	cmp	r0, #0
 80053a2:	db08      	blt.n	80053b6 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053a4:	0109      	lsls	r1, r1, #4
 80053a6:	b2c9      	uxtb	r1, r1
 80053a8:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80053ac:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80053b0:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80053b4:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053b6:	f000 000f 	and.w	r0, r0, #15
 80053ba:	0109      	lsls	r1, r1, #4
 80053bc:	b2c9      	uxtb	r1, r1
 80053be:	4b01      	ldr	r3, [pc, #4]	@ (80053c4 <__NVIC_SetPriority+0x24>)
 80053c0:	5419      	strb	r1, [r3, r0]
  }
}
 80053c2:	4770      	bx	lr
 80053c4:	e000ed14 	.word	0xe000ed14

080053c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053c8:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80053ca:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053ce:	f1c0 0c07 	rsb	ip, r0, #7
 80053d2:	f1bc 0f04 	cmp.w	ip, #4
 80053d6:	bf28      	it	cs
 80053d8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80053dc:	1d03      	adds	r3, r0, #4
 80053de:	2b06      	cmp	r3, #6
 80053e0:	d90f      	bls.n	8005402 <NVIC_EncodePriority+0x3a>
 80053e2:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053e4:	f04f 3eff 	mov.w	lr, #4294967295
 80053e8:	fa0e f00c 	lsl.w	r0, lr, ip
 80053ec:	ea21 0100 	bic.w	r1, r1, r0
 80053f0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053f2:	fa0e fe03 	lsl.w	lr, lr, r3
 80053f6:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80053fa:	ea41 0002 	orr.w	r0, r1, r2
 80053fe:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005402:	2300      	movs	r3, #0
 8005404:	e7ee      	b.n	80053e4 <NVIC_EncodePriority+0x1c>
	...

08005408 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005408:	4a07      	ldr	r2, [pc, #28]	@ (8005428 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800540a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800540c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005410:	041b      	lsls	r3, r3, #16
 8005412:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005414:	0200      	lsls	r0, r0, #8
 8005416:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800541a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800541c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8005424:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005426:	4770      	bx	lr
 8005428:	e000ed00 	.word	0xe000ed00

0800542c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800542c:	b510      	push	{r4, lr}
 800542e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005430:	4b05      	ldr	r3, [pc, #20]	@ (8005448 <HAL_NVIC_SetPriority+0x1c>)
 8005432:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005434:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8005438:	f7ff ffc6 	bl	80053c8 <NVIC_EncodePriority>
 800543c:	4601      	mov	r1, r0
 800543e:	4620      	mov	r0, r4
 8005440:	f7ff ffae 	bl	80053a0 <__NVIC_SetPriority>
}
 8005444:	bd10      	pop	{r4, pc}
 8005446:	bf00      	nop
 8005448:	e000ed00 	.word	0xe000ed00

0800544c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800544c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800544e:	f7ff ff99 	bl	8005384 <__NVIC_EnableIRQ>
}
 8005452:	bd08      	pop	{r3, pc}

08005454 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005454:	3801      	subs	r0, #1
 8005456:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800545a:	d20b      	bcs.n	8005474 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800545c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005460:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005462:	4a05      	ldr	r2, [pc, #20]	@ (8005478 <HAL_SYSTICK_Config+0x24>)
 8005464:	21f0      	movs	r1, #240	@ 0xf0
 8005466:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800546a:	2000      	movs	r0, #0
 800546c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800546e:	2207      	movs	r2, #7
 8005470:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005472:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005474:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005476:	4770      	bx	lr
 8005478:	e000ed00 	.word	0xe000ed00

0800547c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800547c:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800547e:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8005480:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 8005482:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005484:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8005486:	b114      	cbz	r4, 800548e <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005488:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 800548a:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 800548c:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800548e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005490:	f004 0c1f 	and.w	ip, r4, #31
 8005494:	2401      	movs	r4, #1
 8005496:	fa04 f40c 	lsl.w	r4, r4, ip
 800549a:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800549c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800549e:	6804      	ldr	r4, [r0, #0]
 80054a0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054a2:	6883      	ldr	r3, [r0, #8]
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d005      	beq.n	80054b4 <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80054a8:	6803      	ldr	r3, [r0, #0]
 80054aa:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80054ac:	6803      	ldr	r3, [r0, #0]
 80054ae:	60da      	str	r2, [r3, #12]
  }
}
 80054b0:	bc30      	pop	{r4, r5}
 80054b2:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80054b4:	6803      	ldr	r3, [r0, #0]
 80054b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80054b8:	6803      	ldr	r3, [r0, #0]
 80054ba:	60d9      	str	r1, [r3, #12]
 80054bc:	e7f8      	b.n	80054b0 <DMA_SetConfig+0x34>
	...

080054c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80054c0:	6803      	ldr	r3, [r0, #0]
 80054c2:	4a0c      	ldr	r2, [pc, #48]	@ (80054f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d813      	bhi.n	80054f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80054c8:	490b      	ldr	r1, [pc, #44]	@ (80054f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	3b08      	subs	r3, #8
 80054ce:	4a0b      	ldr	r2, [pc, #44]	@ (80054fc <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 80054d0:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80054d4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80054d6:	f022 0203 	bic.w	r2, r2, #3
 80054da:	440a      	add	r2, r1
 80054dc:	6482      	str	r2, [r0, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054de:	4a08      	ldr	r2, [pc, #32]	@ (8005500 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 80054e0:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80054e2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80054e6:	2201      	movs	r2, #1
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	6503      	str	r3, [r0, #80]	@ 0x50
}
 80054ee:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80054f0:	4904      	ldr	r1, [pc, #16]	@ (8005504 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 80054f2:	e7ea      	b.n	80054ca <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 80054f4:	40020407 	.word	0x40020407
 80054f8:	40020800 	.word	0x40020800
 80054fc:	cccccccd 	.word	0xcccccccd
 8005500:	40020880 	.word	0x40020880
 8005504:	40020820 	.word	0x40020820

08005508 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005508:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800550a:	4a07      	ldr	r2, [pc, #28]	@ (8005528 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 800550c:	441a      	add	r2, r3
 800550e:	0092      	lsls	r2, r2, #2
 8005510:	6542      	str	r2, [r0, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005512:	4a06      	ldr	r2, [pc, #24]	@ (800552c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8005514:	6582      	str	r2, [r0, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005516:	3b01      	subs	r3, #1
 8005518:	f003 031f 	and.w	r3, r3, #31
 800551c:	2201      	movs	r2, #1
 800551e:	fa02 f303 	lsl.w	r3, r2, r3
 8005522:	65c3      	str	r3, [r0, #92]	@ 0x5c
}
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	1000823f 	.word	0x1000823f
 800552c:	40020940 	.word	0x40020940

08005530 <HAL_DMA_Init>:
  if (hdma == NULL)
 8005530:	2800      	cmp	r0, #0
 8005532:	d05b      	beq.n	80055ec <HAL_DMA_Init+0xbc>
{
 8005534:	b510      	push	{r4, lr}
 8005536:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005538:	6801      	ldr	r1, [r0, #0]
 800553a:	4b2d      	ldr	r3, [pc, #180]	@ (80055f0 <HAL_DMA_Init+0xc0>)
 800553c:	4299      	cmp	r1, r3
 800553e:	d83d      	bhi.n	80055bc <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005540:	4b2c      	ldr	r3, [pc, #176]	@ (80055f4 <HAL_DMA_Init+0xc4>)
 8005542:	440b      	add	r3, r1
 8005544:	4a2c      	ldr	r2, [pc, #176]	@ (80055f8 <HAL_DMA_Init+0xc8>)
 8005546:	fba2 2303 	umull	r2, r3, r2, r3
 800554a:	091b      	lsrs	r3, r3, #4
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005550:	4b2a      	ldr	r3, [pc, #168]	@ (80055fc <HAL_DMA_Init+0xcc>)
 8005552:	6403      	str	r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8005554:	2302      	movs	r3, #2
 8005556:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  tmp = hdma->Instance->CCR;
 800555a:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800555c:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 8005560:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmp |=  hdma->Init.Direction        |
 8005564:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005566:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8005568:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800556a:	6920      	ldr	r0, [r4, #16]
 800556c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800556e:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005570:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005572:	69a0      	ldr	r0, [r4, #24]
 8005574:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8005576:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005578:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800557a:	6a20      	ldr	r0, [r4, #32]
 800557c:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 800557e:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8005580:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005582:	4620      	mov	r0, r4
 8005584:	f7ff ff9c 	bl	80054c0 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005588:	68a3      	ldr	r3, [r4, #8]
 800558a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800558e:	d020      	beq.n	80055d2 <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005590:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005592:	7922      	ldrb	r2, [r4, #4]
 8005594:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005596:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8005598:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800559a:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800559c:	6863      	ldr	r3, [r4, #4]
 800559e:	3b01      	subs	r3, #1
 80055a0:	2b03      	cmp	r3, #3
 80055a2:	d919      	bls.n	80055d8 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80055a8:	65a3      	str	r3, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80055aa:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055ac:	2000      	movs	r0, #0
 80055ae:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 80055b0:	2301      	movs	r3, #1
 80055b2:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  hdma->Lock = HAL_UNLOCKED;
 80055b6:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 80055ba:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80055bc:	4b10      	ldr	r3, [pc, #64]	@ (8005600 <HAL_DMA_Init+0xd0>)
 80055be:	440b      	add	r3, r1
 80055c0:	4a0d      	ldr	r2, [pc, #52]	@ (80055f8 <HAL_DMA_Init+0xc8>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	091b      	lsrs	r3, r3, #4
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80055cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <HAL_DMA_Init+0xd4>)
 80055ce:	6403      	str	r3, [r0, #64]	@ 0x40
 80055d0:	e7c0      	b.n	8005554 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80055d2:	2300      	movs	r3, #0
 80055d4:	6063      	str	r3, [r4, #4]
 80055d6:	e7db      	b.n	8005590 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80055d8:	4620      	mov	r0, r4
 80055da:	f7ff ff95 	bl	8005508 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80055de:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055e6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80055e8:	605a      	str	r2, [r3, #4]
 80055ea:	e7df      	b.n	80055ac <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 80055ec:	2001      	movs	r0, #1
}
 80055ee:	4770      	bx	lr
 80055f0:	40020407 	.word	0x40020407
 80055f4:	bffdfff8 	.word	0xbffdfff8
 80055f8:	cccccccd 	.word	0xcccccccd
 80055fc:	40020000 	.word	0x40020000
 8005600:	bffdfbf8 	.word	0xbffdfbf8
 8005604:	40020400 	.word	0x40020400

08005608 <HAL_DMA_Start_IT>:
{
 8005608:	b538      	push	{r3, r4, r5, lr}
 800560a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800560c:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 8005610:	2801      	cmp	r0, #1
 8005612:	d041      	beq.n	8005698 <HAL_DMA_Start_IT+0x90>
 8005614:	2001      	movs	r0, #1
 8005616:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800561a:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 800561e:	b2c0      	uxtb	r0, r0
 8005620:	2801      	cmp	r0, #1
 8005622:	d004      	beq.n	800562e <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8005624:	2300      	movs	r3, #0
 8005626:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    status = HAL_BUSY;
 800562a:	2002      	movs	r0, #2
}
 800562c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800562e:	2002      	movs	r0, #2
 8005630:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005634:	2000      	movs	r0, #0
 8005636:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8005638:	6825      	ldr	r5, [r4, #0]
 800563a:	6828      	ldr	r0, [r5, #0]
 800563c:	f020 0001 	bic.w	r0, r0, #1
 8005640:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005642:	4620      	mov	r0, r4
 8005644:	f7ff ff1a 	bl	800547c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8005648:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800564a:	b1d3      	cbz	r3, 8005682 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800564c:	6822      	ldr	r2, [r4, #0]
 800564e:	6813      	ldr	r3, [r2, #0]
 8005650:	f043 030e 	orr.w	r3, r3, #14
 8005654:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005656:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 800565e:	d003      	beq.n	8005668 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005666:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005668:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800566a:	b11b      	cbz	r3, 8005674 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005672:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8005674:	6822      	ldr	r2, [r4, #0]
 8005676:	6813      	ldr	r3, [r2, #0]
 8005678:	f043 0301 	orr.w	r3, r3, #1
 800567c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800567e:	2000      	movs	r0, #0
 8005680:	e7d4      	b.n	800562c <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005682:	6822      	ldr	r2, [r4, #0]
 8005684:	6813      	ldr	r3, [r2, #0]
 8005686:	f023 0304 	bic.w	r3, r3, #4
 800568a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800568c:	6822      	ldr	r2, [r4, #0]
 800568e:	6813      	ldr	r3, [r2, #0]
 8005690:	f043 030a 	orr.w	r3, r3, #10
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	e7de      	b.n	8005656 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8005698:	2002      	movs	r0, #2
 800569a:	e7c7      	b.n	800562c <HAL_DMA_Start_IT+0x24>

0800569c <HAL_DMA_Abort>:
{
 800569c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800569e:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 80056a2:	b2d2      	uxtb	r2, r2
 80056a4:	2a02      	cmp	r2, #2
 80056a6:	d009      	beq.n	80056bc <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056a8:	2204      	movs	r2, #4
 80056aa:	63c2      	str	r2, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 80056ac:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80056ba:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056bc:	6801      	ldr	r1, [r0, #0]
 80056be:	680a      	ldr	r2, [r1, #0]
 80056c0:	f022 020e 	bic.w	r2, r2, #14
 80056c4:	600a      	str	r2, [r1, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80056c6:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80056c8:	680a      	ldr	r2, [r1, #0]
 80056ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056ce:	600a      	str	r2, [r1, #0]
     __HAL_DMA_DISABLE(hdma);
 80056d0:	6801      	ldr	r1, [r0, #0]
 80056d2:	680a      	ldr	r2, [r1, #0]
 80056d4:	f022 0201 	bic.w	r2, r2, #1
 80056d8:	600a      	str	r2, [r1, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056da:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80056dc:	f002 011f 	and.w	r1, r2, #31
 80056e0:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 80056e2:	2201      	movs	r2, #1
 80056e4:	408a      	lsls	r2, r1
 80056e6:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056ea:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80056ec:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 80056ee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056f0:	b142      	cbz	r2, 8005704 <HAL_DMA_Abort+0x68>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056f2:	6811      	ldr	r1, [r2, #0]
 80056f4:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80056f8:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80056fc:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80056fe:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005700:	2000      	movs	r0, #0
 8005702:	e7d4      	b.n	80056ae <HAL_DMA_Abort+0x12>
 8005704:	2000      	movs	r0, #0
 8005706:	e7d2      	b.n	80056ae <HAL_DMA_Abort+0x12>

08005708 <HAL_DMA_Abort_IT>:
{
 8005708:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800570a:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d009      	beq.n	8005728 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005714:	2304      	movs	r3, #4
 8005716:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8005718:	2301      	movs	r3, #1
 800571a:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800571e:	2200      	movs	r2, #0
 8005720:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    status = HAL_ERROR;
 8005724:	4618      	mov	r0, r3
}
 8005726:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005728:	6802      	ldr	r2, [r0, #0]
 800572a:	6813      	ldr	r3, [r2, #0]
 800572c:	f023 030e 	bic.w	r3, r3, #14
 8005730:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005732:	6802      	ldr	r2, [r0, #0]
 8005734:	6813      	ldr	r3, [r2, #0]
 8005736:	f023 0301 	bic.w	r3, r3, #1
 800573a:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800573c:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800573e:	6813      	ldr	r3, [r2, #0]
 8005740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005744:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005746:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005748:	f003 021f 	and.w	r2, r3, #31
 800574c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800574e:	2301      	movs	r3, #1
 8005750:	4093      	lsls	r3, r2
 8005752:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005754:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8005756:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8005758:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800575a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800575c:	b133      	cbz	r3, 800576c <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005764:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005766:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8005768:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 800576a:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800576c:	2301      	movs	r3, #1
 800576e:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8005772:	2300      	movs	r3, #0
 8005774:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 8005778:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800577a:	b113      	cbz	r3, 8005782 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 800577c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800577e:	2000      	movs	r0, #0
 8005780:	e7d1      	b.n	8005726 <HAL_DMA_Abort_IT+0x1e>
 8005782:	2000      	movs	r0, #0
 8005784:	e7cf      	b.n	8005726 <HAL_DMA_Abort_IT+0x1e>

08005786 <HAL_DMA_IRQHandler>:
{
 8005786:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005788:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800578a:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800578c:	6804      	ldr	r4, [r0, #0]
 800578e:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005790:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005792:	f003 031f 	and.w	r3, r3, #31
 8005796:	2204      	movs	r2, #4
 8005798:	409a      	lsls	r2, r3
 800579a:	420a      	tst	r2, r1
 800579c:	d015      	beq.n	80057ca <HAL_DMA_IRQHandler+0x44>
 800579e:	f015 0f04 	tst.w	r5, #4
 80057a2:	d012      	beq.n	80057ca <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057a4:	6823      	ldr	r3, [r4, #0]
 80057a6:	f013 0f20 	tst.w	r3, #32
 80057aa:	d103      	bne.n	80057b4 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	f023 0304 	bic.w	r3, r3, #4
 80057b2:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80057b4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80057b6:	f003 021f 	and.w	r2, r3, #31
 80057ba:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80057bc:	2304      	movs	r3, #4
 80057be:	4093      	lsls	r3, r2
 80057c0:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80057c2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80057c4:	b103      	cbz	r3, 80057c8 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 80057c6:	4798      	blx	r3
}
 80057c8:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80057ca:	2202      	movs	r2, #2
 80057cc:	409a      	lsls	r2, r3
 80057ce:	420a      	tst	r2, r1
 80057d0:	d01c      	beq.n	800580c <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 80057d2:	f015 0f02 	tst.w	r5, #2
 80057d6:	d019      	beq.n	800580c <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	f013 0f20 	tst.w	r3, #32
 80057de:	d106      	bne.n	80057ee <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80057e0:	6823      	ldr	r3, [r4, #0]
 80057e2:	f023 030a 	bic.w	r3, r3, #10
 80057e6:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80057e8:	2301      	movs	r3, #1
 80057ea:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80057ee:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80057f0:	f003 021f 	and.w	r2, r3, #31
 80057f4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80057f6:	2302      	movs	r3, #2
 80057f8:	4093      	lsls	r3, r2
 80057fa:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80057fc:	2300      	movs	r3, #0
 80057fe:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8005802:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8005804:	2b00      	cmp	r3, #0
 8005806:	d0df      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8005808:	4798      	blx	r3
 800580a:	e7dd      	b.n	80057c8 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800580c:	2208      	movs	r2, #8
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	420b      	tst	r3, r1
 8005814:	d0d8      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8005816:	f015 0f08 	tst.w	r5, #8
 800581a:	d0d5      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800581c:	6823      	ldr	r3, [r4, #0]
 800581e:	f023 030e 	bic.w	r3, r3, #14
 8005822:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005824:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005826:	f003 031f 	and.w	r3, r3, #31
 800582a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800582c:	2201      	movs	r2, #1
 800582e:	fa02 f303 	lsl.w	r3, r2, r3
 8005832:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005834:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8005836:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800583a:	2300      	movs	r3, #0
 800583c:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 8005840:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0c0      	beq.n	80057c8 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8005846:	4798      	blx	r3
  return;
 8005848:	e7be      	b.n	80057c8 <HAL_DMA_IRQHandler+0x42>
	...

0800584c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800584c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800584e:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8005850:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005852:	e062      	b.n	800591a <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005854:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005856:	005e      	lsls	r6, r3, #1
 8005858:	2403      	movs	r4, #3
 800585a:	40b4      	lsls	r4, r6
 800585c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005860:	68cc      	ldr	r4, [r1, #12]
 8005862:	40b4      	lsls	r4, r6
 8005864:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8005866:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005868:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800586a:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800586e:	684c      	ldr	r4, [r1, #4]
 8005870:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8005874:	409c      	lsls	r4, r3
 8005876:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8005878:	6044      	str	r4, [r0, #4]
 800587a:	e05f      	b.n	800593c <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800587c:	08dd      	lsrs	r5, r3, #3
 800587e:	3508      	adds	r5, #8
 8005880:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005884:	f003 0c07 	and.w	ip, r3, #7
 8005888:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800588c:	f04f 0e0f 	mov.w	lr, #15
 8005890:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005894:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005898:	690c      	ldr	r4, [r1, #16]
 800589a:	fa04 f40c 	lsl.w	r4, r4, ip
 800589e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80058a2:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80058a6:	e060      	b.n	800596a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80058a8:	2405      	movs	r4, #5
 80058aa:	e000      	b.n	80058ae <HAL_GPIO_Init+0x62>
 80058ac:	2400      	movs	r4, #0
 80058ae:	fa04 f40e 	lsl.w	r4, r4, lr
 80058b2:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058b4:	f10c 0c02 	add.w	ip, ip, #2
 80058b8:	4d55      	ldr	r5, [pc, #340]	@ (8005a10 <HAL_GPIO_Init+0x1c4>)
 80058ba:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80058be:	4c55      	ldr	r4, [pc, #340]	@ (8005a14 <HAL_GPIO_Init+0x1c8>)
 80058c0:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 80058c2:	43d4      	mvns	r4, r2
 80058c4:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058c8:	684f      	ldr	r7, [r1, #4]
 80058ca:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80058ce:	d001      	beq.n	80058d4 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 80058d0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80058d4:	4d4f      	ldr	r5, [pc, #316]	@ (8005a14 <HAL_GPIO_Init+0x1c8>)
 80058d6:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 80058d8:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 80058da:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058de:	684f      	ldr	r7, [r1, #4]
 80058e0:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80058e4:	d001      	beq.n	80058ea <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 80058e6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80058ea:	4d4a      	ldr	r5, [pc, #296]	@ (8005a14 <HAL_GPIO_Init+0x1c8>)
 80058ec:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 80058ee:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80058f0:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058f4:	684f      	ldr	r7, [r1, #4]
 80058f6:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 80058fa:	d001      	beq.n	8005900 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 80058fc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8005900:	4d44      	ldr	r5, [pc, #272]	@ (8005a14 <HAL_GPIO_Init+0x1c8>)
 8005902:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005904:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8005906:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005908:	684e      	ldr	r6, [r1, #4]
 800590a:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800590e:	d001      	beq.n	8005914 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8005910:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8005914:	4a3f      	ldr	r2, [pc, #252]	@ (8005a14 <HAL_GPIO_Init+0x1c8>)
 8005916:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8005918:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800591a:	680a      	ldr	r2, [r1, #0]
 800591c:	fa32 f403 	lsrs.w	r4, r2, r3
 8005920:	d074      	beq.n	8005a0c <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005922:	f04f 0c01 	mov.w	ip, #1
 8005926:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800592a:	ea1c 0202 	ands.w	r2, ip, r2
 800592e:	d0f3      	beq.n	8005918 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005930:	684c      	ldr	r4, [r1, #4]
 8005932:	f004 0403 	and.w	r4, r4, #3
 8005936:	3c01      	subs	r4, #1
 8005938:	2c01      	cmp	r4, #1
 800593a:	d98b      	bls.n	8005854 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800593c:	684c      	ldr	r4, [r1, #4]
 800593e:	f004 0403 	and.w	r4, r4, #3
 8005942:	2c03      	cmp	r4, #3
 8005944:	d00c      	beq.n	8005960 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8005946:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005948:	005d      	lsls	r5, r3, #1
 800594a:	f04f 0c03 	mov.w	ip, #3
 800594e:	fa0c fc05 	lsl.w	ip, ip, r5
 8005952:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005956:	688c      	ldr	r4, [r1, #8]
 8005958:	40ac      	lsls	r4, r5
 800595a:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 800595e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005960:	684c      	ldr	r4, [r1, #4]
 8005962:	f004 0403 	and.w	r4, r4, #3
 8005966:	2c02      	cmp	r4, #2
 8005968:	d088      	beq.n	800587c <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800596a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800596c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8005970:	f04f 0c03 	mov.w	ip, #3
 8005974:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005978:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800597c:	684c      	ldr	r4, [r1, #4]
 800597e:	f004 0403 	and.w	r4, r4, #3
 8005982:	fa04 f40e 	lsl.w	r4, r4, lr
 8005986:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800598a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800598c:	684c      	ldr	r4, [r1, #4]
 800598e:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8005992:	d0c1      	beq.n	8005918 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005994:	4c20      	ldr	r4, [pc, #128]	@ (8005a18 <HAL_GPIO_Init+0x1cc>)
 8005996:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8005998:	f045 0501 	orr.w	r5, r5, #1
 800599c:	6625      	str	r5, [r4, #96]	@ 0x60
 800599e:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 80059a0:	f004 0401 	and.w	r4, r4, #1
 80059a4:	9401      	str	r4, [sp, #4]
 80059a6:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80059a8:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80059ac:	f10c 0502 	add.w	r5, ip, #2
 80059b0:	4c17      	ldr	r4, [pc, #92]	@ (8005a10 <HAL_GPIO_Init+0x1c4>)
 80059b2:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80059b6:	f003 0e03 	and.w	lr, r3, #3
 80059ba:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80059be:	240f      	movs	r4, #15
 80059c0:	fa04 f40e 	lsl.w	r4, r4, lr
 80059c4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80059c8:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80059cc:	f43f af6e 	beq.w	80058ac <HAL_GPIO_Init+0x60>
 80059d0:	4c12      	ldr	r4, [pc, #72]	@ (8005a1c <HAL_GPIO_Init+0x1d0>)
 80059d2:	42a0      	cmp	r0, r4
 80059d4:	d012      	beq.n	80059fc <HAL_GPIO_Init+0x1b0>
 80059d6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80059da:	42a0      	cmp	r0, r4
 80059dc:	d010      	beq.n	8005a00 <HAL_GPIO_Init+0x1b4>
 80059de:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80059e2:	42a0      	cmp	r0, r4
 80059e4:	d00e      	beq.n	8005a04 <HAL_GPIO_Init+0x1b8>
 80059e6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80059ea:	42a0      	cmp	r0, r4
 80059ec:	d00c      	beq.n	8005a08 <HAL_GPIO_Init+0x1bc>
 80059ee:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80059f2:	42a0      	cmp	r0, r4
 80059f4:	f43f af58 	beq.w	80058a8 <HAL_GPIO_Init+0x5c>
 80059f8:	2406      	movs	r4, #6
 80059fa:	e758      	b.n	80058ae <HAL_GPIO_Init+0x62>
 80059fc:	2401      	movs	r4, #1
 80059fe:	e756      	b.n	80058ae <HAL_GPIO_Init+0x62>
 8005a00:	2402      	movs	r4, #2
 8005a02:	e754      	b.n	80058ae <HAL_GPIO_Init+0x62>
 8005a04:	2403      	movs	r4, #3
 8005a06:	e752      	b.n	80058ae <HAL_GPIO_Init+0x62>
 8005a08:	2404      	movs	r4, #4
 8005a0a:	e750      	b.n	80058ae <HAL_GPIO_Init+0x62>
  }
}
 8005a0c:	b003      	add	sp, #12
 8005a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a10:	40010000 	.word	0x40010000
 8005a14:	40010400 	.word	0x40010400
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	48000400 	.word	0x48000400

08005a20 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a20:	b10a      	cbz	r2, 8005a26 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a22:	6181      	str	r1, [r0, #24]
 8005a24:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a26:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005a28:	4770      	bx	lr
	...

08005a2c <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	d136      	bne.n	8005a9e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a30:	4b3e      	ldr	r3, [pc, #248]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3c:	d008      	beq.n	8005a50 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a3e:	4a3b      	ldr	r2, [pc, #236]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005a40:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a50:	4a36      	ldr	r2, [pc, #216]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005a52:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005a56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a5a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a5e:	6813      	ldr	r3, [r2, #0]
 8005a60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a68:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005a6a:	4b31      	ldr	r3, [pc, #196]	@ (8005b30 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2232      	movs	r2, #50	@ 0x32
 8005a70:	fb02 f303 	mul.w	r3, r2, r3
 8005a74:	4a2f      	ldr	r2, [pc, #188]	@ (8005b34 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8005a76:	fba2 2303 	umull	r2, r3, r2, r3
 8005a7a:	0c9b      	lsrs	r3, r3, #18
 8005a7c:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a7e:	e000      	b.n	8005a82 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8005a80:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a82:	4a2a      	ldr	r2, [pc, #168]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005a84:	6952      	ldr	r2, [r2, #20]
 8005a86:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8005a8a:	d001      	beq.n	8005a90 <HAL_PWREx_ControlVoltageScaling+0x64>
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1f7      	bne.n	8005a80 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005a90:	4b26      	ldr	r3, [pc, #152]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005a98:	d144      	bne.n	8005b24 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a9e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005aa2:	d008      	beq.n	8005ab6 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005aa4:	4a21      	ldr	r2, [pc, #132]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005aa6:	6813      	ldr	r3, [r2, #0]
 8005aa8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005aac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ab0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005ab2:	2000      	movs	r0, #0
 8005ab4:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ac2:	d008      	beq.n	8005ad6 <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ac4:	4a19      	ldr	r2, [pc, #100]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005ac6:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ace:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 8005ad2:	2000      	movs	r0, #0
 8005ad4:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ad6:	4a15      	ldr	r2, [pc, #84]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005ad8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005adc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ae0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ae4:	6813      	ldr	r3, [r2, #0]
 8005ae6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005aea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005aee:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005af0:	4b0f      	ldr	r3, [pc, #60]	@ (8005b30 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2232      	movs	r2, #50	@ 0x32
 8005af6:	fb02 f303 	mul.w	r3, r2, r3
 8005afa:	4a0e      	ldr	r2, [pc, #56]	@ (8005b34 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8005afc:	fba2 2303 	umull	r2, r3, r2, r3
 8005b00:	0c9b      	lsrs	r3, r3, #18
 8005b02:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b04:	e000      	b.n	8005b08 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8005b06:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b08:	4a08      	ldr	r2, [pc, #32]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b0a:	6952      	ldr	r2, [r2, #20]
 8005b0c:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8005b10:	d001      	beq.n	8005b16 <HAL_PWREx_ControlVoltageScaling+0xea>
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1f7      	bne.n	8005b06 <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b16:	4b05      	ldr	r3, [pc, #20]	@ (8005b2c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005b1e:	d103      	bne.n	8005b28 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8005b20:	2000      	movs	r0, #0
 8005b22:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005b24:	2003      	movs	r0, #3
 8005b26:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005b28:	2003      	movs	r0, #3
}
 8005b2a:	4770      	bx	lr
 8005b2c:	40007000 	.word	0x40007000
 8005b30:	20000000 	.word	0x20000000
 8005b34:	431bde83 	.word	0x431bde83

08005b38 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005b38:	4a02      	ldr	r2, [pc, #8]	@ (8005b44 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005b3a:	6893      	ldr	r3, [r2, #8]
 8005b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b40:	6093      	str	r3, [r2, #8]
}
 8005b42:	4770      	bx	lr
 8005b44:	40007000 	.word	0x40007000

08005b48 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b48:	4b12      	ldr	r3, [pc, #72]	@ (8005b94 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005b4a:	68da      	ldr	r2, [r3, #12]
 8005b4c:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005b56:	3301      	adds	r3, #1

  switch (pllsource)
 8005b58:	2a03      	cmp	r2, #3
 8005b5a:	d011      	beq.n	8005b80 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b5c:	480e      	ldr	r0, [pc, #56]	@ (8005b98 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8005b5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005b62:	4b0c      	ldr	r3, [pc, #48]	@ (8005b94 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8005b6a:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b6e:	4b09      	ldr	r3, [pc, #36]	@ (8005b94 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005b76:	3301      	adds	r3, #1
 8005b78:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8005b7a:	fbb0 f0f3 	udiv	r0, r0, r3
 8005b7e:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b80:	4806      	ldr	r0, [pc, #24]	@ (8005b9c <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8005b82:	fbb0 f0f3 	udiv	r0, r0, r3
 8005b86:	4b03      	ldr	r3, [pc, #12]	@ (8005b94 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8005b8e:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8005b92:	e7ec      	b.n	8005b6e <RCC_GetSysClockFreqFromPLLSource+0x26>
 8005b94:	40021000 	.word	0x40021000
 8005b98:	00f42400 	.word	0x00f42400
 8005b9c:	007a1200 	.word	0x007a1200

08005ba0 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	f000 824f 	beq.w	8006044 <HAL_RCC_OscConfig+0x4a4>
{
 8005ba6:	b570      	push	{r4, r5, r6, lr}
 8005ba8:	b082      	sub	sp, #8
 8005baa:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bac:	6803      	ldr	r3, [r0, #0]
 8005bae:	f013 0f01 	tst.w	r3, #1
 8005bb2:	d037      	beq.n	8005c24 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bb4:	4aa4      	ldr	r2, [pc, #656]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005bb6:	6893      	ldr	r3, [r2, #8]
 8005bb8:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005bbc:	68d2      	ldr	r2, [r2, #12]
 8005bbe:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005bc2:	2b0c      	cmp	r3, #12
 8005bc4:	d023      	beq.n	8005c0e <HAL_RCC_OscConfig+0x6e>
 8005bc6:	2b08      	cmp	r3, #8
 8005bc8:	d023      	beq.n	8005c12 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bca:	6863      	ldr	r3, [r4, #4]
 8005bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bd0:	d04e      	beq.n	8005c70 <HAL_RCC_OscConfig+0xd0>
 8005bd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bd6:	d051      	beq.n	8005c7c <HAL_RCC_OscConfig+0xdc>
 8005bd8:	4b9b      	ldr	r3, [pc, #620]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005be8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005bea:	6863      	ldr	r3, [r4, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d052      	beq.n	8005c96 <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8005bf0:	f7fe fd96 	bl	8004720 <HAL_GetTick>
 8005bf4:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bf6:	4b94      	ldr	r3, [pc, #592]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005bfe:	d111      	bne.n	8005c24 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c00:	f7fe fd8e 	bl	8004720 <HAL_GetTick>
 8005c04:	1b40      	subs	r0, r0, r5
 8005c06:	2864      	cmp	r0, #100	@ 0x64
 8005c08:	d9f5      	bls.n	8005bf6 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8005c0a:	2003      	movs	r0, #3
 8005c0c:	e223      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005c0e:	2a03      	cmp	r2, #3
 8005c10:	d1d9      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c12:	4b8d      	ldr	r3, [pc, #564]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005c1a:	d003      	beq.n	8005c24 <HAL_RCC_OscConfig+0x84>
 8005c1c:	6863      	ldr	r3, [r4, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f000 8212 	beq.w	8006048 <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	f013 0f02 	tst.w	r3, #2
 8005c2a:	d05d      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c2c:	4a86      	ldr	r2, [pc, #536]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005c2e:	6893      	ldr	r3, [r2, #8]
 8005c30:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c34:	68d2      	ldr	r2, [r2, #12]
 8005c36:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005c3a:	2b0c      	cmp	r3, #12
 8005c3c:	d03a      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x114>
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d03a      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c42:	68e3      	ldr	r3, [r4, #12]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d075      	beq.n	8005d34 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8005c48:	4a7f      	ldr	r2, [pc, #508]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005c4a:	6813      	ldr	r3, [r2, #0]
 8005c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c50:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005c52:	f7fe fd65 	bl	8004720 <HAL_GetTick>
 8005c56:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c58:	4b7b      	ldr	r3, [pc, #492]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005c60:	d15f      	bne.n	8005d22 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c62:	f7fe fd5d 	bl	8004720 <HAL_GetTick>
 8005c66:	1b40      	subs	r0, r0, r5
 8005c68:	2802      	cmp	r0, #2
 8005c6a:	d9f5      	bls.n	8005c58 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8005c6c:	2003      	movs	r0, #3
 8005c6e:	e1f2      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c70:	4a75      	ldr	r2, [pc, #468]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005c72:	6813      	ldr	r3, [r2, #0]
 8005c74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e7b6      	b.n	8005bea <HAL_RCC_OscConfig+0x4a>
 8005c7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005c80:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	e7a9      	b.n	8005bea <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8005c96:	f7fe fd43 	bl	8004720 <HAL_GetTick>
 8005c9a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005c9c:	4b6a      	ldr	r3, [pc, #424]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005ca4:	d0be      	beq.n	8005c24 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ca6:	f7fe fd3b 	bl	8004720 <HAL_GetTick>
 8005caa:	1b40      	subs	r0, r0, r5
 8005cac:	2864      	cmp	r0, #100	@ 0x64
 8005cae:	d9f5      	bls.n	8005c9c <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8005cb0:	2003      	movs	r0, #3
 8005cb2:	e1d0      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005cb4:	2a02      	cmp	r2, #2
 8005cb6:	d1c2      	bne.n	8005c3e <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cb8:	4b63      	ldr	r3, [pc, #396]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005cc0:	d003      	beq.n	8005cca <HAL_RCC_OscConfig+0x12a>
 8005cc2:	68e3      	ldr	r3, [r4, #12]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 81c1 	beq.w	800604c <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cca:	4a5f      	ldr	r2, [pc, #380]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005ccc:	6853      	ldr	r3, [r2, #4]
 8005cce:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005cd2:	6921      	ldr	r1, [r4, #16]
 8005cd4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005cd8:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005cda:	4b5c      	ldr	r3, [pc, #368]	@ (8005e4c <HAL_RCC_OscConfig+0x2ac>)
 8005cdc:	6818      	ldr	r0, [r3, #0]
 8005cde:	f7fe fcdb 	bl	8004698 <HAL_InitTick>
 8005ce2:	2800      	cmp	r0, #0
 8005ce4:	f040 81b4 	bne.w	8006050 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	f013 0f08 	tst.w	r3, #8
 8005cee:	d04c      	beq.n	8005d8a <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cf0:	6963      	ldr	r3, [r4, #20]
 8005cf2:	b39b      	cbz	r3, 8005d5c <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8005cf4:	4a54      	ldr	r2, [pc, #336]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005cf6:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005cfa:	f043 0301 	orr.w	r3, r3, #1
 8005cfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005d02:	f7fe fd0d 	bl	8004720 <HAL_GetTick>
 8005d06:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d08:	4b4f      	ldr	r3, [pc, #316]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d0e:	f013 0f02 	tst.w	r3, #2
 8005d12:	d13a      	bne.n	8005d8a <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d14:	f7fe fd04 	bl	8004720 <HAL_GetTick>
 8005d18:	1b40      	subs	r0, r0, r5
 8005d1a:	2802      	cmp	r0, #2
 8005d1c:	d9f4      	bls.n	8005d08 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8005d1e:	2003      	movs	r0, #3
 8005d20:	e199      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d22:	4a49      	ldr	r2, [pc, #292]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d24:	6853      	ldr	r3, [r2, #4]
 8005d26:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005d2a:	6921      	ldr	r1, [r4, #16]
 8005d2c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005d30:	6053      	str	r3, [r2, #4]
 8005d32:	e7d9      	b.n	8005ce8 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8005d34:	4a44      	ldr	r2, [pc, #272]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d36:	6813      	ldr	r3, [r2, #0]
 8005d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d3c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005d3e:	f7fe fcef 	bl	8004720 <HAL_GetTick>
 8005d42:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d44:	4b40      	ldr	r3, [pc, #256]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005d4c:	d0cc      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d4e:	f7fe fce7 	bl	8004720 <HAL_GetTick>
 8005d52:	1b40      	subs	r0, r0, r5
 8005d54:	2802      	cmp	r0, #2
 8005d56:	d9f5      	bls.n	8005d44 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8005d58:	2003      	movs	r0, #3
 8005d5a:	e17c      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8005d5c:	4a3a      	ldr	r2, [pc, #232]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d5e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d62:	f023 0301 	bic.w	r3, r3, #1
 8005d66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005d6a:	f7fe fcd9 	bl	8004720 <HAL_GetTick>
 8005d6e:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d70:	4b35      	ldr	r3, [pc, #212]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d76:	f013 0f02 	tst.w	r3, #2
 8005d7a:	d006      	beq.n	8005d8a <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d7c:	f7fe fcd0 	bl	8004720 <HAL_GetTick>
 8005d80:	1b40      	subs	r0, r0, r5
 8005d82:	2802      	cmp	r0, #2
 8005d84:	d9f4      	bls.n	8005d70 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8005d86:	2003      	movs	r0, #3
 8005d88:	e165      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	f013 0f04 	tst.w	r3, #4
 8005d90:	f000 8081 	beq.w	8005e96 <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005d94:	4b2c      	ldr	r3, [pc, #176]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d98:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005d9c:	d136      	bne.n	8005e0c <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005da0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005da2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005da6:	659a      	str	r2, [r3, #88]	@ 0x58
 8005da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dae:	9301      	str	r3, [sp, #4]
 8005db0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005db2:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005db4:	4b26      	ldr	r3, [pc, #152]	@ (8005e50 <HAL_RCC_OscConfig+0x2b0>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005dbc:	d028      	beq.n	8005e10 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dbe:	68a3      	ldr	r3, [r4, #8]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d039      	beq.n	8005e38 <HAL_RCC_OscConfig+0x298>
 8005dc4:	2b05      	cmp	r3, #5
 8005dc6:	d045      	beq.n	8005e54 <HAL_RCC_OscConfig+0x2b4>
 8005dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005dca:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005dce:	f022 0201 	bic.w	r2, r2, #1
 8005dd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005dd6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005dda:	f022 0204 	bic.w	r2, r2, #4
 8005dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005de2:	68a3      	ldr	r3, [r4, #8]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d043      	beq.n	8005e70 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8005de8:	f7fe fc9a 	bl	8004720 <HAL_GetTick>
 8005dec:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dee:	4b16      	ldr	r3, [pc, #88]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005df4:	f013 0f02 	tst.w	r3, #2
 8005df8:	d14c      	bne.n	8005e94 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dfa:	f7fe fc91 	bl	8004720 <HAL_GetTick>
 8005dfe:	1b80      	subs	r0, r0, r6
 8005e00:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e04:	4298      	cmp	r0, r3
 8005e06:	d9f2      	bls.n	8005dee <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8005e08:	2003      	movs	r0, #3
 8005e0a:	e124      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 8005e0c:	2500      	movs	r5, #0
 8005e0e:	e7d1      	b.n	8005db4 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e10:	4a0f      	ldr	r2, [pc, #60]	@ (8005e50 <HAL_RCC_OscConfig+0x2b0>)
 8005e12:	6813      	ldr	r3, [r2, #0]
 8005e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e18:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005e1a:	f7fe fc81 	bl	8004720 <HAL_GetTick>
 8005e1e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e20:	4b0b      	ldr	r3, [pc, #44]	@ (8005e50 <HAL_RCC_OscConfig+0x2b0>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005e28:	d1c9      	bne.n	8005dbe <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e2a:	f7fe fc79 	bl	8004720 <HAL_GetTick>
 8005e2e:	1b80      	subs	r0, r0, r6
 8005e30:	2802      	cmp	r0, #2
 8005e32:	d9f5      	bls.n	8005e20 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8005e34:	2003      	movs	r0, #3
 8005e36:	e10e      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e38:	4a03      	ldr	r2, [pc, #12]	@ (8005e48 <HAL_RCC_OscConfig+0x2a8>)
 8005e3a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005e3e:	f043 0301 	orr.w	r3, r3, #1
 8005e42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e46:	e7cc      	b.n	8005de2 <HAL_RCC_OscConfig+0x242>
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	20000014 	.word	0x20000014
 8005e50:	40007000 	.word	0x40007000
 8005e54:	4b88      	ldr	r3, [pc, #544]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005e56:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e5a:	f042 0204 	orr.w	r2, r2, #4
 8005e5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005e62:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e66:	f042 0201 	orr.w	r2, r2, #1
 8005e6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005e6e:	e7b8      	b.n	8005de2 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8005e70:	f7fe fc56 	bl	8004720 <HAL_GetTick>
 8005e74:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e76:	4b80      	ldr	r3, [pc, #512]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7c:	f013 0f02 	tst.w	r3, #2
 8005e80:	d008      	beq.n	8005e94 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e82:	f7fe fc4d 	bl	8004720 <HAL_GetTick>
 8005e86:	1b80      	subs	r0, r0, r6
 8005e88:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e8c:	4298      	cmp	r0, r3
 8005e8e:	d9f2      	bls.n	8005e76 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8005e90:	2003      	movs	r0, #3
 8005e92:	e0e0      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 8005e94:	b9e5      	cbnz	r5, 8005ed0 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	f013 0f20 	tst.w	r3, #32
 8005e9c:	d035      	beq.n	8005f0a <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e9e:	69a3      	ldr	r3, [r4, #24]
 8005ea0:	b1e3      	cbz	r3, 8005edc <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8005ea2:	4a75      	ldr	r2, [pc, #468]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005ea4:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8005ea8:	f043 0301 	orr.w	r3, r3, #1
 8005eac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005eb0:	f7fe fc36 	bl	8004720 <HAL_GetTick>
 8005eb4:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005eb6:	4b70      	ldr	r3, [pc, #448]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005eb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ebc:	f013 0f02 	tst.w	r3, #2
 8005ec0:	d123      	bne.n	8005f0a <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ec2:	f7fe fc2d 	bl	8004720 <HAL_GetTick>
 8005ec6:	1b40      	subs	r0, r0, r5
 8005ec8:	2802      	cmp	r0, #2
 8005eca:	d9f4      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8005ecc:	2003      	movs	r0, #3
 8005ece:	e0c2      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ed0:	4a69      	ldr	r2, [pc, #420]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005ed2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005ed4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ed8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005eda:	e7dc      	b.n	8005e96 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8005edc:	4a66      	ldr	r2, [pc, #408]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005ede:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8005ee2:	f023 0301 	bic.w	r3, r3, #1
 8005ee6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005eea:	f7fe fc19 	bl	8004720 <HAL_GetTick>
 8005eee:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ef0:	4b61      	ldr	r3, [pc, #388]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005ef2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ef6:	f013 0f02 	tst.w	r3, #2
 8005efa:	d006      	beq.n	8005f0a <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005efc:	f7fe fc10 	bl	8004720 <HAL_GetTick>
 8005f00:	1b40      	subs	r0, r0, r5
 8005f02:	2802      	cmp	r0, #2
 8005f04:	d9f4      	bls.n	8005ef0 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8005f06:	2003      	movs	r0, #3
 8005f08:	e0a5      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f0a:	69e3      	ldr	r3, [r4, #28]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80a1 	beq.w	8006054 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f12:	4a59      	ldr	r2, [pc, #356]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005f14:	6892      	ldr	r2, [r2, #8]
 8005f16:	f002 020c 	and.w	r2, r2, #12
 8005f1a:	2a0c      	cmp	r2, #12
 8005f1c:	d064      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d013      	beq.n	8005f4a <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8005f22:	4a55      	ldr	r2, [pc, #340]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005f24:	6813      	ldr	r3, [r2, #0]
 8005f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f2a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005f2c:	f7fe fbf8 	bl	8004720 <HAL_GetTick>
 8005f30:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f32:	4b51      	ldr	r3, [pc, #324]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005f3a:	d04e      	beq.n	8005fda <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f3c:	f7fe fbf0 	bl	8004720 <HAL_GetTick>
 8005f40:	1b00      	subs	r0, r0, r4
 8005f42:	2802      	cmp	r0, #2
 8005f44:	d9f5      	bls.n	8005f32 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8005f46:	2003      	movs	r0, #3
 8005f48:	e085      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 8005f4a:	4a4b      	ldr	r2, [pc, #300]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005f4c:	6813      	ldr	r3, [r2, #0]
 8005f4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f52:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005f54:	f7fe fbe4 	bl	8004720 <HAL_GetTick>
 8005f58:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f5a:	4b47      	ldr	r3, [pc, #284]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005f62:	d006      	beq.n	8005f72 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f64:	f7fe fbdc 	bl	8004720 <HAL_GetTick>
 8005f68:	1b40      	subs	r0, r0, r5
 8005f6a:	2802      	cmp	r0, #2
 8005f6c:	d9f5      	bls.n	8005f5a <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8005f6e:	2003      	movs	r0, #3
 8005f70:	e071      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f72:	4a41      	ldr	r2, [pc, #260]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005f74:	68d3      	ldr	r3, [r2, #12]
 8005f76:	4941      	ldr	r1, [pc, #260]	@ (800607c <HAL_RCC_OscConfig+0x4dc>)
 8005f78:	4019      	ands	r1, r3
 8005f7a:	6a23      	ldr	r3, [r4, #32]
 8005f7c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005f7e:	3801      	subs	r0, #1
 8005f80:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005f84:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005f86:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005f8a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005f8c:	0840      	lsrs	r0, r0, #1
 8005f8e:	3801      	subs	r0, #1
 8005f90:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8005f94:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005f96:	0840      	lsrs	r0, r0, #1
 8005f98:	3801      	subs	r0, #1
 8005f9a:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8005f9e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005fa0:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8005fa4:	4319      	orrs	r1, r3
 8005fa6:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8005fa8:	6813      	ldr	r3, [r2, #0]
 8005faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fae:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005fb0:	68d3      	ldr	r3, [r2, #12]
 8005fb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fb6:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8005fb8:	f7fe fbb2 	bl	8004720 <HAL_GetTick>
 8005fbc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fbe:	4b2e      	ldr	r3, [pc, #184]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005fc6:	d106      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc8:	f7fe fbaa 	bl	8004720 <HAL_GetTick>
 8005fcc:	1b00      	subs	r0, r0, r4
 8005fce:	2802      	cmp	r0, #2
 8005fd0:	d9f5      	bls.n	8005fbe <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8005fd2:	2003      	movs	r0, #3
 8005fd4:	e03f      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8005fd6:	2000      	movs	r0, #0
 8005fd8:	e03d      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005fda:	4a27      	ldr	r2, [pc, #156]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005fdc:	68d1      	ldr	r1, [r2, #12]
 8005fde:	4b28      	ldr	r3, [pc, #160]	@ (8006080 <HAL_RCC_OscConfig+0x4e0>)
 8005fe0:	400b      	ands	r3, r1
 8005fe2:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	e036      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d036      	beq.n	800605a <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 8005fec:	4b22      	ldr	r3, [pc, #136]	@ (8006078 <HAL_RCC_OscConfig+0x4d8>)
 8005fee:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ff0:	f003 0103 	and.w	r1, r3, #3
 8005ff4:	6a22      	ldr	r2, [r4, #32]
 8005ff6:	4291      	cmp	r1, r2
 8005ff8:	d131      	bne.n	800605e <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ffa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ffe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006000:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006002:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006006:	d12c      	bne.n	8006062 <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006008:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800600c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800600e:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006012:	d128      	bne.n	8006066 <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006014:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006018:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800601a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800601e:	d124      	bne.n	800606a <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006020:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8006024:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006026:	0852      	lsrs	r2, r2, #1
 8006028:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800602a:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800602e:	d11e      	bne.n	800606e <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006030:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8006034:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8006036:	0852      	lsrs	r2, r2, #1
 8006038:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800603a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800603e:	d118      	bne.n	8006072 <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 8006040:	2000      	movs	r0, #0
 8006042:	e008      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 8006044:	2001      	movs	r0, #1
}
 8006046:	4770      	bx	lr
        return HAL_ERROR;
 8006048:	2001      	movs	r0, #1
 800604a:	e004      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 800604c:	2001      	movs	r0, #1
 800604e:	e002      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 8006050:	2001      	movs	r0, #1
 8006052:	e000      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8006054:	2000      	movs	r0, #0
}
 8006056:	b002      	add	sp, #8
 8006058:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800605a:	2001      	movs	r0, #1
 800605c:	e7fb      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 800605e:	2001      	movs	r0, #1
 8006060:	e7f9      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
 8006062:	2001      	movs	r0, #1
 8006064:	e7f7      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
 8006066:	2001      	movs	r0, #1
 8006068:	e7f5      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
 800606a:	2001      	movs	r0, #1
 800606c:	e7f3      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
 800606e:	2001      	movs	r0, #1
 8006070:	e7f1      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
 8006072:	2001      	movs	r0, #1
 8006074:	e7ef      	b.n	8006056 <HAL_RCC_OscConfig+0x4b6>
 8006076:	bf00      	nop
 8006078:	40021000 	.word	0x40021000
 800607c:	019f800c 	.word	0x019f800c
 8006080:	feeefffc 	.word	0xfeeefffc

08006084 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006084:	4b1e      	ldr	r3, [pc, #120]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 030c 	and.w	r3, r3, #12
 800608c:	2b04      	cmp	r3, #4
 800608e:	d033      	beq.n	80060f8 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006090:	4b1b      	ldr	r3, [pc, #108]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f003 030c 	and.w	r3, r3, #12
 8006098:	2b08      	cmp	r3, #8
 800609a:	d02f      	beq.n	80060fc <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800609c:	4b18      	ldr	r3, [pc, #96]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f003 030c 	and.w	r3, r3, #12
 80060a4:	2b0c      	cmp	r3, #12
 80060a6:	d001      	beq.n	80060ac <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 80060a8:	2000      	movs	r0, #0
}
 80060aa:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060ac:	4b14      	ldr	r3, [pc, #80]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 80060ae:	68da      	ldr	r2, [r3, #12]
 80060b0:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80060ba:	3301      	adds	r3, #1
    switch (pllsource)
 80060bc:	2a03      	cmp	r2, #3
 80060be:	d011      	beq.n	80060e4 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060c0:	4810      	ldr	r0, [pc, #64]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x80>)
 80060c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80060c6:	4b0e      	ldr	r3, [pc, #56]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80060ce:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80060da:	3301      	adds	r3, #1
 80060dc:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80060de:	fbb0 f0f3 	udiv	r0, r0, r3
 80060e2:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060e4:	4808      	ldr	r0, [pc, #32]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x84>)
 80060e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80060ea:	4b05      	ldr	r3, [pc, #20]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x7c>)
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80060f2:	fb03 f000 	mul.w	r0, r3, r0
      break;
 80060f6:	e7ec      	b.n	80060d2 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 80060f8:	4802      	ldr	r0, [pc, #8]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x80>)
 80060fa:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80060fc:	4802      	ldr	r0, [pc, #8]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x84>)
 80060fe:	4770      	bx	lr
 8006100:	40021000 	.word	0x40021000
 8006104:	00f42400 	.word	0x00f42400
 8006108:	007a1200 	.word	0x007a1200

0800610c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800610c:	2800      	cmp	r0, #0
 800610e:	f000 80e6 	beq.w	80062de <HAL_RCC_ClockConfig+0x1d2>
{
 8006112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006114:	460c      	mov	r4, r1
 8006116:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006118:	4b74      	ldr	r3, [pc, #464]	@ (80062ec <HAL_RCC_ClockConfig+0x1e0>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 030f 	and.w	r3, r3, #15
 8006120:	428b      	cmp	r3, r1
 8006122:	d20b      	bcs.n	800613c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006124:	4a71      	ldr	r2, [pc, #452]	@ (80062ec <HAL_RCC_ClockConfig+0x1e0>)
 8006126:	6813      	ldr	r3, [r2, #0]
 8006128:	f023 030f 	bic.w	r3, r3, #15
 800612c:	430b      	orrs	r3, r1
 800612e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006130:	6813      	ldr	r3, [r2, #0]
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	428b      	cmp	r3, r1
 8006138:	f040 80d3 	bne.w	80062e2 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800613c:	682e      	ldr	r6, [r5, #0]
 800613e:	f016 0601 	ands.w	r6, r6, #1
 8006142:	d05f      	beq.n	8006204 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006144:	686b      	ldr	r3, [r5, #4]
 8006146:	2b03      	cmp	r3, #3
 8006148:	d02f      	beq.n	80061aa <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800614a:	2b02      	cmp	r3, #2
 800614c:	d04d      	beq.n	80061ea <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800614e:	4b68      	ldr	r3, [pc, #416]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006156:	f000 80c6 	beq.w	80062e6 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800615a:	f7ff ff93 	bl	8006084 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800615e:	4b65      	ldr	r3, [pc, #404]	@ (80062f4 <HAL_RCC_ClockConfig+0x1e8>)
 8006160:	4298      	cmp	r0, r3
 8006162:	d94d      	bls.n	8006200 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006164:	4a62      	ldr	r2, [pc, #392]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006166:	6893      	ldr	r3, [r2, #8]
 8006168:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800616c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006170:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006172:	2680      	movs	r6, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006174:	4a5e      	ldr	r2, [pc, #376]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006176:	6893      	ldr	r3, [r2, #8]
 8006178:	f023 0303 	bic.w	r3, r3, #3
 800617c:	6869      	ldr	r1, [r5, #4]
 800617e:	430b      	orrs	r3, r1
 8006180:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8006182:	f7fe facd 	bl	8004720 <HAL_GetTick>
 8006186:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006188:	4b59      	ldr	r3, [pc, #356]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f003 030c 	and.w	r3, r3, #12
 8006190:	686a      	ldr	r2, [r5, #4]
 8006192:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006196:	d035      	beq.n	8006204 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006198:	f7fe fac2 	bl	8004720 <HAL_GetTick>
 800619c:	1bc0      	subs	r0, r0, r7
 800619e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80061a2:	4298      	cmp	r0, r3
 80061a4:	d9f0      	bls.n	8006188 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 80061a6:	2003      	movs	r0, #3
 80061a8:	e078      	b.n	800629c <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061aa:	4b51      	ldr	r3, [pc, #324]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80061b2:	d101      	bne.n	80061b8 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 80061b4:	2001      	movs	r0, #1
 80061b6:	e071      	b.n	800629c <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80061b8:	f7ff fcc6 	bl	8005b48 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 80061bc:	4b4d      	ldr	r3, [pc, #308]	@ (80062f4 <HAL_RCC_ClockConfig+0x1e8>)
 80061be:	4298      	cmp	r0, r3
 80061c0:	d91a      	bls.n	80061f8 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80061c2:	4b4b      	ldr	r3, [pc, #300]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 80061ca:	d005      	beq.n	80061d8 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80061cc:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80061ce:	f016 0602 	ands.w	r6, r6, #2
 80061d2:	d0cf      	beq.n	8006174 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80061d4:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80061d6:	b98b      	cbnz	r3, 80061fc <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061d8:	4a45      	ldr	r2, [pc, #276]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 80061da:	6893      	ldr	r3, [r2, #8]
 80061dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061e6:	2680      	movs	r6, #128	@ 0x80
 80061e8:	e7c4      	b.n	8006174 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061ea:	4b41      	ldr	r3, [pc, #260]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80061f2:	d1b2      	bne.n	800615a <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 80061f4:	2001      	movs	r0, #1
 80061f6:	e051      	b.n	800629c <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80061f8:	2600      	movs	r6, #0
 80061fa:	e7bb      	b.n	8006174 <HAL_RCC_ClockConfig+0x68>
 80061fc:	2600      	movs	r6, #0
 80061fe:	e7b9      	b.n	8006174 <HAL_RCC_ClockConfig+0x68>
 8006200:	2600      	movs	r6, #0
 8006202:	e7b7      	b.n	8006174 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006204:	682b      	ldr	r3, [r5, #0]
 8006206:	f013 0f02 	tst.w	r3, #2
 800620a:	d048      	beq.n	800629e <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800620c:	f013 0f04 	tst.w	r3, #4
 8006210:	d004      	beq.n	800621c <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006212:	4a37      	ldr	r2, [pc, #220]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006214:	6893      	ldr	r3, [r2, #8]
 8006216:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800621a:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800621c:	682b      	ldr	r3, [r5, #0]
 800621e:	f013 0f08 	tst.w	r3, #8
 8006222:	d006      	beq.n	8006232 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006224:	4a32      	ldr	r2, [pc, #200]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006226:	6893      	ldr	r3, [r2, #8]
 8006228:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800622c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006230:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006232:	4a2f      	ldr	r2, [pc, #188]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006234:	6893      	ldr	r3, [r2, #8]
 8006236:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800623a:	68a9      	ldr	r1, [r5, #8]
 800623c:	430b      	orrs	r3, r1
 800623e:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006240:	4b2a      	ldr	r3, [pc, #168]	@ (80062ec <HAL_RCC_ClockConfig+0x1e0>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 030f 	and.w	r3, r3, #15
 8006248:	42a3      	cmp	r3, r4
 800624a:	d830      	bhi.n	80062ae <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	f013 0f04 	tst.w	r3, #4
 8006252:	d006      	beq.n	8006262 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006254:	4a26      	ldr	r2, [pc, #152]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006256:	6893      	ldr	r3, [r2, #8]
 8006258:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800625c:	68e9      	ldr	r1, [r5, #12]
 800625e:	430b      	orrs	r3, r1
 8006260:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006262:	682b      	ldr	r3, [r5, #0]
 8006264:	f013 0f08 	tst.w	r3, #8
 8006268:	d007      	beq.n	800627a <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800626a:	4a21      	ldr	r2, [pc, #132]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 800626c:	6893      	ldr	r3, [r2, #8]
 800626e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006272:	6929      	ldr	r1, [r5, #16]
 8006274:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006278:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800627a:	f7ff ff03 	bl	8006084 <HAL_RCC_GetSysClockFreq>
 800627e:	4b1c      	ldr	r3, [pc, #112]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006286:	4a1c      	ldr	r2, [pc, #112]	@ (80062f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006288:	5cd3      	ldrb	r3, [r2, r3]
 800628a:	f003 031f 	and.w	r3, r3, #31
 800628e:	40d8      	lsrs	r0, r3
 8006290:	4b1a      	ldr	r3, [pc, #104]	@ (80062fc <HAL_RCC_ClockConfig+0x1f0>)
 8006292:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8006294:	4b1a      	ldr	r3, [pc, #104]	@ (8006300 <HAL_RCC_ClockConfig+0x1f4>)
 8006296:	6818      	ldr	r0, [r3, #0]
 8006298:	f7fe f9fe 	bl	8004698 <HAL_InitTick>
}
 800629c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 800629e:	2e80      	cmp	r6, #128	@ 0x80
 80062a0:	d1ce      	bne.n	8006240 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80062a2:	4a13      	ldr	r2, [pc, #76]	@ (80062f0 <HAL_RCC_ClockConfig+0x1e4>)
 80062a4:	6893      	ldr	r3, [r2, #8]
 80062a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062aa:	6093      	str	r3, [r2, #8]
 80062ac:	e7c8      	b.n	8006240 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ae:	4a0f      	ldr	r2, [pc, #60]	@ (80062ec <HAL_RCC_ClockConfig+0x1e0>)
 80062b0:	6813      	ldr	r3, [r2, #0]
 80062b2:	f023 030f 	bic.w	r3, r3, #15
 80062b6:	4323      	orrs	r3, r4
 80062b8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80062ba:	f7fe fa31 	bl	8004720 <HAL_GetTick>
 80062be:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062c0:	4b0a      	ldr	r3, [pc, #40]	@ (80062ec <HAL_RCC_ClockConfig+0x1e0>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 030f 	and.w	r3, r3, #15
 80062c8:	42a3      	cmp	r3, r4
 80062ca:	d0bf      	beq.n	800624c <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062cc:	f7fe fa28 	bl	8004720 <HAL_GetTick>
 80062d0:	1b80      	subs	r0, r0, r6
 80062d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80062d6:	4298      	cmp	r0, r3
 80062d8:	d9f2      	bls.n	80062c0 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 80062da:	2003      	movs	r0, #3
 80062dc:	e7de      	b.n	800629c <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 80062de:	2001      	movs	r0, #1
}
 80062e0:	4770      	bx	lr
      return HAL_ERROR;
 80062e2:	2001      	movs	r0, #1
 80062e4:	e7da      	b.n	800629c <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 80062e6:	2001      	movs	r0, #1
 80062e8:	e7d8      	b.n	800629c <HAL_RCC_ClockConfig+0x190>
 80062ea:	bf00      	nop
 80062ec:	40022000 	.word	0x40022000
 80062f0:	40021000 	.word	0x40021000
 80062f4:	04c4b400 	.word	0x04c4b400
 80062f8:	0800c8c8 	.word	0x0800c8c8
 80062fc:	20000000 	.word	0x20000000
 8006300:	20000014 	.word	0x20000014

08006304 <HAL_RCC_GetHCLKFreq>:
}
 8006304:	4b01      	ldr	r3, [pc, #4]	@ (800630c <HAL_RCC_GetHCLKFreq+0x8>)
 8006306:	6818      	ldr	r0, [r3, #0]
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	20000000 	.word	0x20000000

08006310 <HAL_RCC_GetPCLK1Freq>:
{
 8006310:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006312:	f7ff fff7 	bl	8006304 <HAL_RCC_GetHCLKFreq>
 8006316:	4b05      	ldr	r3, [pc, #20]	@ (800632c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800631e:	4a04      	ldr	r2, [pc, #16]	@ (8006330 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006320:	5cd3      	ldrb	r3, [r2, r3]
 8006322:	f003 031f 	and.w	r3, r3, #31
}
 8006326:	40d8      	lsrs	r0, r3
 8006328:	bd08      	pop	{r3, pc}
 800632a:	bf00      	nop
 800632c:	40021000 	.word	0x40021000
 8006330:	0800c8c0 	.word	0x0800c8c0

08006334 <HAL_RCC_GetPCLK2Freq>:
{
 8006334:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006336:	f7ff ffe5 	bl	8006304 <HAL_RCC_GetHCLKFreq>
 800633a:	4b05      	ldr	r3, [pc, #20]	@ (8006350 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006342:	4a04      	ldr	r2, [pc, #16]	@ (8006354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006344:	5cd3      	ldrb	r3, [r2, r3]
 8006346:	f003 031f 	and.w	r3, r3, #31
}
 800634a:	40d8      	lsrs	r0, r3
 800634c:	bd08      	pop	{r3, pc}
 800634e:	bf00      	nop
 8006350:	40021000 	.word	0x40021000
 8006354:	0800c8c0 	.word	0x0800c8c0

08006358 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800635a:	b083      	sub	sp, #12
 800635c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800635e:	6803      	ldr	r3, [r0, #0]
 8006360:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8006364:	d069      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006366:	4bae      	ldr	r3, [pc, #696]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800636a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800636e:	d11e      	bne.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006370:	4bab      	ldr	r3, [pc, #684]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006372:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006374:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006378:	659a      	str	r2, [r3, #88]	@ 0x58
 800637a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800637c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006380:	9301      	str	r3, [sp, #4]
 8006382:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006384:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006386:	4aa7      	ldr	r2, [pc, #668]	@ (8006624 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006388:	6813      	ldr	r3, [r2, #0]
 800638a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800638e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006390:	f7fe f9c6 	bl	8004720 <HAL_GetTick>
 8006394:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006396:	4ba3      	ldr	r3, [pc, #652]	@ (8006624 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800639e:	d108      	bne.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a0:	f7fe f9be 	bl	8004720 <HAL_GetTick>
 80063a4:	1b40      	subs	r0, r0, r5
 80063a6:	2802      	cmp	r0, #2
 80063a8:	d9f5      	bls.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 80063aa:	2503      	movs	r5, #3
 80063ac:	e002      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 80063ae:	2600      	movs	r6, #0
 80063b0:	e7e9      	b.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063b2:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 80063b4:	bb45      	cbnz	r5, 8006408 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80063b6:	4b9a      	ldr	r3, [pc, #616]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80063b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80063bc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80063c0:	d015      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x96>
 80063c2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d012      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063c8:	4a95      	ldr	r2, [pc, #596]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80063ca:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80063ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063d2:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 80063d6:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80063da:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80063de:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 80063e2:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80063e6:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80063ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80063ee:	f013 0f01 	tst.w	r3, #1
 80063f2:	d110      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 80063f4:	b945      	cbnz	r5, 8006408 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063f6:	4a8a      	ldr	r2, [pc, #552]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80063f8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80063fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006400:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8006402:	430b      	orrs	r3, r1
 8006404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006408:	b1c6      	cbz	r6, 800643c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800640a:	4a85      	ldr	r2, [pc, #532]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800640c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800640e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006412:	6593      	str	r3, [r2, #88]	@ 0x58
 8006414:	e012      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 8006416:	f7fe f983 	bl	8004720 <HAL_GetTick>
 800641a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800641c:	4b80      	ldr	r3, [pc, #512]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800641e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006422:	f013 0f02 	tst.w	r3, #2
 8006426:	d1e5      	bne.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006428:	f7fe f97a 	bl	8004720 <HAL_GetTick>
 800642c:	1bc0      	subs	r0, r0, r7
 800642e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006432:	4298      	cmp	r0, r3
 8006434:	d9f2      	bls.n	800641c <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8006436:	2503      	movs	r5, #3
 8006438:	e7dc      	b.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800643a:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	f013 0f01 	tst.w	r3, #1
 8006442:	d008      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006444:	4a76      	ldr	r2, [pc, #472]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006446:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800644a:	f023 0303 	bic.w	r3, r3, #3
 800644e:	6861      	ldr	r1, [r4, #4]
 8006450:	430b      	orrs	r3, r1
 8006452:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	f013 0f02 	tst.w	r3, #2
 800645c:	d008      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800645e:	4a70      	ldr	r2, [pc, #448]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006460:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006464:	f023 030c 	bic.w	r3, r3, #12
 8006468:	68a1      	ldr	r1, [r4, #8]
 800646a:	430b      	orrs	r3, r1
 800646c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006470:	6823      	ldr	r3, [r4, #0]
 8006472:	f013 0f04 	tst.w	r3, #4
 8006476:	d008      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006478:	4a69      	ldr	r2, [pc, #420]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800647a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800647e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006482:	68e1      	ldr	r1, [r4, #12]
 8006484:	430b      	orrs	r3, r1
 8006486:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	f013 0f08 	tst.w	r3, #8
 8006490:	d008      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006492:	4a63      	ldr	r2, [pc, #396]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006494:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006498:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800649c:	6921      	ldr	r1, [r4, #16]
 800649e:	430b      	orrs	r3, r1
 80064a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	f013 0f20 	tst.w	r3, #32
 80064aa:	d008      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064ac:	4a5c      	ldr	r2, [pc, #368]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80064b2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80064b6:	6961      	ldr	r1, [r4, #20]
 80064b8:	430b      	orrs	r3, r1
 80064ba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064be:	6823      	ldr	r3, [r4, #0]
 80064c0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80064c4:	d008      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064c6:	4a56      	ldr	r2, [pc, #344]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064c8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80064cc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80064d0:	69a1      	ldr	r1, [r4, #24]
 80064d2:	430b      	orrs	r3, r1
 80064d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064de:	d008      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80064e0:	4a4f      	ldr	r2, [pc, #316]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80064e6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80064ea:	69e1      	ldr	r1, [r4, #28]
 80064ec:	430b      	orrs	r3, r1
 80064ee:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80064f8:	d008      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80064fa:	4a49      	ldr	r2, [pc, #292]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064fc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006500:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8006504:	6a21      	ldr	r1, [r4, #32]
 8006506:	430b      	orrs	r3, r1
 8006508:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8006512:	d008      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006514:	4a42      	ldr	r2, [pc, #264]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006516:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800651a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800651e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006520:	430b      	orrs	r3, r1
 8006522:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800652c:	d00c      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800652e:	4a3c      	ldr	r2, [pc, #240]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006530:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006534:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006538:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800653a:	430b      	orrs	r3, r1
 800653c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006540:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006546:	d057      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800654e:	d00c      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006550:	4a33      	ldr	r2, [pc, #204]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006552:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006556:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800655a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800655c:	430b      	orrs	r3, r1
 800655e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006562:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006564:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006568:	d04b      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8006570:	d00c      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006572:	4a2b      	ldr	r2, [pc, #172]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006574:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006578:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800657c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800657e:	430b      	orrs	r3, r1
 8006580:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006584:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006586:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800658a:	d03f      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8006592:	d00c      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006594:	4a22      	ldr	r2, [pc, #136]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006596:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800659a:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800659e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065a0:	430b      	orrs	r3, r1
 80065a2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80065a6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065ac:	d033      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80065b4:	d00c      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80065b6:	4a1a      	ldr	r2, [pc, #104]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80065b8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80065bc:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80065c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80065c2:	430b      	orrs	r3, r1
 80065c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065c8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80065ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065ce:	d02b      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80065d0:	6823      	ldr	r3, [r4, #0]
 80065d2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80065d6:	d00c      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80065d8:	4a11      	ldr	r2, [pc, #68]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80065da:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80065de:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80065e2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80065e4:	430b      	orrs	r3, r1
 80065e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80065ea:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80065ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065f0:	d01f      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  }

#endif /* QUADSPI */

  return status;
}
 80065f2:	4628      	mov	r0, r5
 80065f4:	b003      	add	sp, #12
 80065f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065f8:	68d3      	ldr	r3, [r2, #12]
 80065fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065fe:	60d3      	str	r3, [r2, #12]
 8006600:	e7a2      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006602:	68d3      	ldr	r3, [r2, #12]
 8006604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006608:	60d3      	str	r3, [r2, #12]
 800660a:	e7ae      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800660c:	68d3      	ldr	r3, [r2, #12]
 800660e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006612:	60d3      	str	r3, [r2, #12]
 8006614:	e7ba      	b.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006616:	68d3      	ldr	r3, [r2, #12]
 8006618:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800661c:	60d3      	str	r3, [r2, #12]
 800661e:	e7c6      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x256>
 8006620:	40021000 	.word	0x40021000
 8006624:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006628:	68d3      	ldr	r3, [r2, #12]
 800662a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800662e:	60d3      	str	r3, [r2, #12]
 8006630:	e7ce      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006632:	68d3      	ldr	r3, [r2, #12]
 8006634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006638:	60d3      	str	r3, [r2, #12]
 800663a:	e7da      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x29a>

0800663c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800663c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006640:	b082      	sub	sp, #8
 8006642:	4605      	mov	r5, r0
 8006644:	4688      	mov	r8, r1
 8006646:	4617      	mov	r7, r2
 8006648:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800664a:	f7fe f869 	bl	8004720 <HAL_GetTick>
 800664e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006650:	1a1b      	subs	r3, r3, r0
 8006652:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8006656:	f7fe f863 	bl	8004720 <HAL_GetTick>
 800665a:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800665c:	4b28      	ldr	r3, [pc, #160]	@ (8006700 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8006664:	fb09 f303 	mul.w	r3, r9, r3
 8006668:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800666a:	682b      	ldr	r3, [r5, #0]
 800666c:	689c      	ldr	r4, [r3, #8]
 800666e:	ea38 0404 	bics.w	r4, r8, r4
 8006672:	bf0c      	ite	eq
 8006674:	2301      	moveq	r3, #1
 8006676:	2300      	movne	r3, #0
 8006678:	42bb      	cmp	r3, r7
 800667a:	d03d      	beq.n	80066f8 <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 800667c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006680:	d0f3      	beq.n	800666a <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006682:	f7fe f84d 	bl	8004720 <HAL_GetTick>
 8006686:	eba0 000a 	sub.w	r0, r0, sl
 800668a:	4548      	cmp	r0, r9
 800668c:	d207      	bcs.n	800669e <SPI_WaitFlagStateUntilTimeout+0x62>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800668e:	9a01      	ldr	r2, [sp, #4]
 8006690:	b102      	cbz	r2, 8006694 <SPI_WaitFlagStateUntilTimeout+0x58>
 8006692:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8006694:	9b01      	ldr	r3, [sp, #4]
 8006696:	3b01      	subs	r3, #1
 8006698:	9301      	str	r3, [sp, #4]
 800669a:	4691      	mov	r9, r2
 800669c:	e7e5      	b.n	800666a <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800669e:	682a      	ldr	r2, [r5, #0]
 80066a0:	6853      	ldr	r3, [r2, #4]
 80066a2:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80066a6:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066a8:	686b      	ldr	r3, [r5, #4]
 80066aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066ae:	d00b      	beq.n	80066c8 <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066b0:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80066b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066b6:	d014      	beq.n	80066e2 <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 80066b8:	2301      	movs	r3, #1
 80066ba:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80066be:	2300      	movs	r3, #0
 80066c0:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80066c4:	2003      	movs	r0, #3
 80066c6:	e018      	b.n	80066fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066c8:	68ab      	ldr	r3, [r5, #8]
 80066ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066ce:	d002      	beq.n	80066d6 <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066d4:	d1ec      	bne.n	80066b0 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 80066d6:	682a      	ldr	r2, [r5, #0]
 80066d8:	6813      	ldr	r3, [r2, #0]
 80066da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066de:	6013      	str	r3, [r2, #0]
 80066e0:	e7e6      	b.n	80066b0 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 80066e2:	682a      	ldr	r2, [r5, #0]
 80066e4:	6813      	ldr	r3, [r2, #0]
 80066e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066ea:	6013      	str	r3, [r2, #0]
 80066ec:	682a      	ldr	r2, [r5, #0]
 80066ee:	6813      	ldr	r3, [r2, #0]
 80066f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80066f4:	6013      	str	r3, [r2, #0]
 80066f6:	e7df      	b.n	80066b8 <SPI_WaitFlagStateUntilTimeout+0x7c>
    }
  }

  return HAL_OK;
 80066f8:	2000      	movs	r0, #0
}
 80066fa:	b002      	add	sp, #8
 80066fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006700:	20000000 	.word	0x20000000

08006704 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	b082      	sub	sp, #8
 800670a:	4606      	mov	r6, r0
 800670c:	460c      	mov	r4, r1
 800670e:	4615      	mov	r5, r2
 8006710:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006712:	2300      	movs	r3, #0
 8006714:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006718:	f7fe f802 	bl	8004720 <HAL_GetTick>
 800671c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800671e:	1a1b      	subs	r3, r3, r0
 8006720:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 8006724:	f7fd fffc 	bl	8004720 <HAL_GetTick>
 8006728:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800672a:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800672e:	4b30      	ldr	r3, [pc, #192]	@ (80067f0 <SPI_WaitFifoStateUntilTimeout+0xec>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006736:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800673a:	0d1b      	lsrs	r3, r3, #20
 800673c:	fb08 f303 	mul.w	r3, r8, r3
 8006740:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8006742:	e002      	b.n	800674a <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8006744:	f1b7 3fff 	cmp.w	r7, #4294967295
 8006748:	d112      	bne.n	8006770 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 800674a:	6833      	ldr	r3, [r6, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	ea03 0c04 	and.w	ip, r3, r4
 8006752:	45ac      	cmp	ip, r5
 8006754:	d047      	beq.n	80067e6 <SPI_WaitFifoStateUntilTimeout+0xe2>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006756:	f5b4 6fc0 	cmp.w	r4, #1536	@ 0x600
 800675a:	d1f3      	bne.n	8006744 <SPI_WaitFifoStateUntilTimeout+0x40>
 800675c:	2d00      	cmp	r5, #0
 800675e:	d1f1      	bne.n	8006744 <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 8006760:	f89a 300c 	ldrb.w	r3, [sl, #12]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 800676a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800676e:	e7e9      	b.n	8006744 <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006770:	f7fd ffd6 	bl	8004720 <HAL_GetTick>
 8006774:	eba0 0009 	sub.w	r0, r0, r9
 8006778:	4540      	cmp	r0, r8
 800677a:	d207      	bcs.n	800678c <SPI_WaitFifoStateUntilTimeout+0x88>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800677c:	9a01      	ldr	r2, [sp, #4]
 800677e:	b102      	cbz	r2, 8006782 <SPI_WaitFifoStateUntilTimeout+0x7e>
 8006780:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 8006782:	9b01      	ldr	r3, [sp, #4]
 8006784:	3b01      	subs	r3, #1
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	4690      	mov	r8, r2
 800678a:	e7de      	b.n	800674a <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800678c:	6832      	ldr	r2, [r6, #0]
 800678e:	6853      	ldr	r3, [r2, #4]
 8006790:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8006794:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006796:	6873      	ldr	r3, [r6, #4]
 8006798:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800679c:	d00b      	beq.n	80067b6 <SPI_WaitFifoStateUntilTimeout+0xb2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800679e:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 80067a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067a4:	d014      	beq.n	80067d0 <SPI_WaitFifoStateUntilTimeout+0xcc>
        hspi->State = HAL_SPI_STATE_READY;
 80067a6:	2301      	movs	r3, #1
 80067a8:	f886 305d 	strb.w	r3, [r6, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80067ac:	2300      	movs	r3, #0
 80067ae:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80067b2:	2003      	movs	r0, #3
 80067b4:	e018      	b.n	80067e8 <SPI_WaitFifoStateUntilTimeout+0xe4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067b6:	68b3      	ldr	r3, [r6, #8]
 80067b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067bc:	d002      	beq.n	80067c4 <SPI_WaitFifoStateUntilTimeout+0xc0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067c2:	d1ec      	bne.n	800679e <SPI_WaitFifoStateUntilTimeout+0x9a>
          __HAL_SPI_DISABLE(hspi);
 80067c4:	6832      	ldr	r2, [r6, #0]
 80067c6:	6813      	ldr	r3, [r2, #0]
 80067c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	e7e6      	b.n	800679e <SPI_WaitFifoStateUntilTimeout+0x9a>
          SPI_RESET_CRC(hspi);
 80067d0:	6832      	ldr	r2, [r6, #0]
 80067d2:	6813      	ldr	r3, [r2, #0]
 80067d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	6832      	ldr	r2, [r6, #0]
 80067dc:	6813      	ldr	r3, [r2, #0]
 80067de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80067e2:	6013      	str	r3, [r2, #0]
 80067e4:	e7df      	b.n	80067a6 <SPI_WaitFifoStateUntilTimeout+0xa2>
    }
  }

  return HAL_OK;
 80067e6:	2000      	movs	r0, #0
}
 80067e8:	b002      	add	sp, #8
 80067ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ee:	bf00      	nop
 80067f0:	20000000 	.word	0x20000000

080067f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067f4:	b570      	push	{r4, r5, r6, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	4604      	mov	r4, r0
 80067fa:	460d      	mov	r5, r1
 80067fc:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067fe:	9200      	str	r2, [sp, #0]
 8006800:	460b      	mov	r3, r1
 8006802:	2200      	movs	r2, #0
 8006804:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006808:	f7ff ff7c 	bl	8006704 <SPI_WaitFifoStateUntilTimeout>
 800680c:	b9b0      	cbnz	r0, 800683c <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800680e:	9600      	str	r6, [sp, #0]
 8006810:	462b      	mov	r3, r5
 8006812:	2200      	movs	r2, #0
 8006814:	2180      	movs	r1, #128	@ 0x80
 8006816:	4620      	mov	r0, r4
 8006818:	f7ff ff10 	bl	800663c <SPI_WaitFlagStateUntilTimeout>
 800681c:	b9a8      	cbnz	r0, 800684a <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800681e:	9600      	str	r6, [sp, #0]
 8006820:	462b      	mov	r3, r5
 8006822:	2200      	movs	r2, #0
 8006824:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006828:	4620      	mov	r0, r4
 800682a:	f7ff ff6b 	bl	8006704 <SPI_WaitFifoStateUntilTimeout>
 800682e:	b150      	cbz	r0, 8006846 <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006830:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006832:	f043 0320 	orr.w	r3, r3, #32
 8006836:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006838:	2003      	movs	r0, #3
 800683a:	e004      	b.n	8006846 <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800683c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800683e:	f043 0320 	orr.w	r3, r3, #32
 8006842:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006844:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8006846:	b002      	add	sp, #8
 8006848:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800684a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800684c:	f043 0320 	orr.w	r3, r3, #32
 8006850:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006852:	2003      	movs	r0, #3
 8006854:	e7f7      	b.n	8006846 <SPI_EndRxTxTransaction+0x52>

08006856 <HAL_SPI_MspInit>:
}
 8006856:	4770      	bx	lr

08006858 <HAL_SPI_Init>:
  if (hspi == NULL)
 8006858:	2800      	cmp	r0, #0
 800685a:	d06f      	beq.n	800693c <HAL_SPI_Init+0xe4>
{
 800685c:	b510      	push	{r4, lr}
 800685e:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006860:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8006862:	b933      	cbnz	r3, 8006872 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006864:	6843      	ldr	r3, [r0, #4]
 8006866:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800686a:	d005      	beq.n	8006878 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800686c:	2300      	movs	r3, #0
 800686e:	61c3      	str	r3, [r0, #28]
 8006870:	e002      	b.n	8006878 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006872:	2300      	movs	r3, #0
 8006874:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006876:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006878:	2300      	movs	r3, #0
 800687a:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800687c:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006880:	2b00      	cmp	r3, #0
 8006882:	d052      	beq.n	800692a <HAL_SPI_Init+0xd2>
  hspi->State = HAL_SPI_STATE_BUSY;
 8006884:	2302      	movs	r3, #2
 8006886:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 800688a:	6822      	ldr	r2, [r4, #0]
 800688c:	6813      	ldr	r3, [r2, #0]
 800688e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006892:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006894:	68e3      	ldr	r3, [r4, #12]
 8006896:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800689a:	d94c      	bls.n	8006936 <HAL_SPI_Init+0xde>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800689c:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800689e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80068a2:	d004      	beq.n	80068ae <HAL_SPI_Init+0x56>
 80068a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068a8:	d001      	beq.n	80068ae <HAL_SPI_Init+0x56>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068aa:	2300      	movs	r3, #0
 80068ac:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068ae:	6863      	ldr	r3, [r4, #4]
 80068b0:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80068b4:	68a1      	ldr	r1, [r4, #8]
 80068b6:	f401 4104 	and.w	r1, r1, #33792	@ 0x8400
 80068ba:	430b      	orrs	r3, r1
 80068bc:	6921      	ldr	r1, [r4, #16]
 80068be:	f001 0102 	and.w	r1, r1, #2
 80068c2:	430b      	orrs	r3, r1
 80068c4:	6961      	ldr	r1, [r4, #20]
 80068c6:	f001 0101 	and.w	r1, r1, #1
 80068ca:	430b      	orrs	r3, r1
 80068cc:	69a1      	ldr	r1, [r4, #24]
 80068ce:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 80068d2:	430b      	orrs	r3, r1
 80068d4:	69e1      	ldr	r1, [r4, #28]
 80068d6:	f001 0138 	and.w	r1, r1, #56	@ 0x38
 80068da:	430b      	orrs	r3, r1
 80068dc:	6a21      	ldr	r1, [r4, #32]
 80068de:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80068e2:	430b      	orrs	r3, r1
 80068e4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80068e6:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 80068ea:	6820      	ldr	r0, [r4, #0]
 80068ec:	430b      	orrs	r3, r1
 80068ee:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80068f0:	8b63      	ldrh	r3, [r4, #26]
 80068f2:	f003 0304 	and.w	r3, r3, #4
 80068f6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80068f8:	f001 0110 	and.w	r1, r1, #16
 80068fc:	430b      	orrs	r3, r1
 80068fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006900:	f001 0108 	and.w	r1, r1, #8
 8006904:	430b      	orrs	r3, r1
 8006906:	68e1      	ldr	r1, [r4, #12]
 8006908:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 800690c:	430b      	orrs	r3, r1
 800690e:	6821      	ldr	r1, [r4, #0]
 8006910:	431a      	orrs	r2, r3
 8006912:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006914:	6822      	ldr	r2, [r4, #0]
 8006916:	69d3      	ldr	r3, [r2, #28]
 8006918:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800691c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800691e:	2000      	movs	r0, #0
 8006920:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006922:	2301      	movs	r3, #1
 8006924:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8006928:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800692a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800692e:	4620      	mov	r0, r4
 8006930:	f7ff ff91 	bl	8006856 <HAL_SPI_MspInit>
 8006934:	e7a6      	b.n	8006884 <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006936:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800693a:	e7b0      	b.n	800689e <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 800693c:	2001      	movs	r0, #1
}
 800693e:	4770      	bx	lr

08006940 <HAL_SPI_Transmit>:
{
 8006940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006944:	b083      	sub	sp, #12
 8006946:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8006948:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 800694c:	2b01      	cmp	r3, #1
 800694e:	f000 80f4 	beq.w	8006b3a <HAL_SPI_Transmit+0x1fa>
 8006952:	4604      	mov	r4, r0
 8006954:	4688      	mov	r8, r1
 8006956:	4691      	mov	r9, r2
 8006958:	2301      	movs	r3, #1
 800695a:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 800695e:	f7fd fedf 	bl	8004720 <HAL_GetTick>
 8006962:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8006964:	f894 605d 	ldrb.w	r6, [r4, #93]	@ 0x5d
 8006968:	b2f6      	uxtb	r6, r6
 800696a:	2e01      	cmp	r6, #1
 800696c:	f040 80dd 	bne.w	8006b2a <HAL_SPI_Transmit+0x1ea>
  if ((pData == NULL) || (Size == 0U))
 8006970:	f1b8 0f00 	cmp.w	r8, #0
 8006974:	f000 80da 	beq.w	8006b2c <HAL_SPI_Transmit+0x1ec>
 8006978:	f1b9 0f00 	cmp.w	r9, #0
 800697c:	f000 80d6 	beq.w	8006b2c <HAL_SPI_Transmit+0x1ec>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006980:	2303      	movs	r3, #3
 8006982:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006986:	2300      	movs	r3, #0
 8006988:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800698a:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800698e:	f8a4 903c 	strh.w	r9, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006992:	f8a4 903e 	strh.w	r9, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006996:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006998:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800699c:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80069a0:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80069a2:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069a4:	68a3      	ldr	r3, [r4, #8]
 80069a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069aa:	d01e      	beq.n	80069ea <HAL_SPI_Transmit+0xaa>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80069b4:	d103      	bne.n	80069be <HAL_SPI_Transmit+0x7e>
    __HAL_SPI_ENABLE(hspi);
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069bc:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069be:	68e3      	ldr	r3, [r4, #12]
 80069c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069c4:	d944      	bls.n	8006a50 <HAL_SPI_Transmit+0x110>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069c6:	6863      	ldr	r3, [r4, #4]
 80069c8:	b113      	cbz	r3, 80069d0 <HAL_SPI_Transmit+0x90>
 80069ca:	f1b9 0f01 	cmp.w	r9, #1
 80069ce:	d120      	bne.n	8006a12 <HAL_SPI_Transmit+0xd2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069d0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	8812      	ldrh	r2, [r2, #0]
 80069d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069d8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80069da:	3302      	adds	r3, #2
 80069dc:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80069de:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80069e8:	e013      	b.n	8006a12 <HAL_SPI_Transmit+0xd2>
    __HAL_SPI_DISABLE(hspi);
 80069ea:	6822      	ldr	r2, [r4, #0]
 80069ec:	6813      	ldr	r3, [r2, #0]
 80069ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069f2:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 80069f4:	6822      	ldr	r2, [r4, #0]
 80069f6:	6813      	ldr	r3, [r2, #0]
 80069f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069fc:	6013      	str	r3, [r2, #0]
 80069fe:	e7d5      	b.n	80069ac <HAL_SPI_Transmit+0x6c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a00:	f7fd fe8e 	bl	8004720 <HAL_GetTick>
 8006a04:	1bc0      	subs	r0, r0, r7
 8006a06:	42a8      	cmp	r0, r5
 8006a08:	d302      	bcc.n	8006a10 <HAL_SPI_Transmit+0xd0>
 8006a0a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006a0e:	d11a      	bne.n	8006a46 <HAL_SPI_Transmit+0x106>
 8006a10:	b1cd      	cbz	r5, 8006a46 <HAL_SPI_Transmit+0x106>
    while (hspi->TxXferCount > 0U)
 8006a12:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d06f      	beq.n	8006afa <HAL_SPI_Transmit+0x1ba>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	689a      	ldr	r2, [r3, #8]
 8006a1e:	f012 0f02 	tst.w	r2, #2
 8006a22:	d0ed      	beq.n	8006a00 <HAL_SPI_Transmit+0xc0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a24:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a26:	8812      	ldrh	r2, [r2, #0]
 8006a28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a2a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a2c:	3302      	adds	r3, #2
 8006a2e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a30:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8006a34:	fa1f fc8c 	uxth.w	ip, ip
 8006a38:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a3c:	fa1f fc8c 	uxth.w	ip, ip
 8006a40:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8006a44:	e7e5      	b.n	8006a12 <HAL_SPI_Transmit+0xd2>
          hspi->State = HAL_SPI_STATE_READY;
 8006a46:	2301      	movs	r3, #1
 8006a48:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006a4c:	2603      	movs	r6, #3
          goto error;
 8006a4e:	e06d      	b.n	8006b2c <HAL_SPI_Transmit+0x1ec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a50:	6863      	ldr	r3, [r4, #4]
 8006a52:	b113      	cbz	r3, 8006a5a <HAL_SPI_Transmit+0x11a>
 8006a54:	f1b9 0f01 	cmp.w	r9, #1
 8006a58:	d132      	bne.n	8006ac0 <HAL_SPI_Transmit+0x180>
      if (hspi->TxXferCount > 1U)
 8006a5a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d90c      	bls.n	8006a7c <HAL_SPI_Transmit+0x13c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a62:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	8812      	ldrh	r2, [r2, #0]
 8006a68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a6c:	3302      	adds	r3, #2
 8006a6e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006a70:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	3b02      	subs	r3, #2
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006a7a:	e021      	b.n	8006ac0 <HAL_SPI_Transmit+0x180>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a7c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a7e:	6823      	ldr	r3, [r4, #0]
 8006a80:	7812      	ldrb	r2, [r2, #0]
 8006a82:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8006a84:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a86:	3301      	adds	r3, #1
 8006a88:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a8a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006a94:	e014      	b.n	8006ac0 <HAL_SPI_Transmit+0x180>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a96:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006a9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006aa2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006aac:	e008      	b.n	8006ac0 <HAL_SPI_Transmit+0x180>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006aae:	f7fd fe37 	bl	8004720 <HAL_GetTick>
 8006ab2:	1bc0      	subs	r0, r0, r7
 8006ab4:	42a8      	cmp	r0, r5
 8006ab6:	d302      	bcc.n	8006abe <HAL_SPI_Transmit+0x17e>
 8006ab8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006abc:	d118      	bne.n	8006af0 <HAL_SPI_Transmit+0x1b0>
 8006abe:	b1bd      	cbz	r5, 8006af0 <HAL_SPI_Transmit+0x1b0>
    while (hspi->TxXferCount > 0U)
 8006ac0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	b1cb      	cbz	r3, 8006afa <HAL_SPI_Transmit+0x1ba>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ac6:	6822      	ldr	r2, [r4, #0]
 8006ac8:	6893      	ldr	r3, [r2, #8]
 8006aca:	f013 0f02 	tst.w	r3, #2
 8006ace:	d0ee      	beq.n	8006aae <HAL_SPI_Transmit+0x16e>
        if (hspi->TxXferCount > 1U)
 8006ad0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d9de      	bls.n	8006a96 <HAL_SPI_Transmit+0x156>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ad8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ade:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006ae0:	3302      	adds	r3, #2
 8006ae2:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ae4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b02      	subs	r3, #2
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006aee:	e7e7      	b.n	8006ac0 <HAL_SPI_Transmit+0x180>
          hspi->State = HAL_SPI_STATE_READY;
 8006af0:	2301      	movs	r3, #1
 8006af2:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006af6:	2603      	movs	r6, #3
          goto error;
 8006af8:	e018      	b.n	8006b2c <HAL_SPI_Transmit+0x1ec>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006afa:	463a      	mov	r2, r7
 8006afc:	4629      	mov	r1, r5
 8006afe:	4620      	mov	r0, r4
 8006b00:	f7ff fe78 	bl	80067f4 <SPI_EndRxTxTransaction>
 8006b04:	b108      	cbz	r0, 8006b0a <HAL_SPI_Transmit+0x1ca>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b06:	2320      	movs	r3, #32
 8006b08:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b0a:	68a3      	ldr	r3, [r4, #8]
 8006b0c:	b933      	cbnz	r3, 8006b1c <HAL_SPI_Transmit+0x1dc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b0e:	9301      	str	r3, [sp, #4]
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	68da      	ldr	r2, [r3, #12]
 8006b14:	9201      	str	r2, [sp, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	9301      	str	r3, [sp, #4]
 8006b1a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b1c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006b1e:	b92b      	cbnz	r3, 8006b2c <HAL_SPI_Transmit+0x1ec>
    hspi->State = HAL_SPI_STATE_READY;
 8006b20:	2301      	movs	r3, #1
 8006b22:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b26:	2600      	movs	r6, #0
 8006b28:	e000      	b.n	8006b2c <HAL_SPI_Transmit+0x1ec>
    errorcode = HAL_BUSY;
 8006b2a:	2602      	movs	r6, #2
  __HAL_UNLOCK(hspi);
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006b32:	4630      	mov	r0, r6
 8006b34:	b003      	add	sp, #12
 8006b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006b3a:	2602      	movs	r6, #2
 8006b3c:	e7f9      	b.n	8006b32 <HAL_SPI_Transmit+0x1f2>
	...

08006b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b40:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b42:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b44:	6a03      	ldr	r3, [r0, #32]
 8006b46:	f023 0301 	bic.w	r3, r3, #1
 8006b4a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b4c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b4e:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b54:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b58:	680d      	ldr	r5, [r1, #0]
 8006b5a:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b5c:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b60:	688b      	ldr	r3, [r1, #8]
 8006b62:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b64:	4a1c      	ldr	r2, [pc, #112]	@ (8006bd8 <TIM_OC1_SetConfig+0x98>)
 8006b66:	4290      	cmp	r0, r2
 8006b68:	d00f      	beq.n	8006b8a <TIM_OC1_SetConfig+0x4a>
 8006b6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b6e:	4290      	cmp	r0, r2
 8006b70:	d00b      	beq.n	8006b8a <TIM_OC1_SetConfig+0x4a>
 8006b72:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006b76:	4290      	cmp	r0, r2
 8006b78:	d007      	beq.n	8006b8a <TIM_OC1_SetConfig+0x4a>
 8006b7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b7e:	4290      	cmp	r0, r2
 8006b80:	d003      	beq.n	8006b8a <TIM_OC1_SetConfig+0x4a>
 8006b82:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b86:	4290      	cmp	r0, r2
 8006b88:	d105      	bne.n	8006b96 <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b8a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b8e:	68ca      	ldr	r2, [r1, #12]
 8006b90:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b92:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b96:	4a10      	ldr	r2, [pc, #64]	@ (8006bd8 <TIM_OC1_SetConfig+0x98>)
 8006b98:	4290      	cmp	r0, r2
 8006b9a:	d00f      	beq.n	8006bbc <TIM_OC1_SetConfig+0x7c>
 8006b9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ba0:	4290      	cmp	r0, r2
 8006ba2:	d00b      	beq.n	8006bbc <TIM_OC1_SetConfig+0x7c>
 8006ba4:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006ba8:	4290      	cmp	r0, r2
 8006baa:	d007      	beq.n	8006bbc <TIM_OC1_SetConfig+0x7c>
 8006bac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006bb0:	4290      	cmp	r0, r2
 8006bb2:	d003      	beq.n	8006bbc <TIM_OC1_SetConfig+0x7c>
 8006bb4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006bb8:	4290      	cmp	r0, r2
 8006bba:	d105      	bne.n	8006bc8 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bbc:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bc0:	694a      	ldr	r2, [r1, #20]
 8006bc2:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bc4:	698c      	ldr	r4, [r1, #24]
 8006bc6:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bca:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bcc:	684a      	ldr	r2, [r1, #4]
 8006bce:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd0:	6203      	str	r3, [r0, #32]
}
 8006bd2:	bc30      	pop	{r4, r5}
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	40012c00 	.word	0x40012c00

08006bdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bdc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bde:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006be0:	6a02      	ldr	r2, [r0, #32]
 8006be2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006be6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006be8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bea:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bec:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006bf0:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bf4:	680d      	ldr	r5, [r1, #0]
 8006bf6:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bf8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bfc:	688a      	ldr	r2, [r1, #8]
 8006bfe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c02:	4a18      	ldr	r2, [pc, #96]	@ (8006c64 <TIM_OC3_SetConfig+0x88>)
 8006c04:	4290      	cmp	r0, r2
 8006c06:	d003      	beq.n	8006c10 <TIM_OC3_SetConfig+0x34>
 8006c08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c0c:	4290      	cmp	r0, r2
 8006c0e:	d106      	bne.n	8006c1e <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c14:	68ca      	ldr	r2, [r1, #12]
 8006c16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1e:	4a11      	ldr	r2, [pc, #68]	@ (8006c64 <TIM_OC3_SetConfig+0x88>)
 8006c20:	4290      	cmp	r0, r2
 8006c22:	d00f      	beq.n	8006c44 <TIM_OC3_SetConfig+0x68>
 8006c24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c28:	4290      	cmp	r0, r2
 8006c2a:	d00b      	beq.n	8006c44 <TIM_OC3_SetConfig+0x68>
 8006c2c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006c30:	4290      	cmp	r0, r2
 8006c32:	d007      	beq.n	8006c44 <TIM_OC3_SetConfig+0x68>
 8006c34:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006c38:	4290      	cmp	r0, r2
 8006c3a:	d003      	beq.n	8006c44 <TIM_OC3_SetConfig+0x68>
 8006c3c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006c40:	4290      	cmp	r0, r2
 8006c42:	d107      	bne.n	8006c54 <TIM_OC3_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c44:	f424 5240 	bic.w	r2, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c48:	694c      	ldr	r4, [r1, #20]
 8006c4a:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c4e:	698c      	ldr	r4, [r1, #24]
 8006c50:	ea42 1404 	orr.w	r4, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c54:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c56:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c58:	684a      	ldr	r2, [r1, #4]
 8006c5a:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c5c:	6203      	str	r3, [r0, #32]
}
 8006c5e:	bc30      	pop	{r4, r5}
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	40012c00 	.word	0x40012c00

08006c68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c68:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c6c:	6a02      	ldr	r2, [r0, #32]
 8006c6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c72:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c74:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c76:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c78:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006c7c:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c80:	680d      	ldr	r5, [r1, #0]
 8006c82:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c8a:	688d      	ldr	r5, [r1, #8]
 8006c8c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c90:	4d17      	ldr	r5, [pc, #92]	@ (8006cf0 <TIM_OC4_SetConfig+0x88>)
 8006c92:	42a8      	cmp	r0, r5
 8006c94:	d003      	beq.n	8006c9e <TIM_OC4_SetConfig+0x36>
 8006c96:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006c9a:	42a8      	cmp	r0, r5
 8006c9c:	d106      	bne.n	8006cac <TIM_OC4_SetConfig+0x44>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c9e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ca2:	68cd      	ldr	r5, [r1, #12]
 8006ca4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ca8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cac:	4d10      	ldr	r5, [pc, #64]	@ (8006cf0 <TIM_OC4_SetConfig+0x88>)
 8006cae:	42a8      	cmp	r0, r5
 8006cb0:	d00f      	beq.n	8006cd2 <TIM_OC4_SetConfig+0x6a>
 8006cb2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006cb6:	42a8      	cmp	r0, r5
 8006cb8:	d00b      	beq.n	8006cd2 <TIM_OC4_SetConfig+0x6a>
 8006cba:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006cbe:	42a8      	cmp	r0, r5
 8006cc0:	d007      	beq.n	8006cd2 <TIM_OC4_SetConfig+0x6a>
 8006cc2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006cc6:	42a8      	cmp	r0, r5
 8006cc8:	d003      	beq.n	8006cd2 <TIM_OC4_SetConfig+0x6a>
 8006cca:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006cce:	42a8      	cmp	r0, r5
 8006cd0:	d107      	bne.n	8006ce2 <TIM_OC4_SetConfig+0x7a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006cd2:	f424 4c40 	bic.w	ip, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cd6:	694c      	ldr	r4, [r1, #20]
 8006cd8:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006cdc:	698c      	ldr	r4, [r1, #24]
 8006cde:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ce2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ce4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ce6:	684a      	ldr	r2, [r1, #4]
 8006ce8:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cea:	6203      	str	r3, [r0, #32]
}
 8006cec:	bc30      	pop	{r4, r5}
 8006cee:	4770      	bx	lr
 8006cf0:	40012c00 	.word	0x40012c00

08006cf4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006cf4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cf8:	6a02      	ldr	r2, [r0, #32]
 8006cfa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006cfe:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d02:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d04:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006d08:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d0c:	680d      	ldr	r5, [r1, #0]
 8006d0e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d14:	688a      	ldr	r2, [r1, #8]
 8006d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d1a:	4a0f      	ldr	r2, [pc, #60]	@ (8006d58 <TIM_OC5_SetConfig+0x64>)
 8006d1c:	4290      	cmp	r0, r2
 8006d1e:	d00f      	beq.n	8006d40 <TIM_OC5_SetConfig+0x4c>
 8006d20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d24:	4290      	cmp	r0, r2
 8006d26:	d00b      	beq.n	8006d40 <TIM_OC5_SetConfig+0x4c>
 8006d28:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006d2c:	4290      	cmp	r0, r2
 8006d2e:	d007      	beq.n	8006d40 <TIM_OC5_SetConfig+0x4c>
 8006d30:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006d34:	4290      	cmp	r0, r2
 8006d36:	d003      	beq.n	8006d40 <TIM_OC5_SetConfig+0x4c>
 8006d38:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006d3c:	4290      	cmp	r0, r2
 8006d3e:	d104      	bne.n	8006d4a <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d40:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d44:	694a      	ldr	r2, [r1, #20]
 8006d46:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d4a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d4c:	6505      	str	r5, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d4e:	684a      	ldr	r2, [r1, #4]
 8006d50:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d52:	6203      	str	r3, [r0, #32]
}
 8006d54:	bc30      	pop	{r4, r5}
 8006d56:	4770      	bx	lr
 8006d58:	40012c00 	.word	0x40012c00

08006d5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d5c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d60:	6a02      	ldr	r2, [r0, #32]
 8006d62:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006d66:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d68:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d6a:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d6c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006d70:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d74:	680d      	ldr	r5, [r1, #0]
 8006d76:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006d7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006d7e:	688d      	ldr	r5, [r1, #8]
 8006d80:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d84:	4d0f      	ldr	r5, [pc, #60]	@ (8006dc4 <TIM_OC6_SetConfig+0x68>)
 8006d86:	42a8      	cmp	r0, r5
 8006d88:	d00f      	beq.n	8006daa <TIM_OC6_SetConfig+0x4e>
 8006d8a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006d8e:	42a8      	cmp	r0, r5
 8006d90:	d00b      	beq.n	8006daa <TIM_OC6_SetConfig+0x4e>
 8006d92:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006d96:	42a8      	cmp	r0, r5
 8006d98:	d007      	beq.n	8006daa <TIM_OC6_SetConfig+0x4e>
 8006d9a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006d9e:	42a8      	cmp	r0, r5
 8006da0:	d003      	beq.n	8006daa <TIM_OC6_SetConfig+0x4e>
 8006da2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006da6:	42a8      	cmp	r0, r5
 8006da8:	d104      	bne.n	8006db4 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006daa:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006dae:	694d      	ldr	r5, [r1, #20]
 8006db0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006db4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006db6:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006db8:	684a      	ldr	r2, [r1, #4]
 8006dba:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dbc:	6203      	str	r3, [r0, #32]
}
 8006dbe:	bc30      	pop	{r4, r5}
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	40012c00 	.word	0x40012c00

08006dc8 <HAL_TIM_Base_MspInit>:
}
 8006dc8:	4770      	bx	lr
	...

08006dcc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006dcc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d132      	bne.n	8006e3c <HAL_TIM_Base_Start_IT+0x70>
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ddc:	6802      	ldr	r2, [r0, #0]
 8006dde:	68d3      	ldr	r3, [r2, #12]
 8006de0:	f043 0301 	orr.w	r3, r3, #1
 8006de4:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006de6:	6803      	ldr	r3, [r0, #0]
 8006de8:	4a17      	ldr	r2, [pc, #92]	@ (8006e48 <HAL_TIM_Base_Start_IT+0x7c>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d018      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x54>
 8006dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df2:	d015      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x54>
 8006df4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d011      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x54>
 8006dfc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d00d      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x54>
 8006e04:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d009      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x54>
 8006e0c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d005      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e20:	6899      	ldr	r1, [r3, #8]
 8006e22:	4a0a      	ldr	r2, [pc, #40]	@ (8006e4c <HAL_TIM_Base_Start_IT+0x80>)
 8006e24:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e26:	2a06      	cmp	r2, #6
 8006e28:	d00a      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x74>
 8006e2a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8006e2e:	d009      	beq.n	8006e44 <HAL_TIM_Base_Start_IT+0x78>
      __HAL_TIM_ENABLE(htim);
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006e38:	2000      	movs	r0, #0
 8006e3a:	4770      	bx	lr
    return HAL_ERROR;
 8006e3c:	2001      	movs	r0, #1
 8006e3e:	4770      	bx	lr
  return HAL_OK;
 8006e40:	2000      	movs	r0, #0
 8006e42:	4770      	bx	lr
 8006e44:	2000      	movs	r0, #0
}
 8006e46:	4770      	bx	lr
 8006e48:	40012c00 	.word	0x40012c00
 8006e4c:	00010007 	.word	0x00010007

08006e50 <HAL_TIM_PWM_MspInit>:
}
 8006e50:	4770      	bx	lr

08006e52 <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 8006e52:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d00e      	beq.n	8006e78 <HAL_TIM_GenerateEvent+0x26>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	2202      	movs	r2, #2
 8006e62:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  htim->Instance->EGR = EventSource;
 8006e66:	6802      	ldr	r2, [r0, #0]
 8006e68:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8006e6a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006e6e:	2300      	movs	r3, #0
 8006e70:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  return HAL_OK;
 8006e74:	4618      	mov	r0, r3
 8006e76:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006e78:	2002      	movs	r0, #2
}
 8006e7a:	4770      	bx	lr

08006e7c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006e7c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e7e:	4a30      	ldr	r2, [pc, #192]	@ (8006f40 <TIM_Base_SetConfig+0xc4>)
 8006e80:	4290      	cmp	r0, r2
 8006e82:	d00e      	beq.n	8006ea2 <TIM_Base_SetConfig+0x26>
 8006e84:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006e88:	d00b      	beq.n	8006ea2 <TIM_Base_SetConfig+0x26>
 8006e8a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006e8e:	4290      	cmp	r0, r2
 8006e90:	d007      	beq.n	8006ea2 <TIM_Base_SetConfig+0x26>
 8006e92:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006e96:	4290      	cmp	r0, r2
 8006e98:	d003      	beq.n	8006ea2 <TIM_Base_SetConfig+0x26>
 8006e9a:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006e9e:	4290      	cmp	r0, r2
 8006ea0:	d103      	bne.n	8006eaa <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ea2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006ea6:	684a      	ldr	r2, [r1, #4]
 8006ea8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006eaa:	4a25      	ldr	r2, [pc, #148]	@ (8006f40 <TIM_Base_SetConfig+0xc4>)
 8006eac:	4290      	cmp	r0, r2
 8006eae:	d01a      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006eb0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006eb4:	d017      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006eb6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006eba:	4290      	cmp	r0, r2
 8006ebc:	d013      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006ebe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ec2:	4290      	cmp	r0, r2
 8006ec4:	d00f      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006ec6:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006eca:	4290      	cmp	r0, r2
 8006ecc:	d00b      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006ece:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006ed2:	4290      	cmp	r0, r2
 8006ed4:	d007      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006ed6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006eda:	4290      	cmp	r0, r2
 8006edc:	d003      	beq.n	8006ee6 <TIM_Base_SetConfig+0x6a>
 8006ede:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ee2:	4290      	cmp	r0, r2
 8006ee4:	d103      	bne.n	8006eee <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eea:	68ca      	ldr	r2, [r1, #12]
 8006eec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ef2:	694a      	ldr	r2, [r1, #20]
 8006ef4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006ef6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ef8:	688b      	ldr	r3, [r1, #8]
 8006efa:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006efc:	680b      	ldr	r3, [r1, #0]
 8006efe:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f00:	4b0f      	ldr	r3, [pc, #60]	@ (8006f40 <TIM_Base_SetConfig+0xc4>)
 8006f02:	4298      	cmp	r0, r3
 8006f04:	d00f      	beq.n	8006f26 <TIM_Base_SetConfig+0xaa>
 8006f06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f0a:	4298      	cmp	r0, r3
 8006f0c:	d00b      	beq.n	8006f26 <TIM_Base_SetConfig+0xaa>
 8006f0e:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8006f12:	4298      	cmp	r0, r3
 8006f14:	d007      	beq.n	8006f26 <TIM_Base_SetConfig+0xaa>
 8006f16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f1a:	4298      	cmp	r0, r3
 8006f1c:	d003      	beq.n	8006f26 <TIM_Base_SetConfig+0xaa>
 8006f1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f22:	4298      	cmp	r0, r3
 8006f24:	d101      	bne.n	8006f2a <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 8006f26:	690b      	ldr	r3, [r1, #16]
 8006f28:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f2e:	6903      	ldr	r3, [r0, #16]
 8006f30:	f013 0f01 	tst.w	r3, #1
 8006f34:	d003      	beq.n	8006f3e <TIM_Base_SetConfig+0xc2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f36:	6903      	ldr	r3, [r0, #16]
 8006f38:	f023 0301 	bic.w	r3, r3, #1
 8006f3c:	6103      	str	r3, [r0, #16]
}
 8006f3e:	4770      	bx	lr
 8006f40:	40012c00 	.word	0x40012c00

08006f44 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006f44:	b360      	cbz	r0, 8006fa0 <HAL_TIM_Base_Init+0x5c>
{
 8006f46:	b510      	push	{r4, lr}
 8006f48:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006f4a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006f4e:	b313      	cbz	r3, 8006f96 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006f50:	2302      	movs	r3, #2
 8006f52:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f56:	4621      	mov	r1, r4
 8006f58:	f851 0b04 	ldr.w	r0, [r1], #4
 8006f5c:	f7ff ff8e 	bl	8006e7c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f60:	2301      	movs	r3, #1
 8006f62:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f66:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006f6a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006f6e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006f72:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006f76:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f7e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006f82:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006f86:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006f8a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006f8e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006f92:	2000      	movs	r0, #0
}
 8006f94:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006f96:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006f9a:	f7ff ff15 	bl	8006dc8 <HAL_TIM_Base_MspInit>
 8006f9e:	e7d7      	b.n	8006f50 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8006fa0:	2001      	movs	r0, #1
}
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006fa4:	b360      	cbz	r0, 8007000 <HAL_TIM_PWM_Init+0x5c>
{
 8006fa6:	b510      	push	{r4, lr}
 8006fa8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006faa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006fae:	b313      	cbz	r3, 8006ff6 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fb6:	4621      	mov	r1, r4
 8006fb8:	f851 0b04 	ldr.w	r0, [r1], #4
 8006fbc:	f7ff ff5e 	bl	8006e7c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fc6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006fca:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006fce:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006fd2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006fd6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fde:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006fe2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006fe6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006fea:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006fee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006ff2:	2000      	movs	r0, #0
}
 8006ff4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006ff6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006ffa:	f7ff ff29 	bl	8006e50 <HAL_TIM_PWM_MspInit>
 8006ffe:	e7d7      	b.n	8006fb0 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8007000:	2001      	movs	r0, #1
}
 8007002:	4770      	bx	lr

08007004 <TIM_OC2_SetConfig>:
{
 8007004:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8007006:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007008:	6a02      	ldr	r2, [r0, #32]
 800700a:	f022 0210 	bic.w	r2, r2, #16
 800700e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8007010:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8007012:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007014:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007018:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800701c:	680d      	ldr	r5, [r1, #0]
 800701e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8007022:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007026:	688d      	ldr	r5, [r1, #8]
 8007028:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800702c:	4d17      	ldr	r5, [pc, #92]	@ (800708c <TIM_OC2_SetConfig+0x88>)
 800702e:	42a8      	cmp	r0, r5
 8007030:	d003      	beq.n	800703a <TIM_OC2_SetConfig+0x36>
 8007032:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007036:	42a8      	cmp	r0, r5
 8007038:	d106      	bne.n	8007048 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 800703a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800703e:	68cd      	ldr	r5, [r1, #12]
 8007040:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8007044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007048:	4d10      	ldr	r5, [pc, #64]	@ (800708c <TIM_OC2_SetConfig+0x88>)
 800704a:	42a8      	cmp	r0, r5
 800704c:	d00f      	beq.n	800706e <TIM_OC2_SetConfig+0x6a>
 800704e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007052:	42a8      	cmp	r0, r5
 8007054:	d00b      	beq.n	800706e <TIM_OC2_SetConfig+0x6a>
 8007056:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800705a:	42a8      	cmp	r0, r5
 800705c:	d007      	beq.n	800706e <TIM_OC2_SetConfig+0x6a>
 800705e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007062:	42a8      	cmp	r0, r5
 8007064:	d003      	beq.n	800706e <TIM_OC2_SetConfig+0x6a>
 8007066:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800706a:	42a8      	cmp	r0, r5
 800706c:	d107      	bne.n	800707e <TIM_OC2_SetConfig+0x7a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800706e:	f424 6c40 	bic.w	ip, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007072:	694c      	ldr	r4, [r1, #20]
 8007074:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007078:	698c      	ldr	r4, [r1, #24]
 800707a:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 800707e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007080:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007082:	684a      	ldr	r2, [r1, #4]
 8007084:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8007086:	6203      	str	r3, [r0, #32]
}
 8007088:	bc30      	pop	{r4, r5}
 800708a:	4770      	bx	lr
 800708c:	40012c00 	.word	0x40012c00

08007090 <HAL_TIM_PWM_ConfigChannel>:
{
 8007090:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8007092:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007096:	2b01      	cmp	r3, #1
 8007098:	f000 8095 	beq.w	80071c6 <HAL_TIM_PWM_ConfigChannel+0x136>
 800709c:	4604      	mov	r4, r0
 800709e:	460d      	mov	r5, r1
 80070a0:	2301      	movs	r3, #1
 80070a2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80070a6:	2a14      	cmp	r2, #20
 80070a8:	f200 8088 	bhi.w	80071bc <HAL_TIM_PWM_ConfigChannel+0x12c>
 80070ac:	e8df f002 	tbb	[pc, r2]
 80070b0:	8686860b 	.word	0x8686860b
 80070b4:	8686861f 	.word	0x8686861f
 80070b8:	86868634 	.word	0x86868634
 80070bc:	86868648 	.word	0x86868648
 80070c0:	8686865d 	.word	0x8686865d
 80070c4:	71          	.byte	0x71
 80070c5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070c6:	6800      	ldr	r0, [r0, #0]
 80070c8:	f7ff fd3a 	bl	8006b40 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	6993      	ldr	r3, [r2, #24]
 80070d0:	f043 0308 	orr.w	r3, r3, #8
 80070d4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070d6:	6822      	ldr	r2, [r4, #0]
 80070d8:	6993      	ldr	r3, [r2, #24]
 80070da:	f023 0304 	bic.w	r3, r3, #4
 80070de:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070e0:	6822      	ldr	r2, [r4, #0]
 80070e2:	6993      	ldr	r3, [r2, #24]
 80070e4:	6929      	ldr	r1, [r5, #16]
 80070e6:	430b      	orrs	r3, r1
 80070e8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80070ea:	2000      	movs	r0, #0
      break;
 80070ec:	e067      	b.n	80071be <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070ee:	6800      	ldr	r0, [r0, #0]
 80070f0:	f7ff ff88 	bl	8007004 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070f4:	6822      	ldr	r2, [r4, #0]
 80070f6:	6993      	ldr	r3, [r2, #24]
 80070f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80070fc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070fe:	6822      	ldr	r2, [r4, #0]
 8007100:	6993      	ldr	r3, [r2, #24]
 8007102:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007106:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007108:	6822      	ldr	r2, [r4, #0]
 800710a:	6993      	ldr	r3, [r2, #24]
 800710c:	6929      	ldr	r1, [r5, #16]
 800710e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007112:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8007114:	2000      	movs	r0, #0
      break;
 8007116:	e052      	b.n	80071be <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007118:	6800      	ldr	r0, [r0, #0]
 800711a:	f7ff fd5f 	bl	8006bdc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800711e:	6822      	ldr	r2, [r4, #0]
 8007120:	69d3      	ldr	r3, [r2, #28]
 8007122:	f043 0308 	orr.w	r3, r3, #8
 8007126:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007128:	6822      	ldr	r2, [r4, #0]
 800712a:	69d3      	ldr	r3, [r2, #28]
 800712c:	f023 0304 	bic.w	r3, r3, #4
 8007130:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007132:	6822      	ldr	r2, [r4, #0]
 8007134:	69d3      	ldr	r3, [r2, #28]
 8007136:	6929      	ldr	r1, [r5, #16]
 8007138:	430b      	orrs	r3, r1
 800713a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800713c:	2000      	movs	r0, #0
      break;
 800713e:	e03e      	b.n	80071be <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007140:	6800      	ldr	r0, [r0, #0]
 8007142:	f7ff fd91 	bl	8006c68 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007146:	6822      	ldr	r2, [r4, #0]
 8007148:	69d3      	ldr	r3, [r2, #28]
 800714a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800714e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007150:	6822      	ldr	r2, [r4, #0]
 8007152:	69d3      	ldr	r3, [r2, #28]
 8007154:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007158:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800715a:	6822      	ldr	r2, [r4, #0]
 800715c:	69d3      	ldr	r3, [r2, #28]
 800715e:	6929      	ldr	r1, [r5, #16]
 8007160:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007164:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8007166:	2000      	movs	r0, #0
      break;
 8007168:	e029      	b.n	80071be <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800716a:	6800      	ldr	r0, [r0, #0]
 800716c:	f7ff fdc2 	bl	8006cf4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007170:	6822      	ldr	r2, [r4, #0]
 8007172:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007174:	f043 0308 	orr.w	r3, r3, #8
 8007178:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800717a:	6822      	ldr	r2, [r4, #0]
 800717c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800717e:	f023 0304 	bic.w	r3, r3, #4
 8007182:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007184:	6822      	ldr	r2, [r4, #0]
 8007186:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007188:	6929      	ldr	r1, [r5, #16]
 800718a:	430b      	orrs	r3, r1
 800718c:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 800718e:	2000      	movs	r0, #0
      break;
 8007190:	e015      	b.n	80071be <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007192:	6800      	ldr	r0, [r0, #0]
 8007194:	f7ff fde2 	bl	8006d5c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007198:	6822      	ldr	r2, [r4, #0]
 800719a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800719c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80071a0:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80071a2:	6822      	ldr	r2, [r4, #0]
 80071a4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80071a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80071aa:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80071b0:	6929      	ldr	r1, [r5, #16]
 80071b2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80071b6:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80071b8:	2000      	movs	r0, #0
      break;
 80071ba:	e000      	b.n	80071be <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80071bc:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80071be:	2300      	movs	r3, #0
 80071c0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80071c4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80071c6:	2002      	movs	r0, #2
 80071c8:	e7fc      	b.n	80071c4 <HAL_TIM_PWM_ConfigChannel+0x134>

080071ca <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071ca:	f001 011f 	and.w	r1, r1, #31
 80071ce:	f04f 0c01 	mov.w	ip, #1
 80071d2:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071d6:	6a03      	ldr	r3, [r0, #32]
 80071d8:	ea23 030c 	bic.w	r3, r3, ip
 80071dc:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071de:	6a03      	ldr	r3, [r0, #32]
 80071e0:	408a      	lsls	r2, r1
 80071e2:	4313      	orrs	r3, r2
 80071e4:	6203      	str	r3, [r0, #32]
}
 80071e6:	4770      	bx	lr

080071e8 <HAL_TIM_PWM_Start>:
{
 80071e8:	b510      	push	{r4, lr}
 80071ea:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071ec:	2910      	cmp	r1, #16
 80071ee:	d83c      	bhi.n	800726a <HAL_TIM_PWM_Start+0x82>
 80071f0:	e8df f001 	tbb	[pc, r1]
 80071f4:	3b3b3b09 	.word	0x3b3b3b09
 80071f8:	3b3b3b1f 	.word	0x3b3b3b1f
 80071fc:	3b3b3b26 	.word	0x3b3b3b26
 8007200:	3b3b3b2d 	.word	0x3b3b3b2d
 8007204:	34          	.byte	0x34
 8007205:	00          	.byte	0x00
 8007206:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800720a:	b2db      	uxtb	r3, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	bf18      	it	ne
 8007210:	2301      	movne	r3, #1
 8007212:	2b00      	cmp	r3, #0
 8007214:	f040 808e 	bne.w	8007334 <HAL_TIM_PWM_Start+0x14c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007218:	2910      	cmp	r1, #16
 800721a:	d879      	bhi.n	8007310 <HAL_TIM_PWM_Start+0x128>
 800721c:	e8df f001 	tbb	[pc, r1]
 8007220:	7878782c 	.word	0x7878782c
 8007224:	78787868 	.word	0x78787868
 8007228:	7878786c 	.word	0x7878786c
 800722c:	78787870 	.word	0x78787870
 8007230:	74          	.byte	0x74
 8007231:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007232:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8007236:	b2db      	uxtb	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	bf18      	it	ne
 800723c:	2301      	movne	r3, #1
 800723e:	e7e8      	b.n	8007212 <HAL_TIM_PWM_Start+0x2a>
 8007240:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8007244:	b2db      	uxtb	r3, r3
 8007246:	3b01      	subs	r3, #1
 8007248:	bf18      	it	ne
 800724a:	2301      	movne	r3, #1
 800724c:	e7e1      	b.n	8007212 <HAL_TIM_PWM_Start+0x2a>
 800724e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8007252:	b2db      	uxtb	r3, r3
 8007254:	3b01      	subs	r3, #1
 8007256:	bf18      	it	ne
 8007258:	2301      	movne	r3, #1
 800725a:	e7da      	b.n	8007212 <HAL_TIM_PWM_Start+0x2a>
 800725c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8007260:	b2db      	uxtb	r3, r3
 8007262:	3b01      	subs	r3, #1
 8007264:	bf18      	it	ne
 8007266:	2301      	movne	r3, #1
 8007268:	e7d3      	b.n	8007212 <HAL_TIM_PWM_Start+0x2a>
 800726a:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800726e:	b2db      	uxtb	r3, r3
 8007270:	3b01      	subs	r3, #1
 8007272:	bf18      	it	ne
 8007274:	2301      	movne	r3, #1
 8007276:	e7cc      	b.n	8007212 <HAL_TIM_PWM_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007278:	2302      	movs	r3, #2
 800727a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800727e:	2201      	movs	r2, #1
 8007280:	6820      	ldr	r0, [r4, #0]
 8007282:	f7ff ffa2 	bl	80071ca <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	4a2d      	ldr	r2, [pc, #180]	@ (8007340 <HAL_TIM_PWM_Start+0x158>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00f      	beq.n	80072ae <HAL_TIM_PWM_Start+0xc6>
 800728e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007292:	4293      	cmp	r3, r2
 8007294:	d00b      	beq.n	80072ae <HAL_TIM_PWM_Start+0xc6>
 8007296:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 800729a:	4293      	cmp	r3, r2
 800729c:	d007      	beq.n	80072ae <HAL_TIM_PWM_Start+0xc6>
 800729e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d003      	beq.n	80072ae <HAL_TIM_PWM_Start+0xc6>
 80072a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d103      	bne.n	80072b6 <HAL_TIM_PWM_Start+0xce>
    __HAL_TIM_MOE_ENABLE(htim);
 80072ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80072b4:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	4a21      	ldr	r2, [pc, #132]	@ (8007340 <HAL_TIM_PWM_Start+0x158>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d02c      	beq.n	8007318 <HAL_TIM_PWM_Start+0x130>
 80072be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072c2:	d029      	beq.n	8007318 <HAL_TIM_PWM_Start+0x130>
 80072c4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d025      	beq.n	8007318 <HAL_TIM_PWM_Start+0x130>
 80072cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d021      	beq.n	8007318 <HAL_TIM_PWM_Start+0x130>
 80072d4:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80072d8:	4293      	cmp	r3, r2
 80072da:	d01d      	beq.n	8007318 <HAL_TIM_PWM_Start+0x130>
 80072dc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d019      	beq.n	8007318 <HAL_TIM_PWM_Start+0x130>
    __HAL_TIM_ENABLE(htim);
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	f042 0201 	orr.w	r2, r2, #1
 80072ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80072ec:	2000      	movs	r0, #0
 80072ee:	e022      	b.n	8007336 <HAL_TIM_PWM_Start+0x14e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072f0:	2302      	movs	r3, #2
 80072f2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80072f6:	e7c2      	b.n	800727e <HAL_TIM_PWM_Start+0x96>
 80072f8:	2302      	movs	r3, #2
 80072fa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80072fe:	e7be      	b.n	800727e <HAL_TIM_PWM_Start+0x96>
 8007300:	2302      	movs	r3, #2
 8007302:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007306:	e7ba      	b.n	800727e <HAL_TIM_PWM_Start+0x96>
 8007308:	2302      	movs	r3, #2
 800730a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800730e:	e7b6      	b.n	800727e <HAL_TIM_PWM_Start+0x96>
 8007310:	2302      	movs	r3, #2
 8007312:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007316:	e7b2      	b.n	800727e <HAL_TIM_PWM_Start+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007318:	6899      	ldr	r1, [r3, #8]
 800731a:	4a0a      	ldr	r2, [pc, #40]	@ (8007344 <HAL_TIM_PWM_Start+0x15c>)
 800731c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731e:	2a06      	cmp	r2, #6
 8007320:	d00a      	beq.n	8007338 <HAL_TIM_PWM_Start+0x150>
 8007322:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8007326:	d009      	beq.n	800733c <HAL_TIM_PWM_Start+0x154>
      __HAL_TIM_ENABLE(htim);
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	f042 0201 	orr.w	r2, r2, #1
 800732e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007330:	2000      	movs	r0, #0
 8007332:	e000      	b.n	8007336 <HAL_TIM_PWM_Start+0x14e>
    return HAL_ERROR;
 8007334:	2001      	movs	r0, #1
}
 8007336:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8007338:	2000      	movs	r0, #0
 800733a:	e7fc      	b.n	8007336 <HAL_TIM_PWM_Start+0x14e>
 800733c:	2000      	movs	r0, #0
 800733e:	e7fa      	b.n	8007336 <HAL_TIM_PWM_Start+0x14e>
 8007340:	40012c00 	.word	0x40012c00
 8007344:	00010007 	.word	0x00010007

08007348 <HAL_TIM_PWM_Stop>:
{
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	4604      	mov	r4, r0
 800734c:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800734e:	2200      	movs	r2, #0
 8007350:	6800      	ldr	r0, [r0, #0]
 8007352:	f7ff ff3a 	bl	80071ca <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	4a2a      	ldr	r2, [pc, #168]	@ (8007404 <HAL_TIM_PWM_Stop+0xbc>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d00f      	beq.n	800737e <HAL_TIM_PWM_Stop+0x36>
 800735e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007362:	4293      	cmp	r3, r2
 8007364:	d00b      	beq.n	800737e <HAL_TIM_PWM_Stop+0x36>
 8007366:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 800736a:	4293      	cmp	r3, r2
 800736c:	d007      	beq.n	800737e <HAL_TIM_PWM_Stop+0x36>
 800736e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007372:	4293      	cmp	r3, r2
 8007374:	d003      	beq.n	800737e <HAL_TIM_PWM_Stop+0x36>
 8007376:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800737a:	4293      	cmp	r3, r2
 800737c:	d10d      	bne.n	800739a <HAL_TIM_PWM_Stop+0x52>
    __HAL_TIM_MOE_DISABLE(htim);
 800737e:	6a19      	ldr	r1, [r3, #32]
 8007380:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007384:	4211      	tst	r1, r2
 8007386:	d108      	bne.n	800739a <HAL_TIM_PWM_Stop+0x52>
 8007388:	6a19      	ldr	r1, [r3, #32]
 800738a:	f244 4244 	movw	r2, #17476	@ 0x4444
 800738e:	4211      	tst	r1, r2
 8007390:	d103      	bne.n	800739a <HAL_TIM_PWM_Stop+0x52>
 8007392:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007394:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007398:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	6a19      	ldr	r1, [r3, #32]
 800739e:	f241 1211 	movw	r2, #4369	@ 0x1111
 80073a2:	4211      	tst	r1, r2
 80073a4:	d108      	bne.n	80073b8 <HAL_TIM_PWM_Stop+0x70>
 80073a6:	6a19      	ldr	r1, [r3, #32]
 80073a8:	f244 4244 	movw	r2, #17476	@ 0x4444
 80073ac:	4211      	tst	r1, r2
 80073ae:	d103      	bne.n	80073b8 <HAL_TIM_PWM_Stop+0x70>
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	f022 0201 	bic.w	r2, r2, #1
 80073b6:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80073b8:	b925      	cbnz	r5, 80073c4 <HAL_TIM_PWM_Stop+0x7c>
 80073ba:	2301      	movs	r3, #1
 80073bc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 80073c0:	2000      	movs	r0, #0
 80073c2:	bd38      	pop	{r3, r4, r5, pc}
 80073c4:	3d04      	subs	r5, #4
 80073c6:	2d0c      	cmp	r5, #12
 80073c8:	d818      	bhi.n	80073fc <HAL_TIM_PWM_Stop+0xb4>
 80073ca:	e8df f005 	tbb	[pc, r5]
 80073ce:	1707      	.short	0x1707
 80073d0:	170b1717 	.word	0x170b1717
 80073d4:	170f1717 	.word	0x170f1717
 80073d8:	1717      	.short	0x1717
 80073da:	13          	.byte	0x13
 80073db:	00          	.byte	0x00
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80073dc:	2301      	movs	r3, #1
 80073de:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80073e2:	e7ed      	b.n	80073c0 <HAL_TIM_PWM_Stop+0x78>
 80073e4:	2301      	movs	r3, #1
 80073e6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80073ea:	e7e9      	b.n	80073c0 <HAL_TIM_PWM_Stop+0x78>
 80073ec:	2301      	movs	r3, #1
 80073ee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80073f2:	e7e5      	b.n	80073c0 <HAL_TIM_PWM_Stop+0x78>
 80073f4:	2301      	movs	r3, #1
 80073f6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073fa:	e7e1      	b.n	80073c0 <HAL_TIM_PWM_Stop+0x78>
 80073fc:	2301      	movs	r3, #1
 80073fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007402:	e7dd      	b.n	80073c0 <HAL_TIM_PWM_Stop+0x78>
 8007404:	40012c00 	.word	0x40012c00

08007408 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007408:	f001 010f 	and.w	r1, r1, #15
 800740c:	f04f 0c04 	mov.w	ip, #4
 8007410:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007414:	6a03      	ldr	r3, [r0, #32]
 8007416:	ea23 030c 	bic.w	r3, r3, ip
 800741a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800741c:	6a03      	ldr	r3, [r0, #32]
 800741e:	408a      	lsls	r2, r1
 8007420:	4313      	orrs	r3, r2
 8007422:	6203      	str	r3, [r0, #32]
}
 8007424:	4770      	bx	lr
	...

08007428 <HAL_TIMEx_PWMN_Start>:
{
 8007428:	b510      	push	{r4, lr}
 800742a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800742c:	4608      	mov	r0, r1
 800742e:	2900      	cmp	r1, #0
 8007430:	d133      	bne.n	800749a <HAL_TIMEx_PWMN_Start+0x72>
 8007432:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007436:	b2db      	uxtb	r3, r3
 8007438:	3b01      	subs	r3, #1
 800743a:	bf18      	it	ne
 800743c:	2301      	movne	r3, #1
 800743e:	2b00      	cmp	r3, #0
 8007440:	d162      	bne.n	8007508 <HAL_TIMEx_PWMN_Start+0xe0>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007442:	2800      	cmp	r0, #0
 8007444:	d142      	bne.n	80074cc <HAL_TIMEx_PWMN_Start+0xa4>
 8007446:	2302      	movs	r3, #2
 8007448:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800744c:	2204      	movs	r2, #4
 800744e:	4601      	mov	r1, r0
 8007450:	6820      	ldr	r0, [r4, #0]
 8007452:	f7ff ffd9 	bl	8007408 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8007456:	6822      	ldr	r2, [r4, #0]
 8007458:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800745a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800745e:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007460:	6823      	ldr	r3, [r4, #0]
 8007462:	4a2c      	ldr	r2, [pc, #176]	@ (8007514 <HAL_TIMEx_PWMN_Start+0xec>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d041      	beq.n	80074ec <HAL_TIMEx_PWMN_Start+0xc4>
 8007468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800746c:	d03e      	beq.n	80074ec <HAL_TIMEx_PWMN_Start+0xc4>
 800746e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8007472:	4293      	cmp	r3, r2
 8007474:	d03a      	beq.n	80074ec <HAL_TIMEx_PWMN_Start+0xc4>
 8007476:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800747a:	4293      	cmp	r3, r2
 800747c:	d036      	beq.n	80074ec <HAL_TIMEx_PWMN_Start+0xc4>
 800747e:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007482:	4293      	cmp	r3, r2
 8007484:	d032      	beq.n	80074ec <HAL_TIMEx_PWMN_Start+0xc4>
 8007486:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 800748a:	4293      	cmp	r3, r2
 800748c:	d02e      	beq.n	80074ec <HAL_TIMEx_PWMN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	f042 0201 	orr.w	r2, r2, #1
 8007494:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007496:	2000      	movs	r0, #0
 8007498:	e037      	b.n	800750a <HAL_TIMEx_PWMN_Start+0xe2>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800749a:	2904      	cmp	r1, #4
 800749c:	d008      	beq.n	80074b0 <HAL_TIMEx_PWMN_Start+0x88>
 800749e:	2908      	cmp	r1, #8
 80074a0:	d00d      	beq.n	80074be <HAL_TIMEx_PWMN_Start+0x96>
 80074a2:	f894 3047 	ldrb.w	r3, [r4, #71]	@ 0x47
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	3b01      	subs	r3, #1
 80074aa:	bf18      	it	ne
 80074ac:	2301      	movne	r3, #1
 80074ae:	e7c6      	b.n	800743e <HAL_TIMEx_PWMN_Start+0x16>
 80074b0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	3b01      	subs	r3, #1
 80074b8:	bf18      	it	ne
 80074ba:	2301      	movne	r3, #1
 80074bc:	e7bf      	b.n	800743e <HAL_TIMEx_PWMN_Start+0x16>
 80074be:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	3b01      	subs	r3, #1
 80074c6:	bf18      	it	ne
 80074c8:	2301      	movne	r3, #1
 80074ca:	e7b8      	b.n	800743e <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074cc:	2804      	cmp	r0, #4
 80074ce:	d005      	beq.n	80074dc <HAL_TIMEx_PWMN_Start+0xb4>
 80074d0:	2808      	cmp	r0, #8
 80074d2:	d007      	beq.n	80074e4 <HAL_TIMEx_PWMN_Start+0xbc>
 80074d4:	2302      	movs	r3, #2
 80074d6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
 80074da:	e7b7      	b.n	800744c <HAL_TIMEx_PWMN_Start+0x24>
 80074dc:	2302      	movs	r3, #2
 80074de:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80074e2:	e7b3      	b.n	800744c <HAL_TIMEx_PWMN_Start+0x24>
 80074e4:	2302      	movs	r3, #2
 80074e6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80074ea:	e7af      	b.n	800744c <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074ec:	6899      	ldr	r1, [r3, #8]
 80074ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007518 <HAL_TIMEx_PWMN_Start+0xf0>)
 80074f0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074f2:	2a06      	cmp	r2, #6
 80074f4:	d00a      	beq.n	800750c <HAL_TIMEx_PWMN_Start+0xe4>
 80074f6:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80074fa:	d009      	beq.n	8007510 <HAL_TIMEx_PWMN_Start+0xe8>
      __HAL_TIM_ENABLE(htim);
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	f042 0201 	orr.w	r2, r2, #1
 8007502:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007504:	2000      	movs	r0, #0
 8007506:	e000      	b.n	800750a <HAL_TIMEx_PWMN_Start+0xe2>
    return HAL_ERROR;
 8007508:	2001      	movs	r0, #1
}
 800750a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800750c:	2000      	movs	r0, #0
 800750e:	e7fc      	b.n	800750a <HAL_TIMEx_PWMN_Start+0xe2>
 8007510:	2000      	movs	r0, #0
 8007512:	e7fa      	b.n	800750a <HAL_TIMEx_PWMN_Start+0xe2>
 8007514:	40012c00 	.word	0x40012c00
 8007518:	00010007 	.word	0x00010007

0800751c <HAL_TIMEx_PWMN_Stop>:
{
 800751c:	b538      	push	{r3, r4, r5, lr}
 800751e:	4604      	mov	r4, r0
 8007520:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007522:	2200      	movs	r2, #0
 8007524:	6800      	ldr	r0, [r0, #0]
 8007526:	f7ff ff6f 	bl	8007408 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	6a19      	ldr	r1, [r3, #32]
 800752e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007532:	4211      	tst	r1, r2
 8007534:	d108      	bne.n	8007548 <HAL_TIMEx_PWMN_Stop+0x2c>
 8007536:	6a19      	ldr	r1, [r3, #32]
 8007538:	f244 4244 	movw	r2, #17476	@ 0x4444
 800753c:	4211      	tst	r1, r2
 800753e:	d103      	bne.n	8007548 <HAL_TIMEx_PWMN_Stop+0x2c>
 8007540:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007542:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007546:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 8007548:	6823      	ldr	r3, [r4, #0]
 800754a:	6a19      	ldr	r1, [r3, #32]
 800754c:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007550:	4211      	tst	r1, r2
 8007552:	d108      	bne.n	8007566 <HAL_TIMEx_PWMN_Stop+0x4a>
 8007554:	6a19      	ldr	r1, [r3, #32]
 8007556:	f244 4244 	movw	r2, #17476	@ 0x4444
 800755a:	4211      	tst	r1, r2
 800755c:	d103      	bne.n	8007566 <HAL_TIMEx_PWMN_Stop+0x4a>
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	f022 0201 	bic.w	r2, r2, #1
 8007564:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007566:	b925      	cbnz	r5, 8007572 <HAL_TIMEx_PWMN_Stop+0x56>
 8007568:	2301      	movs	r3, #1
 800756a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 800756e:	2000      	movs	r0, #0
 8007570:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007572:	2d04      	cmp	r5, #4
 8007574:	d005      	beq.n	8007582 <HAL_TIMEx_PWMN_Stop+0x66>
 8007576:	2d08      	cmp	r5, #8
 8007578:	d007      	beq.n	800758a <HAL_TIMEx_PWMN_Stop+0x6e>
 800757a:	2301      	movs	r3, #1
 800757c:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
 8007580:	e7f5      	b.n	800756e <HAL_TIMEx_PWMN_Stop+0x52>
 8007582:	2301      	movs	r3, #1
 8007584:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007588:	e7f1      	b.n	800756e <HAL_TIMEx_PWMN_Stop+0x52>
 800758a:	2301      	movs	r3, #1
 800758c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007590:	e7ed      	b.n	800756e <HAL_TIMEx_PWMN_Stop+0x52>
	...

08007594 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8007594:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8007598:	2a01      	cmp	r2, #1
 800759a:	d040      	beq.n	800761e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
{
 800759c:	b430      	push	{r4, r5}
 800759e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80075a0:	2201      	movs	r2, #1
 80075a2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80075a6:	2202      	movs	r2, #2
 80075a8:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 80075ac:	6800      	ldr	r0, [r0, #0]
 80075ae:	6842      	ldr	r2, [r0, #4]
  tmpsmcr = htim->Instance->SMCR;
 80075b0:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075b2:	4d1c      	ldr	r5, [pc, #112]	@ (8007624 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80075b4:	42a8      	cmp	r0, r5
 80075b6:	d003      	beq.n	80075c0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 80075b8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80075bc:	42a8      	cmp	r0, r5
 80075be:	d103      	bne.n	80075c8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075c0:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075c4:	684d      	ldr	r5, [r1, #4]
 80075c6:	432a      	orrs	r2, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80075c8:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80075cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075d0:	680d      	ldr	r5, [r1, #0]
 80075d2:	432a      	orrs	r2, r5
  htim->Instance->CR2 = tmpcr2;
 80075d4:	6042      	str	r2, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	4812      	ldr	r0, [pc, #72]	@ (8007624 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80075da:	4282      	cmp	r2, r0
 80075dc:	d012      	beq.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80075de:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80075e2:	d00f      	beq.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80075e4:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 80075e8:	4282      	cmp	r2, r0
 80075ea:	d00b      	beq.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80075ec:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80075f0:	4282      	cmp	r2, r0
 80075f2:	d007      	beq.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80075f4:	f500 3096 	add.w	r0, r0, #76800	@ 0x12c00
 80075f8:	4282      	cmp	r2, r0
 80075fa:	d003      	beq.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80075fc:	f500 6040 	add.w	r0, r0, #3072	@ 0xc00
 8007600:	4282      	cmp	r2, r0
 8007602:	d104      	bne.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007604:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007608:	6889      	ldr	r1, [r1, #8]
 800760a:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 800760c:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800760e:	2201      	movs	r2, #1
 8007610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007614:	2000      	movs	r0, #0
 8007616:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800761a:	bc30      	pop	{r4, r5}
 800761c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800761e:	2002      	movs	r0, #2
}
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40012c00 	.word	0x40012c00

08007628 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007628:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762a:	e852 3f00 	ldrex	r3, [r2]
 800762e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007632:	e842 3100 	strex	r1, r3, [r2]
 8007636:	2900      	cmp	r1, #0
 8007638:	d1f6      	bne.n	8007628 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800763a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	f102 0308 	add.w	r3, r2, #8
 8007640:	e853 3f00 	ldrex	r3, [r3]
 8007644:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007648:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764c:	3208      	adds	r2, #8
 800764e:	e842 3100 	strex	r1, r3, [r2]
 8007652:	2900      	cmp	r1, #0
 8007654:	d1f1      	bne.n	800763a <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007656:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007658:	2b01      	cmp	r3, #1
 800765a:	d006      	beq.n	800766a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800765c:	2320      	movs	r3, #32
 800765e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007662:	2300      	movs	r3, #0
 8007664:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007666:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8007668:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800766a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	e852 3f00 	ldrex	r3, [r2]
 8007670:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	e842 3100 	strex	r1, r3, [r2]
 8007678:	2900      	cmp	r1, #0
 800767a:	d1f6      	bne.n	800766a <UART_EndRxTransfer+0x42>
 800767c:	e7ee      	b.n	800765c <UART_EndRxTransfer+0x34>

0800767e <HAL_UART_TxCpltCallback>:
}
 800767e:	4770      	bx	lr

08007680 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007680:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007682:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	e852 3f00 	ldrex	r3, [r2]
 8007688:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768c:	e842 3100 	strex	r1, r3, [r2]
 8007690:	2900      	cmp	r1, #0
 8007692:	d1f6      	bne.n	8007682 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007694:	2320      	movs	r3, #32
 8007696:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800769a:	2300      	movs	r3, #0
 800769c:	6783      	str	r3, [r0, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800769e:	f7ff ffee 	bl	800767e <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076a2:	bd08      	pop	{r3, pc}

080076a4 <UART_DMAAbortOnError>:
{
 80076a4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076a6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80076ae:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 80076b2:	f7fc fb5f 	bl	8003d74 <HAL_UART_ErrorCallback>
}
 80076b6:	bd08      	pop	{r3, pc}

080076b8 <HAL_UARTEx_RxEventCallback>:
}
 80076b8:	4770      	bx	lr
	...

080076bc <HAL_UART_IRQHandler>:
{
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80076c0:	6802      	ldr	r2, [r0, #0]
 80076c2:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076c4:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076c6:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 80076c8:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 80076cc:	ea13 0f0c 	tst.w	r3, ip
 80076d0:	d10d      	bne.n	80076ee <HAL_UART_IRQHandler+0x32>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80076d2:	f013 0f20 	tst.w	r3, #32
 80076d6:	d010      	beq.n	80076fa <HAL_UART_IRQHandler+0x3e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80076d8:	f010 0f20 	tst.w	r0, #32
 80076dc:	d102      	bne.n	80076e4 <HAL_UART_IRQHandler+0x28>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80076de:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 80076e2:	d00a      	beq.n	80076fa <HAL_UART_IRQHandler+0x3e>
      if (huart->RxISR != NULL)
 80076e4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80076e6:	b393      	cbz	r3, 800774e <HAL_UART_IRQHandler+0x92>
        huart->RxISR(huart);
 80076e8:	4620      	mov	r0, r4
 80076ea:	4798      	blx	r3
      return;
 80076ec:	e02f      	b.n	800774e <HAL_UART_IRQHandler+0x92>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80076ee:	4db4      	ldr	r5, [pc, #720]	@ (80079c0 <HAL_UART_IRQHandler+0x304>)
 80076f0:	400d      	ands	r5, r1
 80076f2:	d12d      	bne.n	8007750 <HAL_UART_IRQHandler+0x94>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80076f4:	4eb3      	ldr	r6, [pc, #716]	@ (80079c4 <HAL_UART_IRQHandler+0x308>)
 80076f6:	4230      	tst	r0, r6
 80076f8:	d12a      	bne.n	8007750 <HAL_UART_IRQHandler+0x94>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076fa:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 80076fc:	2d01      	cmp	r5, #1
 80076fe:	f000 80c0 	beq.w	8007882 <HAL_UART_IRQHandler+0x1c6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007702:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8007706:	d003      	beq.n	8007710 <HAL_UART_IRQHandler+0x54>
 8007708:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 800770c:	f040 815e 	bne.w	80079cc <HAL_UART_IRQHandler+0x310>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007710:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007714:	d007      	beq.n	8007726 <HAL_UART_IRQHandler+0x6a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007716:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800771a:	f040 815e 	bne.w	80079da <HAL_UART_IRQHandler+0x31e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800771e:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 8007722:	f040 815a 	bne.w	80079da <HAL_UART_IRQHandler+0x31e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007726:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800772a:	d003      	beq.n	8007734 <HAL_UART_IRQHandler+0x78>
 800772c:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8007730:	f040 815a 	bne.w	80079e8 <HAL_UART_IRQHandler+0x32c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007734:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007738:	d003      	beq.n	8007742 <HAL_UART_IRQHandler+0x86>
 800773a:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800773e:	f040 8157 	bne.w	80079f0 <HAL_UART_IRQHandler+0x334>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007742:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8007746:	d002      	beq.n	800774e <HAL_UART_IRQHandler+0x92>
 8007748:	2800      	cmp	r0, #0
 800774a:	f2c0 8155 	blt.w	80079f8 <HAL_UART_IRQHandler+0x33c>
}
 800774e:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007750:	f013 0f01 	tst.w	r3, #1
 8007754:	d009      	beq.n	800776a <HAL_UART_IRQHandler+0xae>
 8007756:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800775a:	d006      	beq.n	800776a <HAL_UART_IRQHandler+0xae>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800775c:	2601      	movs	r6, #1
 800775e:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007760:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007764:	4332      	orrs	r2, r6
 8007766:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800776a:	f013 0f02 	tst.w	r3, #2
 800776e:	d00b      	beq.n	8007788 <HAL_UART_IRQHandler+0xcc>
 8007770:	f011 0f01 	tst.w	r1, #1
 8007774:	d008      	beq.n	8007788 <HAL_UART_IRQHandler+0xcc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007776:	6822      	ldr	r2, [r4, #0]
 8007778:	2602      	movs	r6, #2
 800777a:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800777c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007780:	f042 0204 	orr.w	r2, r2, #4
 8007784:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007788:	f013 0f04 	tst.w	r3, #4
 800778c:	d00b      	beq.n	80077a6 <HAL_UART_IRQHandler+0xea>
 800778e:	f011 0f01 	tst.w	r1, #1
 8007792:	d008      	beq.n	80077a6 <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007794:	6822      	ldr	r2, [r4, #0]
 8007796:	2604      	movs	r6, #4
 8007798:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800779a:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800779e:	f042 0202 	orr.w	r2, r2, #2
 80077a2:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80077a6:	f013 0f08 	tst.w	r3, #8
 80077aa:	d00b      	beq.n	80077c4 <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80077ac:	f010 0f20 	tst.w	r0, #32
 80077b0:	d100      	bne.n	80077b4 <HAL_UART_IRQHandler+0xf8>
 80077b2:	b13d      	cbz	r5, 80077c4 <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077b4:	6822      	ldr	r2, [r4, #0]
 80077b6:	2508      	movs	r5, #8
 80077b8:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80077ba:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80077be:	432a      	orrs	r2, r5
 80077c0:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80077c4:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80077c8:	d00c      	beq.n	80077e4 <HAL_UART_IRQHandler+0x128>
 80077ca:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 80077ce:	d009      	beq.n	80077e4 <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077d0:	6822      	ldr	r2, [r4, #0]
 80077d2:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 80077d6:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80077d8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80077dc:	f042 0220 	orr.w	r2, r2, #32
 80077e0:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80077e4:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80077e8:	2a00      	cmp	r2, #0
 80077ea:	d0b0      	beq.n	800774e <HAL_UART_IRQHandler+0x92>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80077ec:	f013 0f20 	tst.w	r3, #32
 80077f0:	d009      	beq.n	8007806 <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80077f2:	f010 0f20 	tst.w	r0, #32
 80077f6:	d102      	bne.n	80077fe <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077f8:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 80077fc:	d003      	beq.n	8007806 <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 80077fe:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8007800:	b10b      	cbz	r3, 8007806 <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 8007802:	4620      	mov	r0, r4
 8007804:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8007806:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800780a:	6823      	ldr	r3, [r4, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007812:	d102      	bne.n	800781a <HAL_UART_IRQHandler+0x15e>
 8007814:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8007818:	d02c      	beq.n	8007874 <HAL_UART_IRQHandler+0x1b8>
        UART_EndRxTransfer(huart);
 800781a:	4620      	mov	r0, r4
 800781c:	f7ff ff04 	bl	8007628 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007828:	d020      	beq.n	800786c <HAL_UART_IRQHandler+0x1b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800782a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	f102 0308 	add.w	r3, r2, #8
 8007830:	e853 3f00 	ldrex	r3, [r3]
 8007834:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007838:	3208      	adds	r2, #8
 800783a:	e842 3100 	strex	r1, r3, [r2]
 800783e:	2900      	cmp	r1, #0
 8007840:	d1f3      	bne.n	800782a <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 8007842:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8007846:	b16b      	cbz	r3, 8007864 <HAL_UART_IRQHandler+0x1a8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007848:	4a5f      	ldr	r2, [pc, #380]	@ (80079c8 <HAL_UART_IRQHandler+0x30c>)
 800784a:	639a      	str	r2, [r3, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800784c:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007850:	f7fd ff5a 	bl	8005708 <HAL_DMA_Abort_IT>
 8007854:	2800      	cmp	r0, #0
 8007856:	f43f af7a 	beq.w	800774e <HAL_UART_IRQHandler+0x92>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800785a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800785e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007860:	4798      	blx	r3
 8007862:	e774      	b.n	800774e <HAL_UART_IRQHandler+0x92>
            HAL_UART_ErrorCallback(huart);
 8007864:	4620      	mov	r0, r4
 8007866:	f7fc fa85 	bl	8003d74 <HAL_UART_ErrorCallback>
 800786a:	e770      	b.n	800774e <HAL_UART_IRQHandler+0x92>
          HAL_UART_ErrorCallback(huart);
 800786c:	4620      	mov	r0, r4
 800786e:	f7fc fa81 	bl	8003d74 <HAL_UART_ErrorCallback>
 8007872:	e76c      	b.n	800774e <HAL_UART_IRQHandler+0x92>
        HAL_UART_ErrorCallback(huart);
 8007874:	4620      	mov	r0, r4
 8007876:	f7fc fa7d 	bl	8003d74 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800787a:	2300      	movs	r3, #0
 800787c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    return;
 8007880:	e765      	b.n	800774e <HAL_UART_IRQHandler+0x92>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007882:	f013 0f10 	tst.w	r3, #16
 8007886:	f43f af3c 	beq.w	8007702 <HAL_UART_IRQHandler+0x46>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800788a:	f010 0f10 	tst.w	r0, #16
 800788e:	f43f af38 	beq.w	8007702 <HAL_UART_IRQHandler+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007892:	2310      	movs	r3, #16
 8007894:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800789e:	d053      	beq.n	8007948 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078a0:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 80078a4:	6813      	ldr	r3, [r2, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f43f af4f 	beq.w	800774e <HAL_UART_IRQHandler+0x92>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078b0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80078b4:	4299      	cmp	r1, r3
 80078b6:	f67f af4a 	bls.w	800774e <HAL_UART_IRQHandler+0x92>
        huart->RxXferCount = nb_remaining_rx_data;
 80078ba:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80078be:	6813      	ldr	r3, [r2, #0]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f013 0f20 	tst.w	r3, #32
 80078c6:	d132      	bne.n	800792e <HAL_UART_IRQHandler+0x272>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078c8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	e852 3f00 	ldrex	r3, [r2]
 80078ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d2:	e842 3100 	strex	r1, r3, [r2]
 80078d6:	2900      	cmp	r1, #0
 80078d8:	d1f6      	bne.n	80078c8 <HAL_UART_IRQHandler+0x20c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078da:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078dc:	f102 0308 	add.w	r3, r2, #8
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e8:	3208      	adds	r2, #8
 80078ea:	e842 3100 	strex	r1, r3, [r2]
 80078ee:	2900      	cmp	r1, #0
 80078f0:	d1f3      	bne.n	80078da <HAL_UART_IRQHandler+0x21e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078f2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f4:	f102 0308 	add.w	r3, r2, #8
 80078f8:	e853 3f00 	ldrex	r3, [r3]
 80078fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007900:	3208      	adds	r2, #8
 8007902:	e842 3100 	strex	r1, r3, [r2]
 8007906:	2900      	cmp	r1, #0
 8007908:	d1f3      	bne.n	80078f2 <HAL_UART_IRQHandler+0x236>
          huart->RxState = HAL_UART_STATE_READY;
 800790a:	2320      	movs	r3, #32
 800790c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007910:	2300      	movs	r3, #0
 8007912:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007914:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007916:	e852 3f00 	ldrex	r3, [r2]
 800791a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791e:	e842 3100 	strex	r1, r3, [r2]
 8007922:	2900      	cmp	r1, #0
 8007924:	d1f6      	bne.n	8007914 <HAL_UART_IRQHandler+0x258>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007926:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800792a:	f7fd feb7 	bl	800569c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800792e:	2302      	movs	r3, #2
 8007930:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007932:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007936:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800793a:	b29b      	uxth	r3, r3
 800793c:	1ac9      	subs	r1, r1, r3
 800793e:	b289      	uxth	r1, r1
 8007940:	4620      	mov	r0, r4
 8007942:	f7ff feb9 	bl	80076b8 <HAL_UARTEx_RxEventCallback>
      return;
 8007946:	e702      	b.n	800774e <HAL_UART_IRQHandler+0x92>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007948:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800794c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007950:	b29b      	uxth	r3, r3
 8007952:	1ac9      	subs	r1, r1, r3
 8007954:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8007956:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800795a:	b29b      	uxth	r3, r3
 800795c:	2b00      	cmp	r3, #0
 800795e:	f43f aef6 	beq.w	800774e <HAL_UART_IRQHandler+0x92>
          && (nb_rx_data > 0U))
 8007962:	2900      	cmp	r1, #0
 8007964:	f43f aef3 	beq.w	800774e <HAL_UART_IRQHandler+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007968:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796a:	e852 3f00 	ldrex	r3, [r2]
 800796e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007972:	e842 3000 	strex	r0, r3, [r2]
 8007976:	2800      	cmp	r0, #0
 8007978:	d1f6      	bne.n	8007968 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800797a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797c:	f102 0308 	add.w	r3, r2, #8
 8007980:	e853 3f00 	ldrex	r3, [r3]
 8007984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007988:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798c:	3208      	adds	r2, #8
 800798e:	e842 3000 	strex	r0, r3, [r2]
 8007992:	2800      	cmp	r0, #0
 8007994:	d1f1      	bne.n	800797a <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 8007996:	2320      	movs	r3, #32
 8007998:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800799c:	2300      	movs	r3, #0
 800799e:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 80079a0:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079a2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a4:	e852 3f00 	ldrex	r3, [r2]
 80079a8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	e842 3000 	strex	r0, r3, [r2]
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d1f6      	bne.n	80079a2 <HAL_UART_IRQHandler+0x2e6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079b4:	2302      	movs	r3, #2
 80079b6:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079b8:	4620      	mov	r0, r4
 80079ba:	f7ff fe7d 	bl	80076b8 <HAL_UARTEx_RxEventCallback>
      return;
 80079be:	e6c6      	b.n	800774e <HAL_UART_IRQHandler+0x92>
 80079c0:	10000001 	.word	0x10000001
 80079c4:	04000120 	.word	0x04000120
 80079c8:	080076a5 	.word	0x080076a5
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80079cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80079d0:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80079d2:	4620      	mov	r0, r4
 80079d4:	f000 fefa 	bl	80087cc <HAL_UARTEx_WakeupCallback>
    return;
 80079d8:	e6b9      	b.n	800774e <HAL_UART_IRQHandler+0x92>
    if (huart->TxISR != NULL)
 80079da:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f43f aeb6 	beq.w	800774e <HAL_UART_IRQHandler+0x92>
      huart->TxISR(huart);
 80079e2:	4620      	mov	r0, r4
 80079e4:	4798      	blx	r3
    return;
 80079e6:	e6b2      	b.n	800774e <HAL_UART_IRQHandler+0x92>
    UART_EndTransmit_IT(huart);
 80079e8:	4620      	mov	r0, r4
 80079ea:	f7ff fe49 	bl	8007680 <UART_EndTransmit_IT>
    return;
 80079ee:	e6ae      	b.n	800774e <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80079f0:	4620      	mov	r0, r4
 80079f2:	f000 feed 	bl	80087d0 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 80079f6:	e6aa      	b.n	800774e <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 fee8 	bl	80087ce <HAL_UARTEx_RxFifoFullCallback>
    return;
 80079fe:	e6a6      	b.n	800774e <HAL_UART_IRQHandler+0x92>

08007a00 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a00:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8007a02:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a06:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007a0a:	2a22      	cmp	r2, #34	@ 0x22
 8007a0c:	d005      	beq.n	8007a1a <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a0e:	6802      	ldr	r2, [r0, #0]
 8007a10:	6993      	ldr	r3, [r2, #24]
 8007a12:	f043 0308 	orr.w	r3, r3, #8
 8007a16:	6193      	str	r3, [r2, #24]
  }
}
 8007a18:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a1a:	6802      	ldr	r2, [r0, #0]
 8007a1c:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8007a22:	400b      	ands	r3, r1
 8007a24:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8007a26:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8007a28:	3301      	adds	r3, #1
 8007a2a:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8007a2c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	3b01      	subs	r3, #1
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8007a3a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e9      	bne.n	8007a18 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a44:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a46:	e852 3f00 	ldrex	r3, [r2]
 8007a4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4e:	e842 3100 	strex	r1, r3, [r2]
 8007a52:	2900      	cmp	r1, #0
 8007a54:	d1f6      	bne.n	8007a44 <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a56:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a58:	f102 0308 	add.w	r3, r2, #8
 8007a5c:	e853 3f00 	ldrex	r3, [r3]
 8007a60:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a64:	3208      	adds	r2, #8
 8007a66:	e842 3100 	strex	r1, r3, [r2]
 8007a6a:	2900      	cmp	r1, #0
 8007a6c:	d1f3      	bne.n	8007a56 <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8007a6e:	2320      	movs	r3, #32
 8007a70:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 8007a74:	2300      	movs	r3, #0
 8007a76:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a78:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a7a:	6803      	ldr	r3, [r0, #0]
 8007a7c:	4a16      	ldr	r2, [pc, #88]	@ (8007ad8 <UART_RxISR_8BIT+0xd8>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d00c      	beq.n	8007a9c <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007a88:	d008      	beq.n	8007a9c <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a8a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8c:	e852 3f00 	ldrex	r3, [r2]
 8007a90:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a94:	e842 3100 	strex	r1, r3, [r2]
 8007a98:	2900      	cmp	r1, #0
 8007a9a:	d1f6      	bne.n	8007a8a <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a9c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d116      	bne.n	8007ad0 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aa6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa8:	e852 3f00 	ldrex	r3, [r2]
 8007aac:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab0:	e842 3100 	strex	r1, r3, [r2]
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	d1f6      	bne.n	8007aa6 <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ab8:	6803      	ldr	r3, [r0, #0]
 8007aba:	69da      	ldr	r2, [r3, #28]
 8007abc:	f012 0f10 	tst.w	r2, #16
 8007ac0:	d001      	beq.n	8007ac6 <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ac2:	2210      	movs	r2, #16
 8007ac4:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ac6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8007aca:	f7ff fdf5 	bl	80076b8 <HAL_UARTEx_RxEventCallback>
 8007ace:	e7a3      	b.n	8007a18 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007ad0:	f7fc f960 	bl	8003d94 <HAL_UART_RxCpltCallback>
 8007ad4:	e7a0      	b.n	8007a18 <UART_RxISR_8BIT+0x18>
 8007ad6:	bf00      	nop
 8007ad8:	40008000 	.word	0x40008000

08007adc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007adc:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007ade:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ae2:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8007ae6:	2b22      	cmp	r3, #34	@ 0x22
 8007ae8:	d005      	beq.n	8007af6 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007aea:	6802      	ldr	r2, [r0, #0]
 8007aec:	6993      	ldr	r3, [r2, #24]
 8007aee:	f043 0308 	orr.w	r3, r3, #8
 8007af2:	6193      	str	r3, [r2, #24]
  }
}
 8007af4:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007af6:	6803      	ldr	r3, [r0, #0]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007afa:	6d81      	ldr	r1, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8007afc:	4013      	ands	r3, r2
 8007afe:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8007b00:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8007b02:	3302      	adds	r3, #2
 8007b04:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8007b06:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8007b14:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1ea      	bne.n	8007af4 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b1e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b20:	e852 3f00 	ldrex	r3, [r2]
 8007b24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	e842 3100 	strex	r1, r3, [r2]
 8007b2c:	2900      	cmp	r1, #0
 8007b2e:	d1f6      	bne.n	8007b1e <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b30:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b32:	f102 0308 	add.w	r3, r2, #8
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	3208      	adds	r2, #8
 8007b40:	e842 3100 	strex	r1, r3, [r2]
 8007b44:	2900      	cmp	r1, #0
 8007b46:	d1f3      	bne.n	8007b30 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8007b48:	2320      	movs	r3, #32
 8007b4a:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b52:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b54:	6803      	ldr	r3, [r0, #0]
 8007b56:	4a16      	ldr	r2, [pc, #88]	@ (8007bb0 <UART_RxISR_16BIT+0xd4>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d00c      	beq.n	8007b76 <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007b62:	d008      	beq.n	8007b76 <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b64:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b66:	e852 3f00 	ldrex	r3, [r2]
 8007b6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6e:	e842 3100 	strex	r1, r3, [r2]
 8007b72:	2900      	cmp	r1, #0
 8007b74:	d1f6      	bne.n	8007b64 <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b76:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d116      	bne.n	8007baa <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b80:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b82:	e852 3f00 	ldrex	r3, [r2]
 8007b86:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8a:	e842 3100 	strex	r1, r3, [r2]
 8007b8e:	2900      	cmp	r1, #0
 8007b90:	d1f6      	bne.n	8007b80 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b92:	6803      	ldr	r3, [r0, #0]
 8007b94:	69da      	ldr	r2, [r3, #28]
 8007b96:	f012 0f10 	tst.w	r2, #16
 8007b9a:	d001      	beq.n	8007ba0 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b9c:	2210      	movs	r2, #16
 8007b9e:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ba0:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8007ba4:	f7ff fd88 	bl	80076b8 <HAL_UARTEx_RxEventCallback>
 8007ba8:	e7a4      	b.n	8007af4 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007baa:	f7fc f8f3 	bl	8003d94 <HAL_UART_RxCpltCallback>
 8007bae:	e7a1      	b.n	8007af4 <UART_RxISR_16BIT+0x18>
 8007bb0:	40008000 	.word	0x40008000

08007bb4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8007bb8:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007bbc:	6803      	ldr	r3, [r0, #0]
 8007bbe:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007bc0:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007bc4:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bc8:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007bcc:	2a22      	cmp	r2, #34	@ 0x22
 8007bce:	d005      	beq.n	8007bdc <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bd0:	699a      	ldr	r2, [r3, #24]
 8007bd2:	f042 0208 	orr.w	r2, r2, #8
 8007bd6:	619a      	str	r2, [r3, #24]
  }
}
 8007bd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bdc:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007bde:	f8b0 7068 	ldrh.w	r7, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007be2:	e008      	b.n	8007bf6 <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007be4:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d14c      	bne.n	8007c86 <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8007bec:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d04e      	beq.n	8007c94 <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bf6:	2f00      	cmp	r7, #0
 8007bf8:	f000 809a 	beq.w	8007d30 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8007bfc:	f015 0f20 	tst.w	r5, #32
 8007c00:	f000 8096 	beq.w	8007d30 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c08:	b2f3      	uxtb	r3, r6
 8007c0a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8007c0c:	400b      	ands	r3, r1
 8007c0e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8007c10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c12:	3301      	adds	r3, #1
 8007c14:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8007c16:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	3b01      	subs	r3, #1
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c28:	f015 0f07 	tst.w	r5, #7
 8007c2c:	d0de      	beq.n	8007bec <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c2e:	f015 0f01 	tst.w	r5, #1
 8007c32:	d009      	beq.n	8007c48 <UART_RxISR_8BIT_FIFOEN+0x94>
 8007c34:	f419 7f80 	tst.w	r9, #256	@ 0x100
 8007c38:	d006      	beq.n	8007c48 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c3e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007c42:	4313      	orrs	r3, r2
 8007c44:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c48:	f015 0f02 	tst.w	r5, #2
 8007c4c:	d00b      	beq.n	8007c66 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8007c4e:	f018 0f01 	tst.w	r8, #1
 8007c52:	d008      	beq.n	8007c66 <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c54:	6823      	ldr	r3, [r4, #0]
 8007c56:	2202      	movs	r2, #2
 8007c58:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c5a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007c5e:	f043 0304 	orr.w	r3, r3, #4
 8007c62:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c66:	f015 0f04 	tst.w	r5, #4
 8007c6a:	d0bb      	beq.n	8007be4 <UART_RxISR_8BIT_FIFOEN+0x30>
 8007c6c:	f018 0f01 	tst.w	r8, #1
 8007c70:	d0b8      	beq.n	8007be4 <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c72:	6823      	ldr	r3, [r4, #0]
 8007c74:	2204      	movs	r2, #4
 8007c76:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c78:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007c7c:	f043 0302 	orr.w	r3, r3, #2
 8007c80:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007c84:	e7ae      	b.n	8007be4 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007c86:	4620      	mov	r0, r4
 8007c88:	f7fc f874 	bl	8003d74 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007c92:	e7ab      	b.n	8007bec <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c94:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c96:	e852 3f00 	ldrex	r3, [r2]
 8007c9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9e:	e842 3100 	strex	r1, r3, [r2]
 8007ca2:	2900      	cmp	r1, #0
 8007ca4:	d1f6      	bne.n	8007c94 <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ca6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca8:	f102 0308 	add.w	r3, r2, #8
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cb4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb8:	3208      	adds	r2, #8
 8007cba:	e842 3100 	strex	r1, r3, [r2]
 8007cbe:	2900      	cmp	r1, #0
 8007cc0:	d1f1      	bne.n	8007ca6 <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 8007cc2:	2320      	movs	r3, #32
 8007cc4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ccc:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	4a29      	ldr	r2, [pc, #164]	@ (8007d78 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d003      	beq.n	8007cde <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007cdc:	d106      	bne.n	8007cec <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cde:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d00d      	beq.n	8007d00 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	f7fc f855 	bl	8003d94 <HAL_UART_RxCpltCallback>
 8007cea:	e784      	b.n	8007bf6 <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007cec:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cee:	e852 3f00 	ldrex	r3, [r2]
 8007cf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf6:	e842 3100 	strex	r1, r3, [r2]
 8007cfa:	2900      	cmp	r1, #0
 8007cfc:	d1f6      	bne.n	8007cec <UART_RxISR_8BIT_FIFOEN+0x138>
 8007cfe:	e7ee      	b.n	8007cde <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d00:	2300      	movs	r3, #0
 8007d02:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d04:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d06:	e852 3f00 	ldrex	r3, [r2]
 8007d0a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	e842 3100 	strex	r1, r3, [r2]
 8007d12:	2900      	cmp	r1, #0
 8007d14:	d1f6      	bne.n	8007d04 <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	69da      	ldr	r2, [r3, #28]
 8007d1a:	f012 0f10 	tst.w	r2, #16
 8007d1e:	d001      	beq.n	8007d24 <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d20:	2210      	movs	r2, #16
 8007d22:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d24:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f7ff fcc5 	bl	80076b8 <HAL_UARTEx_RxEventCallback>
 8007d2e:	e762      	b.n	8007bf6 <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8007d30:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007d34:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f43f af4e 	beq.w	8007bd8 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007d3c:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8007d40:	429a      	cmp	r2, r3
 8007d42:	f67f af49 	bls.w	8007bd8 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007d46:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d48:	f102 0308 	add.w	r3, r2, #8
 8007d4c:	e853 3f00 	ldrex	r3, [r3]
 8007d50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d54:	3208      	adds	r2, #8
 8007d56:	e842 3100 	strex	r1, r3, [r2]
 8007d5a:	2900      	cmp	r1, #0
 8007d5c:	d1f3      	bne.n	8007d46 <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8007d5e:	4b07      	ldr	r3, [pc, #28]	@ (8007d7c <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8007d60:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007d62:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d64:	e852 3f00 	ldrex	r3, [r2]
 8007d68:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6c:	e842 3100 	strex	r1, r3, [r2]
 8007d70:	2900      	cmp	r1, #0
 8007d72:	d1f6      	bne.n	8007d62 <UART_RxISR_8BIT_FIFOEN+0x1ae>
 8007d74:	e730      	b.n	8007bd8 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007d76:	bf00      	nop
 8007d78:	40008000 	.word	0x40008000
 8007d7c:	08007a01 	.word	0x08007a01

08007d80 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007d84:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d88:	6803      	ldr	r3, [r0, #0]
 8007d8a:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d8c:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d90:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d94:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007d98:	2a22      	cmp	r2, #34	@ 0x22
 8007d9a:	d005      	beq.n	8007da8 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d9c:	699a      	ldr	r2, [r3, #24]
 8007d9e:	f042 0208 	orr.w	r2, r2, #8
 8007da2:	619a      	str	r2, [r3, #24]
  }
}
 8007da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007da8:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007daa:	f8b0 7068 	ldrh.w	r7, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007dae:	e008      	b.n	8007dc2 <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007db0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d14b      	bne.n	8007e50 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8007db8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d04d      	beq.n	8007e5e <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007dc2:	2f00      	cmp	r7, #0
 8007dc4:	f000 8099 	beq.w	8007efa <UART_RxISR_16BIT_FIFOEN+0x17a>
 8007dc8:	f015 0f20 	tst.w	r5, #32
 8007dcc:	f000 8095 	beq.w	8007efa <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007dd0:	6823      	ldr	r3, [r4, #0]
 8007dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007dd4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8007dd6:	4033      	ands	r3, r6
 8007dd8:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8007dda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ddc:	3302      	adds	r3, #2
 8007dde:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8007de0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	3b01      	subs	r3, #1
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007dee:	6823      	ldr	r3, [r4, #0]
 8007df0:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007df2:	f015 0f07 	tst.w	r5, #7
 8007df6:	d0df      	beq.n	8007db8 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007df8:	f015 0f01 	tst.w	r5, #1
 8007dfc:	d009      	beq.n	8007e12 <UART_RxISR_16BIT_FIFOEN+0x92>
 8007dfe:	f419 7f80 	tst.w	r9, #256	@ 0x100
 8007e02:	d006      	beq.n	8007e12 <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e04:	2201      	movs	r2, #1
 8007e06:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e08:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e12:	f015 0f02 	tst.w	r5, #2
 8007e16:	d00b      	beq.n	8007e30 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8007e18:	f018 0f01 	tst.w	r8, #1
 8007e1c:	d008      	beq.n	8007e30 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	2202      	movs	r2, #2
 8007e22:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e24:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007e28:	f043 0304 	orr.w	r3, r3, #4
 8007e2c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e30:	f015 0f04 	tst.w	r5, #4
 8007e34:	d0bc      	beq.n	8007db0 <UART_RxISR_16BIT_FIFOEN+0x30>
 8007e36:	f018 0f01 	tst.w	r8, #1
 8007e3a:	d0b9      	beq.n	8007db0 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e3c:	6823      	ldr	r3, [r4, #0]
 8007e3e:	2204      	movs	r2, #4
 8007e40:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e42:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007e46:	f043 0302 	orr.w	r3, r3, #2
 8007e4a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007e4e:	e7af      	b.n	8007db0 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007e50:	4620      	mov	r0, r4
 8007e52:	f7fb ff8f 	bl	8003d74 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e56:	2300      	movs	r3, #0
 8007e58:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007e5c:	e7ac      	b.n	8007db8 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e5e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	e852 3f00 	ldrex	r3, [r2]
 8007e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e68:	e842 3100 	strex	r1, r3, [r2]
 8007e6c:	2900      	cmp	r1, #0
 8007e6e:	d1f6      	bne.n	8007e5e <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e70:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e72:	f102 0308 	add.w	r3, r2, #8
 8007e76:	e853 3f00 	ldrex	r3, [r3]
 8007e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e7e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	3208      	adds	r2, #8
 8007e84:	e842 3100 	strex	r1, r3, [r2]
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	d1f1      	bne.n	8007e70 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8007e8c:	2320      	movs	r3, #32
 8007e8e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8007e92:	2300      	movs	r3, #0
 8007e94:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e96:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e98:	6823      	ldr	r3, [r4, #0]
 8007e9a:	4a29      	ldr	r2, [pc, #164]	@ (8007f40 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d003      	beq.n	8007ea8 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007ea6:	d106      	bne.n	8007eb6 <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ea8:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d00d      	beq.n	8007eca <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f7fb ff70 	bl	8003d94 <HAL_UART_RxCpltCallback>
 8007eb4:	e785      	b.n	8007dc2 <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007eb6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb8:	e852 3f00 	ldrex	r3, [r2]
 8007ebc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec0:	e842 3100 	strex	r1, r3, [r2]
 8007ec4:	2900      	cmp	r1, #0
 8007ec6:	d1f6      	bne.n	8007eb6 <UART_RxISR_16BIT_FIFOEN+0x136>
 8007ec8:	e7ee      	b.n	8007ea8 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ece:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed0:	e852 3f00 	ldrex	r3, [r2]
 8007ed4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed8:	e842 3100 	strex	r1, r3, [r2]
 8007edc:	2900      	cmp	r1, #0
 8007ede:	d1f6      	bne.n	8007ece <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ee0:	6823      	ldr	r3, [r4, #0]
 8007ee2:	69da      	ldr	r2, [r3, #28]
 8007ee4:	f012 0f10 	tst.w	r2, #16
 8007ee8:	d001      	beq.n	8007eee <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007eea:	2210      	movs	r2, #16
 8007eec:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007eee:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f7ff fbe0 	bl	80076b8 <HAL_UARTEx_RxEventCallback>
 8007ef8:	e763      	b.n	8007dc2 <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8007efa:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007efe:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f43f af4f 	beq.w	8007da4 <UART_RxISR_16BIT_FIFOEN+0x24>
 8007f06:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	f67f af4a 	bls.w	8007da4 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f10:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f12:	f102 0308 	add.w	r3, r2, #8
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1e:	3208      	adds	r2, #8
 8007f20:	e842 3100 	strex	r1, r3, [r2]
 8007f24:	2900      	cmp	r1, #0
 8007f26:	d1f3      	bne.n	8007f10 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8007f28:	4b06      	ldr	r3, [pc, #24]	@ (8007f44 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8007f2a:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f2c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2e:	e852 3f00 	ldrex	r3, [r2]
 8007f32:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f36:	e842 3100 	strex	r1, r3, [r2]
 8007f3a:	2900      	cmp	r1, #0
 8007f3c:	d1f6      	bne.n	8007f2c <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8007f3e:	e731      	b.n	8007da4 <UART_RxISR_16BIT_FIFOEN+0x24>
 8007f40:	40008000 	.word	0x40008000
 8007f44:	08007add 	.word	0x08007add

08007f48 <UART_SetConfig>:
{
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f4c:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007f4e:	6883      	ldr	r3, [r0, #8]
 8007f50:	6902      	ldr	r2, [r0, #16]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	6942      	ldr	r2, [r0, #20]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	69c2      	ldr	r2, [r0, #28]
 8007f5a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f5c:	6808      	ldr	r0, [r1, #0]
 8007f5e:	4a8b      	ldr	r2, [pc, #556]	@ (800818c <UART_SetConfig+0x244>)
 8007f60:	4002      	ands	r2, r0
 8007f62:	431a      	orrs	r2, r3
 8007f64:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f66:	6822      	ldr	r2, [r4, #0]
 8007f68:	6853      	ldr	r3, [r2, #4]
 8007f6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007f6e:	68e1      	ldr	r1, [r4, #12]
 8007f70:	430b      	orrs	r3, r1
 8007f72:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f74:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007f76:	6822      	ldr	r2, [r4, #0]
 8007f78:	4b85      	ldr	r3, [pc, #532]	@ (8008190 <UART_SetConfig+0x248>)
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d001      	beq.n	8007f82 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8007f7e:	6a23      	ldr	r3, [r4, #32]
 8007f80:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f82:	6893      	ldr	r3, [r2, #8]
 8007f84:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007f88:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007f8c:	430b      	orrs	r3, r1
 8007f8e:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f90:	6822      	ldr	r2, [r4, #0]
 8007f92:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007f94:	f023 030f 	bic.w	r3, r3, #15
 8007f98:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007f9a:	430b      	orrs	r3, r1
 8007f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f9e:	6823      	ldr	r3, [r4, #0]
 8007fa0:	4a7c      	ldr	r2, [pc, #496]	@ (8008194 <UART_SetConfig+0x24c>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d023      	beq.n	8007fee <UART_SetConfig+0xa6>
 8007fa6:	4a7c      	ldr	r2, [pc, #496]	@ (8008198 <UART_SetConfig+0x250>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d034      	beq.n	8008016 <UART_SetConfig+0xce>
 8007fac:	4a7b      	ldr	r2, [pc, #492]	@ (800819c <UART_SetConfig+0x254>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d04a      	beq.n	8008048 <UART_SetConfig+0x100>
 8007fb2:	4a7b      	ldr	r2, [pc, #492]	@ (80081a0 <UART_SetConfig+0x258>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d059      	beq.n	800806c <UART_SetConfig+0x124>
 8007fb8:	4a75      	ldr	r2, [pc, #468]	@ (8008190 <UART_SetConfig+0x248>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d068      	beq.n	8008090 <UART_SetConfig+0x148>
 8007fbe:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fc0:	4973      	ldr	r1, [pc, #460]	@ (8008190 <UART_SetConfig+0x248>)
 8007fc2:	428b      	cmp	r3, r1
 8007fc4:	f000 8095 	beq.w	80080f2 <UART_SetConfig+0x1aa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fc8:	69e0      	ldr	r0, [r4, #28]
 8007fca:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007fce:	f000 80d2 	beq.w	8008176 <UART_SetConfig+0x22e>
    switch (clocksource)
 8007fd2:	2a08      	cmp	r2, #8
 8007fd4:	f200 814f 	bhi.w	8008276 <UART_SetConfig+0x32e>
 8007fd8:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007fdc:	01340112 	.word	0x01340112
 8007fe0:	014d0110 	.word	0x014d0110
 8007fe4:	014d0137 	.word	0x014d0137
 8007fe8:	014d014d 	.word	0x014d014d
 8007fec:	013a      	.short	0x013a
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fee:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 8007ff2:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8007ff6:	f002 0203 	and.w	r2, r2, #3
 8007ffa:	2a03      	cmp	r2, #3
 8007ffc:	d809      	bhi.n	8008012 <UART_SetConfig+0xca>
 8007ffe:	e8df f002 	tbb	[pc, r2]
 8008002:	0402      	.short	0x0402
 8008004:	065c      	.short	0x065c
 8008006:	2201      	movs	r2, #1
 8008008:	e7da      	b.n	8007fc0 <UART_SetConfig+0x78>
 800800a:	2204      	movs	r2, #4
 800800c:	e7d8      	b.n	8007fc0 <UART_SetConfig+0x78>
 800800e:	2208      	movs	r2, #8
 8008010:	e7d6      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008012:	2210      	movs	r2, #16
 8008014:	e7d4      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008016:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 800801a:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 800801e:	f002 020c 	and.w	r2, r2, #12
 8008022:	2a0c      	cmp	r2, #12
 8008024:	d80e      	bhi.n	8008044 <UART_SetConfig+0xfc>
 8008026:	e8df f002 	tbb	[pc, r2]
 800802a:	0d07      	.short	0x0d07
 800802c:	0d090d0d 	.word	0x0d090d0d
 8008030:	0d4a0d0d 	.word	0x0d4a0d0d
 8008034:	0d0d      	.short	0x0d0d
 8008036:	0b          	.byte	0x0b
 8008037:	00          	.byte	0x00
 8008038:	2200      	movs	r2, #0
 800803a:	e7c1      	b.n	8007fc0 <UART_SetConfig+0x78>
 800803c:	2204      	movs	r2, #4
 800803e:	e7bf      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008040:	2208      	movs	r2, #8
 8008042:	e7bd      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008044:	2210      	movs	r2, #16
 8008046:	e7bb      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008048:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 800804c:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8008050:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8008054:	2a20      	cmp	r2, #32
 8008056:	d034      	beq.n	80080c2 <UART_SetConfig+0x17a>
 8008058:	d804      	bhi.n	8008064 <UART_SetConfig+0x11c>
 800805a:	b3a2      	cbz	r2, 80080c6 <UART_SetConfig+0x17e>
 800805c:	2a10      	cmp	r2, #16
 800805e:	d134      	bne.n	80080ca <UART_SetConfig+0x182>
 8008060:	2204      	movs	r2, #4
 8008062:	e7ad      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008064:	2a30      	cmp	r2, #48	@ 0x30
 8008066:	d132      	bne.n	80080ce <UART_SetConfig+0x186>
 8008068:	2208      	movs	r2, #8
 800806a:	e7a9      	b.n	8007fc0 <UART_SetConfig+0x78>
 800806c:	f502 32e2 	add.w	r2, r2, #115712	@ 0x1c400
 8008070:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8008074:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 8008078:	2a80      	cmp	r2, #128	@ 0x80
 800807a:	d02a      	beq.n	80080d2 <UART_SetConfig+0x18a>
 800807c:	d804      	bhi.n	8008088 <UART_SetConfig+0x140>
 800807e:	b352      	cbz	r2, 80080d6 <UART_SetConfig+0x18e>
 8008080:	2a40      	cmp	r2, #64	@ 0x40
 8008082:	d12a      	bne.n	80080da <UART_SetConfig+0x192>
 8008084:	2204      	movs	r2, #4
 8008086:	e79b      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008088:	2ac0      	cmp	r2, #192	@ 0xc0
 800808a:	d128      	bne.n	80080de <UART_SetConfig+0x196>
 800808c:	2208      	movs	r2, #8
 800808e:	e797      	b.n	8007fc0 <UART_SetConfig+0x78>
 8008090:	f502 32c8 	add.w	r2, r2, #102400	@ 0x19000
 8008094:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8008098:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 800809c:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80080a0:	d01f      	beq.n	80080e2 <UART_SetConfig+0x19a>
 80080a2:	d805      	bhi.n	80080b0 <UART_SetConfig+0x168>
 80080a4:	b1fa      	cbz	r2, 80080e6 <UART_SetConfig+0x19e>
 80080a6:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80080aa:	d11e      	bne.n	80080ea <UART_SetConfig+0x1a2>
 80080ac:	2204      	movs	r2, #4
 80080ae:	e787      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080b0:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 80080b4:	d11b      	bne.n	80080ee <UART_SetConfig+0x1a6>
 80080b6:	2208      	movs	r2, #8
 80080b8:	e782      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080ba:	2202      	movs	r2, #2
 80080bc:	e780      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080be:	2202      	movs	r2, #2
 80080c0:	e77e      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080c2:	2202      	movs	r2, #2
 80080c4:	e77c      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080c6:	2200      	movs	r2, #0
 80080c8:	e77a      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080ca:	2210      	movs	r2, #16
 80080cc:	e778      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080ce:	2210      	movs	r2, #16
 80080d0:	e776      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080d2:	2202      	movs	r2, #2
 80080d4:	e774      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080d6:	2200      	movs	r2, #0
 80080d8:	e772      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080da:	2210      	movs	r2, #16
 80080dc:	e770      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080de:	2210      	movs	r2, #16
 80080e0:	e76e      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080e2:	2202      	movs	r2, #2
 80080e4:	e76c      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080e6:	2200      	movs	r2, #0
 80080e8:	e76a      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080ea:	2210      	movs	r2, #16
 80080ec:	e768      	b.n	8007fc0 <UART_SetConfig+0x78>
 80080ee:	2210      	movs	r2, #16
 80080f0:	e766      	b.n	8007fc0 <UART_SetConfig+0x78>
    switch (clocksource)
 80080f2:	2a08      	cmp	r2, #8
 80080f4:	f200 80af 	bhi.w	8008256 <UART_SetConfig+0x30e>
 80080f8:	e8df f002 	tbb	[pc, r2]
 80080fc:	ad3bad08 	.word	0xad3bad08
 8008100:	adadad38 	.word	0xadadad38
 8008104:	05          	.byte	0x05
 8008105:	00          	.byte	0x00
 8008106:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800810a:	e004      	b.n	8008116 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 800810c:	f7fe f900 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008110:	2800      	cmp	r0, #0
 8008112:	f000 80a2 	beq.w	800825a <UART_SetConfig+0x312>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008116:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008118:	4b22      	ldr	r3, [pc, #136]	@ (80081a4 <UART_SetConfig+0x25c>)
 800811a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800811e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008122:	6865      	ldr	r5, [r4, #4]
 8008124:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008128:	4299      	cmp	r1, r3
 800812a:	f200 8098 	bhi.w	800825e <UART_SetConfig+0x316>
 800812e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008132:	f200 8096 	bhi.w	8008262 <UART_SetConfig+0x31a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008136:	2600      	movs	r6, #0
 8008138:	4633      	mov	r3, r6
 800813a:	4631      	mov	r1, r6
 800813c:	f7f9 fd0c 	bl	8001b58 <__aeabi_uldivmod>
 8008140:	0209      	lsls	r1, r1, #8
 8008142:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008146:	0200      	lsls	r0, r0, #8
 8008148:	086b      	lsrs	r3, r5, #1
 800814a:	18c0      	adds	r0, r0, r3
 800814c:	462a      	mov	r2, r5
 800814e:	4633      	mov	r3, r6
 8008150:	f141 0100 	adc.w	r1, r1, #0
 8008154:	f7f9 fd00 	bl	8001b58 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008158:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800815c:	4b12      	ldr	r3, [pc, #72]	@ (80081a8 <UART_SetConfig+0x260>)
 800815e:	429a      	cmp	r2, r3
 8008160:	f200 8081 	bhi.w	8008266 <UART_SetConfig+0x31e>
          huart->Instance->BRR = usartdiv;
 8008164:	6823      	ldr	r3, [r4, #0]
 8008166:	60d8      	str	r0, [r3, #12]
 8008168:	4630      	mov	r0, r6
 800816a:	e062      	b.n	8008232 <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetSysClockFreq();
 800816c:	f7fd ff8a 	bl	8006084 <HAL_RCC_GetSysClockFreq>
        break;
 8008170:	e7ce      	b.n	8008110 <UART_SetConfig+0x1c8>
        pclk = (uint32_t) HSI_VALUE;
 8008172:	480e      	ldr	r0, [pc, #56]	@ (80081ac <UART_SetConfig+0x264>)
 8008174:	e7cf      	b.n	8008116 <UART_SetConfig+0x1ce>
    switch (clocksource)
 8008176:	2a08      	cmp	r2, #8
 8008178:	d877      	bhi.n	800826a <UART_SetConfig+0x322>
 800817a:	e8df f002 	tbb	[pc, r2]
 800817e:	3919      	.short	0x3919
 8008180:	763c7605 	.word	0x763c7605
 8008184:	7676      	.short	0x7676
 8008186:	1d          	.byte	0x1d
 8008187:	00          	.byte	0x00
 8008188:	4808      	ldr	r0, [pc, #32]	@ (80081ac <UART_SetConfig+0x264>)
 800818a:	e015      	b.n	80081b8 <UART_SetConfig+0x270>
 800818c:	cfff69f3 	.word	0xcfff69f3
 8008190:	40008000 	.word	0x40008000
 8008194:	40013800 	.word	0x40013800
 8008198:	40004400 	.word	0x40004400
 800819c:	40004800 	.word	0x40004800
 80081a0:	40004c00 	.word	0x40004c00
 80081a4:	0800d06c 	.word	0x0800d06c
 80081a8:	000ffcff 	.word	0x000ffcff
 80081ac:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK1Freq();
 80081b0:	f7fe f8ae 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80081b4:	2800      	cmp	r0, #0
 80081b6:	d05a      	beq.n	800826e <UART_SetConfig+0x326>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081b8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80081ba:	4b32      	ldr	r3, [pc, #200]	@ (8008284 <UART_SetConfig+0x33c>)
 80081bc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80081c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80081c4:	6862      	ldr	r2, [r4, #4]
 80081c6:	0853      	lsrs	r3, r2, #1
 80081c8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80081cc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081d0:	f1a3 0110 	sub.w	r1, r3, #16
 80081d4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80081d8:	4291      	cmp	r1, r2
 80081da:	d84a      	bhi.n	8008272 <UART_SetConfig+0x32a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081dc:	b29a      	uxth	r2, r3
 80081de:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081e2:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80081e6:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80081e8:	6822      	ldr	r2, [r4, #0]
 80081ea:	60d3      	str	r3, [r2, #12]
 80081ec:	2000      	movs	r0, #0
 80081ee:	e020      	b.n	8008232 <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK2Freq();
 80081f0:	f7fe f8a0 	bl	8006334 <HAL_RCC_GetPCLK2Freq>
        break;
 80081f4:	e7de      	b.n	80081b4 <UART_SetConfig+0x26c>
        pclk = HAL_RCC_GetSysClockFreq();
 80081f6:	f7fd ff45 	bl	8006084 <HAL_RCC_GetSysClockFreq>
        break;
 80081fa:	e7db      	b.n	80081b4 <UART_SetConfig+0x26c>
    switch (clocksource)
 80081fc:	4822      	ldr	r0, [pc, #136]	@ (8008288 <UART_SetConfig+0x340>)
 80081fe:	e003      	b.n	8008208 <UART_SetConfig+0x2c0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008200:	f7fe f886 	bl	8006310 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008204:	2800      	cmp	r0, #0
 8008206:	d038      	beq.n	800827a <UART_SetConfig+0x332>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008208:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800820a:	4b1e      	ldr	r3, [pc, #120]	@ (8008284 <UART_SetConfig+0x33c>)
 800820c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008210:	fbb0 f0f3 	udiv	r0, r0, r3
 8008214:	6863      	ldr	r3, [r4, #4]
 8008216:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800821a:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800821e:	f1a0 0210 	sub.w	r2, r0, #16
 8008222:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8008226:	429a      	cmp	r2, r3
 8008228:	d829      	bhi.n	800827e <UART_SetConfig+0x336>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	b280      	uxth	r0, r0
 800822e:	60d8      	str	r0, [r3, #12]
 8008230:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8008232:	2301      	movs	r3, #1
 8008234:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008238:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800823c:	2300      	movs	r3, #0
 800823e:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8008240:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8008242:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8008244:	f7fe f876 	bl	8006334 <HAL_RCC_GetPCLK2Freq>
        break;
 8008248:	e7dc      	b.n	8008204 <UART_SetConfig+0x2bc>
        pclk = HAL_RCC_GetSysClockFreq();
 800824a:	f7fd ff1b 	bl	8006084 <HAL_RCC_GetSysClockFreq>
        break;
 800824e:	e7d9      	b.n	8008204 <UART_SetConfig+0x2bc>
        pclk = (uint32_t) LSE_VALUE;
 8008250:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008254:	e7d8      	b.n	8008208 <UART_SetConfig+0x2c0>
    switch (clocksource)
 8008256:	2001      	movs	r0, #1
 8008258:	e7eb      	b.n	8008232 <UART_SetConfig+0x2ea>
 800825a:	2000      	movs	r0, #0
 800825c:	e7e9      	b.n	8008232 <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 800825e:	2001      	movs	r0, #1
 8008260:	e7e7      	b.n	8008232 <UART_SetConfig+0x2ea>
 8008262:	2001      	movs	r0, #1
 8008264:	e7e5      	b.n	8008232 <UART_SetConfig+0x2ea>
          ret = HAL_ERROR;
 8008266:	2001      	movs	r0, #1
 8008268:	e7e3      	b.n	8008232 <UART_SetConfig+0x2ea>
    switch (clocksource)
 800826a:	2001      	movs	r0, #1
 800826c:	e7e1      	b.n	8008232 <UART_SetConfig+0x2ea>
 800826e:	2000      	movs	r0, #0
 8008270:	e7df      	b.n	8008232 <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 8008272:	2001      	movs	r0, #1
 8008274:	e7dd      	b.n	8008232 <UART_SetConfig+0x2ea>
    switch (clocksource)
 8008276:	2001      	movs	r0, #1
 8008278:	e7db      	b.n	8008232 <UART_SetConfig+0x2ea>
 800827a:	2000      	movs	r0, #0
 800827c:	e7d9      	b.n	8008232 <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 800827e:	2001      	movs	r0, #1
 8008280:	e7d7      	b.n	8008232 <UART_SetConfig+0x2ea>
 8008282:	bf00      	nop
 8008284:	0800d06c 	.word	0x0800d06c
 8008288:	00f42400 	.word	0x00f42400

0800828c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800828c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800828e:	f013 0f08 	tst.w	r3, #8
 8008292:	d006      	beq.n	80082a2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008294:	6802      	ldr	r2, [r0, #0]
 8008296:	6853      	ldr	r3, [r2, #4]
 8008298:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800829c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800829e:	430b      	orrs	r3, r1
 80082a0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082a2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80082a4:	f013 0f01 	tst.w	r3, #1
 80082a8:	d006      	beq.n	80082b8 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082aa:	6802      	ldr	r2, [r0, #0]
 80082ac:	6853      	ldr	r3, [r2, #4]
 80082ae:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80082b2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80082b4:	430b      	orrs	r3, r1
 80082b6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082b8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80082ba:	f013 0f02 	tst.w	r3, #2
 80082be:	d006      	beq.n	80082ce <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082c0:	6802      	ldr	r2, [r0, #0]
 80082c2:	6853      	ldr	r3, [r2, #4]
 80082c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082c8:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80082ca:	430b      	orrs	r3, r1
 80082cc:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082ce:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80082d0:	f013 0f04 	tst.w	r3, #4
 80082d4:	d006      	beq.n	80082e4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082d6:	6802      	ldr	r2, [r0, #0]
 80082d8:	6853      	ldr	r3, [r2, #4]
 80082da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80082de:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80082e0:	430b      	orrs	r3, r1
 80082e2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082e4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80082e6:	f013 0f10 	tst.w	r3, #16
 80082ea:	d006      	beq.n	80082fa <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082ec:	6802      	ldr	r2, [r0, #0]
 80082ee:	6893      	ldr	r3, [r2, #8]
 80082f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082f4:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80082f6:	430b      	orrs	r3, r1
 80082f8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082fa:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80082fc:	f013 0f20 	tst.w	r3, #32
 8008300:	d006      	beq.n	8008310 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008302:	6802      	ldr	r2, [r0, #0]
 8008304:	6893      	ldr	r3, [r2, #8]
 8008306:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800830a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800830c:	430b      	orrs	r3, r1
 800830e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008310:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008312:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008316:	d00a      	beq.n	800832e <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008318:	6802      	ldr	r2, [r0, #0]
 800831a:	6853      	ldr	r3, [r2, #4]
 800831c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008320:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8008322:	430b      	orrs	r3, r1
 8008324:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008326:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008328:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800832c:	d00b      	beq.n	8008346 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800832e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008330:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008334:	d006      	beq.n	8008344 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008336:	6802      	ldr	r2, [r0, #0]
 8008338:	6853      	ldr	r3, [r2, #4]
 800833a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800833e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8008340:	430b      	orrs	r3, r1
 8008342:	6053      	str	r3, [r2, #4]
}
 8008344:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008346:	6802      	ldr	r2, [r0, #0]
 8008348:	6853      	ldr	r3, [r2, #4]
 800834a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800834e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8008350:	430b      	orrs	r3, r1
 8008352:	6053      	str	r3, [r2, #4]
 8008354:	e7eb      	b.n	800832e <UART_AdvFeatureConfig+0xa2>

08008356 <UART_WaitOnFlagUntilTimeout>:
{
 8008356:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800835a:	4605      	mov	r5, r0
 800835c:	460e      	mov	r6, r1
 800835e:	4617      	mov	r7, r2
 8008360:	4699      	mov	r9, r3
 8008362:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008366:	682b      	ldr	r3, [r5, #0]
 8008368:	69dc      	ldr	r4, [r3, #28]
 800836a:	ea36 0404 	bics.w	r4, r6, r4
 800836e:	bf0c      	ite	eq
 8008370:	2401      	moveq	r4, #1
 8008372:	2400      	movne	r4, #0
 8008374:	42bc      	cmp	r4, r7
 8008376:	d136      	bne.n	80083e6 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8008378:	f1b8 3fff 	cmp.w	r8, #4294967295
 800837c:	d0f3      	beq.n	8008366 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800837e:	f7fc f9cf 	bl	8004720 <HAL_GetTick>
 8008382:	eba0 0009 	sub.w	r0, r0, r9
 8008386:	4540      	cmp	r0, r8
 8008388:	d830      	bhi.n	80083ec <UART_WaitOnFlagUntilTimeout+0x96>
 800838a:	f1b8 0f00 	cmp.w	r8, #0
 800838e:	d02f      	beq.n	80083f0 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008390:	682b      	ldr	r3, [r5, #0]
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	f012 0f04 	tst.w	r2, #4
 8008398:	d0e5      	beq.n	8008366 <UART_WaitOnFlagUntilTimeout+0x10>
 800839a:	2e80      	cmp	r6, #128	@ 0x80
 800839c:	d0e3      	beq.n	8008366 <UART_WaitOnFlagUntilTimeout+0x10>
 800839e:	2e40      	cmp	r6, #64	@ 0x40
 80083a0:	d0e1      	beq.n	8008366 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80083a2:	69da      	ldr	r2, [r3, #28]
 80083a4:	f012 0f08 	tst.w	r2, #8
 80083a8:	d111      	bne.n	80083ce <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083aa:	69da      	ldr	r2, [r3, #28]
 80083ac:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80083b0:	d0d9      	beq.n	8008366 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083b6:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7ff f935 	bl	8007628 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083be:	2320      	movs	r3, #32
 80083c0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80083c4:	2300      	movs	r3, #0
 80083c6:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80083ca:	2003      	movs	r0, #3
 80083cc:	e00c      	b.n	80083e8 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083ce:	2408      	movs	r4, #8
 80083d0:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80083d2:	4628      	mov	r0, r5
 80083d4:	f7ff f928 	bl	8007628 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80083d8:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80083dc:	2300      	movs	r3, #0
 80083de:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 80083e2:	2001      	movs	r0, #1
 80083e4:	e000      	b.n	80083e8 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 80083e6:	2000      	movs	r0, #0
}
 80083e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80083ec:	2003      	movs	r0, #3
 80083ee:	e7fb      	b.n	80083e8 <UART_WaitOnFlagUntilTimeout+0x92>
 80083f0:	2003      	movs	r0, #3
 80083f2:	e7f9      	b.n	80083e8 <UART_WaitOnFlagUntilTimeout+0x92>

080083f4 <HAL_UART_Transmit>:
{
 80083f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083f8:	b082      	sub	sp, #8
 80083fa:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80083fc:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8008400:	2b20      	cmp	r3, #32
 8008402:	d15a      	bne.n	80084ba <HAL_UART_Transmit+0xc6>
 8008404:	4604      	mov	r4, r0
 8008406:	460d      	mov	r5, r1
 8008408:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800840a:	2900      	cmp	r1, #0
 800840c:	d059      	beq.n	80084c2 <HAL_UART_Transmit+0xce>
 800840e:	b90a      	cbnz	r2, 8008414 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8008410:	2001      	movs	r0, #1
 8008412:	e053      	b.n	80084bc <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	2300      	movs	r3, #0
 8008416:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800841a:	2321      	movs	r3, #33	@ 0x21
 800841c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8008420:	f7fc f97e 	bl	8004720 <HAL_GetTick>
 8008424:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8008426:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 800842a:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800842e:	68a3      	ldr	r3, [r4, #8]
 8008430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008434:	d002      	beq.n	800843c <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8008436:	f04f 0800 	mov.w	r8, #0
 800843a:	e016      	b.n	800846a <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800843c:	6923      	ldr	r3, [r4, #16]
 800843e:	b343      	cbz	r3, 8008492 <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8008440:	f04f 0800 	mov.w	r8, #0
 8008444:	e011      	b.n	800846a <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8008446:	2320      	movs	r3, #32
 8008448:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 800844c:	2003      	movs	r0, #3
 800844e:	e035      	b.n	80084bc <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008450:	f838 3b02 	ldrh.w	r3, [r8], #2
 8008454:	6822      	ldr	r2, [r4, #0]
 8008456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800845a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800845c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8008460:	b292      	uxth	r2, r2
 8008462:	3a01      	subs	r2, #1
 8008464:	b292      	uxth	r2, r2
 8008466:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800846a:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 800846e:	b29b      	uxth	r3, r3
 8008470:	b193      	cbz	r3, 8008498 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008472:	9600      	str	r6, [sp, #0]
 8008474:	463b      	mov	r3, r7
 8008476:	2200      	movs	r2, #0
 8008478:	2180      	movs	r1, #128	@ 0x80
 800847a:	4620      	mov	r0, r4
 800847c:	f7ff ff6b 	bl	8008356 <UART_WaitOnFlagUntilTimeout>
 8008480:	2800      	cmp	r0, #0
 8008482:	d1e0      	bne.n	8008446 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8008484:	2d00      	cmp	r5, #0
 8008486:	d0e3      	beq.n	8008450 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008488:	f815 2b01 	ldrb.w	r2, [r5], #1
 800848c:	6823      	ldr	r3, [r4, #0]
 800848e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008490:	e7e4      	b.n	800845c <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8008492:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8008494:	2500      	movs	r5, #0
 8008496:	e7e8      	b.n	800846a <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008498:	9600      	str	r6, [sp, #0]
 800849a:	463b      	mov	r3, r7
 800849c:	2200      	movs	r2, #0
 800849e:	2140      	movs	r1, #64	@ 0x40
 80084a0:	4620      	mov	r0, r4
 80084a2:	f7ff ff58 	bl	8008356 <UART_WaitOnFlagUntilTimeout>
 80084a6:	b918      	cbnz	r0, 80084b0 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 80084a8:	2320      	movs	r3, #32
 80084aa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80084ae:	e005      	b.n	80084bc <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 80084b0:	2320      	movs	r3, #32
 80084b2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80084b6:	2003      	movs	r0, #3
 80084b8:	e000      	b.n	80084bc <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 80084ba:	2002      	movs	r0, #2
}
 80084bc:	b002      	add	sp, #8
 80084be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80084c2:	2001      	movs	r0, #1
 80084c4:	e7fa      	b.n	80084bc <HAL_UART_Transmit+0xc8>

080084c6 <UART_CheckIdleState>:
{
 80084c6:	b530      	push	{r4, r5, lr}
 80084c8:	b083      	sub	sp, #12
 80084ca:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084cc:	2300      	movs	r3, #0
 80084ce:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80084d2:	f7fc f925 	bl	8004720 <HAL_GetTick>
 80084d6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084d8:	6822      	ldr	r2, [r4, #0]
 80084da:	6812      	ldr	r2, [r2, #0]
 80084dc:	f012 0f08 	tst.w	r2, #8
 80084e0:	d110      	bne.n	8008504 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084e2:	6823      	ldr	r3, [r4, #0]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f013 0f04 	tst.w	r3, #4
 80084ea:	d128      	bne.n	800853e <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80084ec:	2320      	movs	r3, #32
 80084ee:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80084f2:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084f6:	2000      	movs	r0, #0
 80084f8:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084fa:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 80084fc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008500:	b003      	add	sp, #12
 8008502:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008504:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008508:	9300      	str	r3, [sp, #0]
 800850a:	4603      	mov	r3, r0
 800850c:	2200      	movs	r2, #0
 800850e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008512:	4620      	mov	r0, r4
 8008514:	f7ff ff1f 	bl	8008356 <UART_WaitOnFlagUntilTimeout>
 8008518:	2800      	cmp	r0, #0
 800851a:	d0e2      	beq.n	80084e2 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800851c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851e:	e852 3f00 	ldrex	r3, [r2]
 8008522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008526:	e842 3100 	strex	r1, r3, [r2]
 800852a:	2900      	cmp	r1, #0
 800852c:	d1f6      	bne.n	800851c <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800852e:	2320      	movs	r3, #32
 8008530:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8008534:	2300      	movs	r3, #0
 8008536:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800853a:	2003      	movs	r0, #3
 800853c:	e7e0      	b.n	8008500 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800853e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	462b      	mov	r3, r5
 8008546:	2200      	movs	r2, #0
 8008548:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800854c:	4620      	mov	r0, r4
 800854e:	f7ff ff02 	bl	8008356 <UART_WaitOnFlagUntilTimeout>
 8008552:	2800      	cmp	r0, #0
 8008554:	d0ca      	beq.n	80084ec <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008556:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008558:	e852 3f00 	ldrex	r3, [r2]
 800855c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008560:	e842 3100 	strex	r1, r3, [r2]
 8008564:	2900      	cmp	r1, #0
 8008566:	d1f6      	bne.n	8008556 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008568:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856a:	f102 0308 	add.w	r3, r2, #8
 800856e:	e853 3f00 	ldrex	r3, [r3]
 8008572:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008576:	3208      	adds	r2, #8
 8008578:	e842 3100 	strex	r1, r3, [r2]
 800857c:	2900      	cmp	r1, #0
 800857e:	d1f3      	bne.n	8008568 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8008580:	2320      	movs	r3, #32
 8008582:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8008586:	2300      	movs	r3, #0
 8008588:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800858c:	2003      	movs	r0, #3
 800858e:	e7b7      	b.n	8008500 <UART_CheckIdleState+0x3a>

08008590 <HAL_UART_Init>:
  if (huart == NULL)
 8008590:	b378      	cbz	r0, 80085f2 <HAL_UART_Init+0x62>
{
 8008592:	b510      	push	{r4, lr}
 8008594:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8008596:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800859a:	b30b      	cbz	r3, 80085e0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800859c:	2324      	movs	r3, #36	@ 0x24
 800859e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80085a2:	6822      	ldr	r2, [r4, #0]
 80085a4:	6813      	ldr	r3, [r2, #0]
 80085a6:	f023 0301 	bic.w	r3, r3, #1
 80085aa:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085ac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80085ae:	b9e3      	cbnz	r3, 80085ea <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085b0:	4620      	mov	r0, r4
 80085b2:	f7ff fcc9 	bl	8007f48 <UART_SetConfig>
 80085b6:	2801      	cmp	r0, #1
 80085b8:	d011      	beq.n	80085de <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085ba:	6822      	ldr	r2, [r4, #0]
 80085bc:	6853      	ldr	r3, [r2, #4]
 80085be:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80085c2:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085c4:	6822      	ldr	r2, [r4, #0]
 80085c6:	6893      	ldr	r3, [r2, #8]
 80085c8:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80085cc:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80085ce:	6822      	ldr	r2, [r4, #0]
 80085d0:	6813      	ldr	r3, [r2, #0]
 80085d2:	f043 0301 	orr.w	r3, r3, #1
 80085d6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80085d8:	4620      	mov	r0, r4
 80085da:	f7ff ff74 	bl	80084c6 <UART_CheckIdleState>
}
 80085de:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80085e0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80085e4:	f7fb fb4a 	bl	8003c7c <HAL_UART_MspInit>
 80085e8:	e7d8      	b.n	800859c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80085ea:	4620      	mov	r0, r4
 80085ec:	f7ff fe4e 	bl	800828c <UART_AdvFeatureConfig>
 80085f0:	e7de      	b.n	80085b0 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80085f2:	2001      	movs	r0, #1
}
 80085f4:	4770      	bx	lr
	...

080085f8 <UART_Start_Receive_IT>:
{
 80085f8:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 80085fa:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80085fc:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008600:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008604:	2300      	movs	r3, #0
 8008606:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8008608:	6883      	ldr	r3, [r0, #8]
 800860a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800860e:	d006      	beq.n	800861e <UART_Start_Receive_IT+0x26>
 8008610:	b9a3      	cbnz	r3, 800863c <UART_Start_Receive_IT+0x44>
 8008612:	6903      	ldr	r3, [r0, #16]
 8008614:	b973      	cbnz	r3, 8008634 <UART_Start_Receive_IT+0x3c>
 8008616:	23ff      	movs	r3, #255	@ 0xff
 8008618:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800861c:	e014      	b.n	8008648 <UART_Start_Receive_IT+0x50>
 800861e:	6903      	ldr	r3, [r0, #16]
 8008620:	b923      	cbnz	r3, 800862c <UART_Start_Receive_IT+0x34>
 8008622:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8008626:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800862a:	e00d      	b.n	8008648 <UART_Start_Receive_IT+0x50>
 800862c:	23ff      	movs	r3, #255	@ 0xff
 800862e:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8008632:	e009      	b.n	8008648 <UART_Start_Receive_IT+0x50>
 8008634:	237f      	movs	r3, #127	@ 0x7f
 8008636:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800863a:	e005      	b.n	8008648 <UART_Start_Receive_IT+0x50>
 800863c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008640:	d02e      	beq.n	80086a0 <UART_Start_Receive_IT+0xa8>
 8008642:	2300      	movs	r3, #0
 8008644:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008648:	2300      	movs	r3, #0
 800864a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800864e:	2322      	movs	r3, #34	@ 0x22
 8008650:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008654:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008656:	f101 0308 	add.w	r3, r1, #8
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008662:	3108      	adds	r1, #8
 8008664:	e841 3400 	strex	r4, r3, [r1]
 8008668:	2c00      	cmp	r4, #0
 800866a:	d1f3      	bne.n	8008654 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800866c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800866e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008672:	d01f      	beq.n	80086b4 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008674:	6883      	ldr	r3, [r0, #8]
 8008676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800867a:	d043      	beq.n	8008704 <UART_Start_Receive_IT+0x10c>
      huart->RxISR = UART_RxISR_8BIT;
 800867c:	4b29      	ldr	r3, [pc, #164]	@ (8008724 <UART_Start_Receive_IT+0x12c>)
 800867e:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008680:	6903      	ldr	r3, [r0, #16]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d044      	beq.n	8008710 <UART_Start_Receive_IT+0x118>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008686:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008688:	e852 3f00 	ldrex	r3, [r2]
 800868c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008690:	e842 3100 	strex	r1, r3, [r2]
 8008694:	2900      	cmp	r1, #0
 8008696:	d1f6      	bne.n	8008686 <UART_Start_Receive_IT+0x8e>
}
 8008698:	2000      	movs	r0, #0
 800869a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800869e:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80086a0:	6903      	ldr	r3, [r0, #16]
 80086a2:	b91b      	cbnz	r3, 80086ac <UART_Start_Receive_IT+0xb4>
 80086a4:	237f      	movs	r3, #127	@ 0x7f
 80086a6:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80086aa:	e7cd      	b.n	8008648 <UART_Start_Receive_IT+0x50>
 80086ac:	233f      	movs	r3, #63	@ 0x3f
 80086ae:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80086b2:	e7c9      	b.n	8008648 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80086b4:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d8db      	bhi.n	8008674 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086bc:	6883      	ldr	r3, [r0, #8]
 80086be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086c2:	d019      	beq.n	80086f8 <UART_Start_Receive_IT+0x100>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80086c4:	4b18      	ldr	r3, [pc, #96]	@ (8008728 <UART_Start_Receive_IT+0x130>)
 80086c6:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80086c8:	6903      	ldr	r3, [r0, #16]
 80086ca:	b143      	cbz	r3, 80086de <UART_Start_Receive_IT+0xe6>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086cc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ce:	e852 3f00 	ldrex	r3, [r2]
 80086d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d6:	e842 3100 	strex	r1, r3, [r2]
 80086da:	2900      	cmp	r1, #0
 80086dc:	d1f6      	bne.n	80086cc <UART_Start_Receive_IT+0xd4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80086de:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e0:	f102 0308 	add.w	r3, r2, #8
 80086e4:	e853 3f00 	ldrex	r3, [r3]
 80086e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ec:	3208      	adds	r2, #8
 80086ee:	e842 3100 	strex	r1, r3, [r2]
 80086f2:	2900      	cmp	r1, #0
 80086f4:	d1f3      	bne.n	80086de <UART_Start_Receive_IT+0xe6>
 80086f6:	e7cf      	b.n	8008698 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086f8:	6903      	ldr	r3, [r0, #16]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1e2      	bne.n	80086c4 <UART_Start_Receive_IT+0xcc>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80086fe:	4b0b      	ldr	r3, [pc, #44]	@ (800872c <UART_Start_Receive_IT+0x134>)
 8008700:	6743      	str	r3, [r0, #116]	@ 0x74
 8008702:	e7e1      	b.n	80086c8 <UART_Start_Receive_IT+0xd0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008704:	6903      	ldr	r3, [r0, #16]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1b8      	bne.n	800867c <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 800870a:	4b09      	ldr	r3, [pc, #36]	@ (8008730 <UART_Start_Receive_IT+0x138>)
 800870c:	6743      	str	r3, [r0, #116]	@ 0x74
 800870e:	e7b7      	b.n	8008680 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008710:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008712:	e852 3f00 	ldrex	r3, [r2]
 8008716:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	e842 3100 	strex	r1, r3, [r2]
 800871e:	2900      	cmp	r1, #0
 8008720:	d1f6      	bne.n	8008710 <UART_Start_Receive_IT+0x118>
 8008722:	e7b9      	b.n	8008698 <UART_Start_Receive_IT+0xa0>
 8008724:	08007a01 	.word	0x08007a01
 8008728:	08007bb5 	.word	0x08007bb5
 800872c:	08007d81 	.word	0x08007d81
 8008730:	08007add 	.word	0x08007add

08008734 <HAL_UART_Receive_IT>:
{
 8008734:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8008736:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800873a:	2b20      	cmp	r3, #32
 800873c:	d117      	bne.n	800876e <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 800873e:	b1c1      	cbz	r1, 8008772 <HAL_UART_Receive_IT+0x3e>
 8008740:	b1ca      	cbz	r2, 8008776 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008742:	2300      	movs	r3, #0
 8008744:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008746:	6803      	ldr	r3, [r0, #0]
 8008748:	4c0c      	ldr	r4, [pc, #48]	@ (800877c <HAL_UART_Receive_IT+0x48>)
 800874a:	42a3      	cmp	r3, r4
 800874c:	d00c      	beq.n	8008768 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8008754:	d008      	beq.n	8008768 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008756:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008758:	e854 3f00 	ldrex	r3, [r4]
 800875c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008760:	e844 3500 	strex	r5, r3, [r4]
 8008764:	2d00      	cmp	r5, #0
 8008766:	d1f6      	bne.n	8008756 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008768:	f7ff ff46 	bl	80085f8 <UART_Start_Receive_IT>
 800876c:	e000      	b.n	8008770 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 800876e:	2002      	movs	r0, #2
}
 8008770:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8008772:	2001      	movs	r0, #1
 8008774:	e7fc      	b.n	8008770 <HAL_UART_Receive_IT+0x3c>
 8008776:	2001      	movs	r0, #1
 8008778:	e7fa      	b.n	8008770 <HAL_UART_Receive_IT+0x3c>
 800877a:	bf00      	nop
 800877c:	40008000 	.word	0x40008000

08008780 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008780:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8008782:	b92b      	cbnz	r3, 8008790 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8008784:	2301      	movs	r3, #1
 8008786:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800878a:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 800878e:	4770      	bx	lr
{
 8008790:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008792:	6803      	ldr	r3, [r0, #0]
 8008794:	689a      	ldr	r2, [r3, #8]
 8008796:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800879a:	6899      	ldr	r1, [r3, #8]
 800879c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800879e:	4d09      	ldr	r5, [pc, #36]	@ (80087c4 <UARTEx_SetNbDataToProcess+0x44>)
 80087a0:	5c6b      	ldrb	r3, [r5, r1]
 80087a2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80087a4:	4c08      	ldr	r4, [pc, #32]	@ (80087c8 <UARTEx_SetNbDataToProcess+0x48>)
 80087a6:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80087a8:	fb93 f3f1 	sdiv	r3, r3, r1
 80087ac:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80087b0:	5cab      	ldrb	r3, [r5, r2]
 80087b2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80087b4:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80087b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80087ba:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 80087be:	bc30      	pop	{r4, r5}
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	0800d08c 	.word	0x0800d08c
 80087c8:	0800d084 	.word	0x0800d084

080087cc <HAL_UARTEx_WakeupCallback>:
}
 80087cc:	4770      	bx	lr

080087ce <HAL_UARTEx_RxFifoFullCallback>:
}
 80087ce:	4770      	bx	lr

080087d0 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 80087d0:	4770      	bx	lr

080087d2 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80087d2:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d018      	beq.n	800880c <HAL_UARTEx_DisableFifoMode+0x3a>
 80087da:	2301      	movs	r3, #1
 80087dc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80087e0:	2324      	movs	r3, #36	@ 0x24
 80087e2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087e6:	6803      	ldr	r3, [r0, #0]
 80087e8:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80087ea:	6819      	ldr	r1, [r3, #0]
 80087ec:	f021 0101 	bic.w	r1, r1, #1
 80087f0:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80087f2:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80087f6:	2300      	movs	r3, #0
 80087f8:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087fa:	6801      	ldr	r1, [r0, #0]
 80087fc:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80087fe:	2220      	movs	r2, #32
 8008800:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008804:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8008808:	4618      	mov	r0, r3
 800880a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800880c:	2002      	movs	r0, #2
}
 800880e:	4770      	bx	lr

08008810 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8008810:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008812:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008816:	2b01      	cmp	r3, #1
 8008818:	d01d      	beq.n	8008856 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800881a:	4604      	mov	r4, r0
 800881c:	2301      	movs	r3, #1
 800881e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008822:	2324      	movs	r3, #36	@ 0x24
 8008824:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008828:	6803      	ldr	r3, [r0, #0]
 800882a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	f022 0201 	bic.w	r2, r2, #1
 8008832:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008834:	6802      	ldr	r2, [r0, #0]
 8008836:	6893      	ldr	r3, [r2, #8]
 8008838:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800883c:	4319      	orrs	r1, r3
 800883e:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008840:	f7ff ff9e 	bl	8008780 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008848:	2320      	movs	r3, #32
 800884a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800884e:	2000      	movs	r0, #0
 8008850:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008854:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008856:	2002      	movs	r0, #2
 8008858:	e7fc      	b.n	8008854 <HAL_UARTEx_SetTxFifoThreshold+0x44>

0800885a <HAL_UARTEx_SetRxFifoThreshold>:
{
 800885a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800885c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008860:	2b01      	cmp	r3, #1
 8008862:	d01d      	beq.n	80088a0 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8008864:	4604      	mov	r4, r0
 8008866:	2301      	movs	r3, #1
 8008868:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800886c:	2324      	movs	r3, #36	@ 0x24
 800886e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008872:	6803      	ldr	r3, [r0, #0]
 8008874:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	f022 0201 	bic.w	r2, r2, #1
 800887c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800887e:	6802      	ldr	r2, [r0, #0]
 8008880:	6893      	ldr	r3, [r2, #8]
 8008882:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8008886:	4319      	orrs	r1, r3
 8008888:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800888a:	f7ff ff79 	bl	8008780 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800888e:	6823      	ldr	r3, [r4, #0]
 8008890:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008892:	2320      	movs	r3, #32
 8008894:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008898:	2000      	movs	r0, #0
 800889a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800889e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80088a0:	2002      	movs	r0, #2
 80088a2:	e7fc      	b.n	800889e <HAL_UARTEx_SetRxFifoThreshold+0x44>

080088a4 <__assert_func>:
 80088a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088a6:	4614      	mov	r4, r2
 80088a8:	461a      	mov	r2, r3
 80088aa:	4b09      	ldr	r3, [pc, #36]	@ (80088d0 <__assert_func+0x2c>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4605      	mov	r5, r0
 80088b0:	68d8      	ldr	r0, [r3, #12]
 80088b2:	b954      	cbnz	r4, 80088ca <__assert_func+0x26>
 80088b4:	4b07      	ldr	r3, [pc, #28]	@ (80088d4 <__assert_func+0x30>)
 80088b6:	461c      	mov	r4, r3
 80088b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088bc:	9100      	str	r1, [sp, #0]
 80088be:	462b      	mov	r3, r5
 80088c0:	4905      	ldr	r1, [pc, #20]	@ (80088d8 <__assert_func+0x34>)
 80088c2:	f000 fdbf 	bl	8009444 <fiprintf>
 80088c6:	f001 f898 	bl	80099fa <abort>
 80088ca:	4b04      	ldr	r3, [pc, #16]	@ (80088dc <__assert_func+0x38>)
 80088cc:	e7f4      	b.n	80088b8 <__assert_func+0x14>
 80088ce:	bf00      	nop
 80088d0:	20000024 	.word	0x20000024
 80088d4:	0800d0cf 	.word	0x0800d0cf
 80088d8:	0800d0a1 	.word	0x0800d0a1
 80088dc:	0800d094 	.word	0x0800d094

080088e0 <malloc>:
 80088e0:	4b02      	ldr	r3, [pc, #8]	@ (80088ec <malloc+0xc>)
 80088e2:	4601      	mov	r1, r0
 80088e4:	6818      	ldr	r0, [r3, #0]
 80088e6:	f000 b825 	b.w	8008934 <_malloc_r>
 80088ea:	bf00      	nop
 80088ec:	20000024 	.word	0x20000024

080088f0 <sbrk_aligned>:
 80088f0:	b570      	push	{r4, r5, r6, lr}
 80088f2:	4e0f      	ldr	r6, [pc, #60]	@ (8008930 <sbrk_aligned+0x40>)
 80088f4:	460c      	mov	r4, r1
 80088f6:	6831      	ldr	r1, [r6, #0]
 80088f8:	4605      	mov	r5, r0
 80088fa:	b911      	cbnz	r1, 8008902 <sbrk_aligned+0x12>
 80088fc:	f001 f82e 	bl	800995c <_sbrk_r>
 8008900:	6030      	str	r0, [r6, #0]
 8008902:	4621      	mov	r1, r4
 8008904:	4628      	mov	r0, r5
 8008906:	f001 f829 	bl	800995c <_sbrk_r>
 800890a:	1c43      	adds	r3, r0, #1
 800890c:	d103      	bne.n	8008916 <sbrk_aligned+0x26>
 800890e:	f04f 34ff 	mov.w	r4, #4294967295
 8008912:	4620      	mov	r0, r4
 8008914:	bd70      	pop	{r4, r5, r6, pc}
 8008916:	1cc4      	adds	r4, r0, #3
 8008918:	f024 0403 	bic.w	r4, r4, #3
 800891c:	42a0      	cmp	r0, r4
 800891e:	d0f8      	beq.n	8008912 <sbrk_aligned+0x22>
 8008920:	1a21      	subs	r1, r4, r0
 8008922:	4628      	mov	r0, r5
 8008924:	f001 f81a 	bl	800995c <_sbrk_r>
 8008928:	3001      	adds	r0, #1
 800892a:	d1f2      	bne.n	8008912 <sbrk_aligned+0x22>
 800892c:	e7ef      	b.n	800890e <sbrk_aligned+0x1e>
 800892e:	bf00      	nop
 8008930:	20000988 	.word	0x20000988

08008934 <_malloc_r>:
 8008934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008938:	1ccd      	adds	r5, r1, #3
 800893a:	f025 0503 	bic.w	r5, r5, #3
 800893e:	3508      	adds	r5, #8
 8008940:	2d0c      	cmp	r5, #12
 8008942:	bf38      	it	cc
 8008944:	250c      	movcc	r5, #12
 8008946:	2d00      	cmp	r5, #0
 8008948:	4606      	mov	r6, r0
 800894a:	db01      	blt.n	8008950 <_malloc_r+0x1c>
 800894c:	42a9      	cmp	r1, r5
 800894e:	d904      	bls.n	800895a <_malloc_r+0x26>
 8008950:	230c      	movs	r3, #12
 8008952:	6033      	str	r3, [r6, #0]
 8008954:	2000      	movs	r0, #0
 8008956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800895a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a30 <_malloc_r+0xfc>
 800895e:	f000 f869 	bl	8008a34 <__malloc_lock>
 8008962:	f8d8 3000 	ldr.w	r3, [r8]
 8008966:	461c      	mov	r4, r3
 8008968:	bb44      	cbnz	r4, 80089bc <_malloc_r+0x88>
 800896a:	4629      	mov	r1, r5
 800896c:	4630      	mov	r0, r6
 800896e:	f7ff ffbf 	bl	80088f0 <sbrk_aligned>
 8008972:	1c43      	adds	r3, r0, #1
 8008974:	4604      	mov	r4, r0
 8008976:	d158      	bne.n	8008a2a <_malloc_r+0xf6>
 8008978:	f8d8 4000 	ldr.w	r4, [r8]
 800897c:	4627      	mov	r7, r4
 800897e:	2f00      	cmp	r7, #0
 8008980:	d143      	bne.n	8008a0a <_malloc_r+0xd6>
 8008982:	2c00      	cmp	r4, #0
 8008984:	d04b      	beq.n	8008a1e <_malloc_r+0xea>
 8008986:	6823      	ldr	r3, [r4, #0]
 8008988:	4639      	mov	r1, r7
 800898a:	4630      	mov	r0, r6
 800898c:	eb04 0903 	add.w	r9, r4, r3
 8008990:	f000 ffe4 	bl	800995c <_sbrk_r>
 8008994:	4581      	cmp	r9, r0
 8008996:	d142      	bne.n	8008a1e <_malloc_r+0xea>
 8008998:	6821      	ldr	r1, [r4, #0]
 800899a:	1a6d      	subs	r5, r5, r1
 800899c:	4629      	mov	r1, r5
 800899e:	4630      	mov	r0, r6
 80089a0:	f7ff ffa6 	bl	80088f0 <sbrk_aligned>
 80089a4:	3001      	adds	r0, #1
 80089a6:	d03a      	beq.n	8008a1e <_malloc_r+0xea>
 80089a8:	6823      	ldr	r3, [r4, #0]
 80089aa:	442b      	add	r3, r5
 80089ac:	6023      	str	r3, [r4, #0]
 80089ae:	f8d8 3000 	ldr.w	r3, [r8]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	bb62      	cbnz	r2, 8008a10 <_malloc_r+0xdc>
 80089b6:	f8c8 7000 	str.w	r7, [r8]
 80089ba:	e00f      	b.n	80089dc <_malloc_r+0xa8>
 80089bc:	6822      	ldr	r2, [r4, #0]
 80089be:	1b52      	subs	r2, r2, r5
 80089c0:	d420      	bmi.n	8008a04 <_malloc_r+0xd0>
 80089c2:	2a0b      	cmp	r2, #11
 80089c4:	d917      	bls.n	80089f6 <_malloc_r+0xc2>
 80089c6:	1961      	adds	r1, r4, r5
 80089c8:	42a3      	cmp	r3, r4
 80089ca:	6025      	str	r5, [r4, #0]
 80089cc:	bf18      	it	ne
 80089ce:	6059      	strne	r1, [r3, #4]
 80089d0:	6863      	ldr	r3, [r4, #4]
 80089d2:	bf08      	it	eq
 80089d4:	f8c8 1000 	streq.w	r1, [r8]
 80089d8:	5162      	str	r2, [r4, r5]
 80089da:	604b      	str	r3, [r1, #4]
 80089dc:	4630      	mov	r0, r6
 80089de:	f000 f82f 	bl	8008a40 <__malloc_unlock>
 80089e2:	f104 000b 	add.w	r0, r4, #11
 80089e6:	1d23      	adds	r3, r4, #4
 80089e8:	f020 0007 	bic.w	r0, r0, #7
 80089ec:	1ac2      	subs	r2, r0, r3
 80089ee:	bf1c      	itt	ne
 80089f0:	1a1b      	subne	r3, r3, r0
 80089f2:	50a3      	strne	r3, [r4, r2]
 80089f4:	e7af      	b.n	8008956 <_malloc_r+0x22>
 80089f6:	6862      	ldr	r2, [r4, #4]
 80089f8:	42a3      	cmp	r3, r4
 80089fa:	bf0c      	ite	eq
 80089fc:	f8c8 2000 	streq.w	r2, [r8]
 8008a00:	605a      	strne	r2, [r3, #4]
 8008a02:	e7eb      	b.n	80089dc <_malloc_r+0xa8>
 8008a04:	4623      	mov	r3, r4
 8008a06:	6864      	ldr	r4, [r4, #4]
 8008a08:	e7ae      	b.n	8008968 <_malloc_r+0x34>
 8008a0a:	463c      	mov	r4, r7
 8008a0c:	687f      	ldr	r7, [r7, #4]
 8008a0e:	e7b6      	b.n	800897e <_malloc_r+0x4a>
 8008a10:	461a      	mov	r2, r3
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	42a3      	cmp	r3, r4
 8008a16:	d1fb      	bne.n	8008a10 <_malloc_r+0xdc>
 8008a18:	2300      	movs	r3, #0
 8008a1a:	6053      	str	r3, [r2, #4]
 8008a1c:	e7de      	b.n	80089dc <_malloc_r+0xa8>
 8008a1e:	230c      	movs	r3, #12
 8008a20:	6033      	str	r3, [r6, #0]
 8008a22:	4630      	mov	r0, r6
 8008a24:	f000 f80c 	bl	8008a40 <__malloc_unlock>
 8008a28:	e794      	b.n	8008954 <_malloc_r+0x20>
 8008a2a:	6005      	str	r5, [r0, #0]
 8008a2c:	e7d6      	b.n	80089dc <_malloc_r+0xa8>
 8008a2e:	bf00      	nop
 8008a30:	2000098c 	.word	0x2000098c

08008a34 <__malloc_lock>:
 8008a34:	4801      	ldr	r0, [pc, #4]	@ (8008a3c <__malloc_lock+0x8>)
 8008a36:	f000 bfde 	b.w	80099f6 <__retarget_lock_acquire_recursive>
 8008a3a:	bf00      	nop
 8008a3c:	20000ad0 	.word	0x20000ad0

08008a40 <__malloc_unlock>:
 8008a40:	4801      	ldr	r0, [pc, #4]	@ (8008a48 <__malloc_unlock+0x8>)
 8008a42:	f000 bfd9 	b.w	80099f8 <__retarget_lock_release_recursive>
 8008a46:	bf00      	nop
 8008a48:	20000ad0 	.word	0x20000ad0

08008a4c <__cvt>:
 8008a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a50:	ec57 6b10 	vmov	r6, r7, d0
 8008a54:	2f00      	cmp	r7, #0
 8008a56:	460c      	mov	r4, r1
 8008a58:	4619      	mov	r1, r3
 8008a5a:	463b      	mov	r3, r7
 8008a5c:	bfbb      	ittet	lt
 8008a5e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008a62:	461f      	movlt	r7, r3
 8008a64:	2300      	movge	r3, #0
 8008a66:	232d      	movlt	r3, #45	@ 0x2d
 8008a68:	700b      	strb	r3, [r1, #0]
 8008a6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a6c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008a70:	4691      	mov	r9, r2
 8008a72:	f023 0820 	bic.w	r8, r3, #32
 8008a76:	bfbc      	itt	lt
 8008a78:	4632      	movlt	r2, r6
 8008a7a:	4616      	movlt	r6, r2
 8008a7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a80:	d005      	beq.n	8008a8e <__cvt+0x42>
 8008a82:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008a86:	d100      	bne.n	8008a8a <__cvt+0x3e>
 8008a88:	3401      	adds	r4, #1
 8008a8a:	2102      	movs	r1, #2
 8008a8c:	e000      	b.n	8008a90 <__cvt+0x44>
 8008a8e:	2103      	movs	r1, #3
 8008a90:	ab03      	add	r3, sp, #12
 8008a92:	9301      	str	r3, [sp, #4]
 8008a94:	ab02      	add	r3, sp, #8
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	ec47 6b10 	vmov	d0, r6, r7
 8008a9c:	4653      	mov	r3, sl
 8008a9e:	4622      	mov	r2, r4
 8008aa0:	f001 f83a 	bl	8009b18 <_dtoa_r>
 8008aa4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008aa8:	4605      	mov	r5, r0
 8008aaa:	d119      	bne.n	8008ae0 <__cvt+0x94>
 8008aac:	f019 0f01 	tst.w	r9, #1
 8008ab0:	d00e      	beq.n	8008ad0 <__cvt+0x84>
 8008ab2:	eb00 0904 	add.w	r9, r0, r4
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	2300      	movs	r3, #0
 8008aba:	4630      	mov	r0, r6
 8008abc:	4639      	mov	r1, r7
 8008abe:	f7f8 ff3b 	bl	8001938 <__aeabi_dcmpeq>
 8008ac2:	b108      	cbz	r0, 8008ac8 <__cvt+0x7c>
 8008ac4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ac8:	2230      	movs	r2, #48	@ 0x30
 8008aca:	9b03      	ldr	r3, [sp, #12]
 8008acc:	454b      	cmp	r3, r9
 8008ace:	d31e      	bcc.n	8008b0e <__cvt+0xc2>
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ad4:	1b5b      	subs	r3, r3, r5
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	6013      	str	r3, [r2, #0]
 8008ada:	b004      	add	sp, #16
 8008adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ae4:	eb00 0904 	add.w	r9, r0, r4
 8008ae8:	d1e5      	bne.n	8008ab6 <__cvt+0x6a>
 8008aea:	7803      	ldrb	r3, [r0, #0]
 8008aec:	2b30      	cmp	r3, #48	@ 0x30
 8008aee:	d10a      	bne.n	8008b06 <__cvt+0xba>
 8008af0:	2200      	movs	r2, #0
 8008af2:	2300      	movs	r3, #0
 8008af4:	4630      	mov	r0, r6
 8008af6:	4639      	mov	r1, r7
 8008af8:	f7f8 ff1e 	bl	8001938 <__aeabi_dcmpeq>
 8008afc:	b918      	cbnz	r0, 8008b06 <__cvt+0xba>
 8008afe:	f1c4 0401 	rsb	r4, r4, #1
 8008b02:	f8ca 4000 	str.w	r4, [sl]
 8008b06:	f8da 3000 	ldr.w	r3, [sl]
 8008b0a:	4499      	add	r9, r3
 8008b0c:	e7d3      	b.n	8008ab6 <__cvt+0x6a>
 8008b0e:	1c59      	adds	r1, r3, #1
 8008b10:	9103      	str	r1, [sp, #12]
 8008b12:	701a      	strb	r2, [r3, #0]
 8008b14:	e7d9      	b.n	8008aca <__cvt+0x7e>

08008b16 <__exponent>:
 8008b16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b18:	2900      	cmp	r1, #0
 8008b1a:	bfba      	itte	lt
 8008b1c:	4249      	neglt	r1, r1
 8008b1e:	232d      	movlt	r3, #45	@ 0x2d
 8008b20:	232b      	movge	r3, #43	@ 0x2b
 8008b22:	2909      	cmp	r1, #9
 8008b24:	7002      	strb	r2, [r0, #0]
 8008b26:	7043      	strb	r3, [r0, #1]
 8008b28:	dd29      	ble.n	8008b7e <__exponent+0x68>
 8008b2a:	f10d 0307 	add.w	r3, sp, #7
 8008b2e:	461d      	mov	r5, r3
 8008b30:	270a      	movs	r7, #10
 8008b32:	461a      	mov	r2, r3
 8008b34:	fbb1 f6f7 	udiv	r6, r1, r7
 8008b38:	fb07 1416 	mls	r4, r7, r6, r1
 8008b3c:	3430      	adds	r4, #48	@ 0x30
 8008b3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008b42:	460c      	mov	r4, r1
 8008b44:	2c63      	cmp	r4, #99	@ 0x63
 8008b46:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b4a:	4631      	mov	r1, r6
 8008b4c:	dcf1      	bgt.n	8008b32 <__exponent+0x1c>
 8008b4e:	3130      	adds	r1, #48	@ 0x30
 8008b50:	1e94      	subs	r4, r2, #2
 8008b52:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b56:	1c41      	adds	r1, r0, #1
 8008b58:	4623      	mov	r3, r4
 8008b5a:	42ab      	cmp	r3, r5
 8008b5c:	d30a      	bcc.n	8008b74 <__exponent+0x5e>
 8008b5e:	f10d 0309 	add.w	r3, sp, #9
 8008b62:	1a9b      	subs	r3, r3, r2
 8008b64:	42ac      	cmp	r4, r5
 8008b66:	bf88      	it	hi
 8008b68:	2300      	movhi	r3, #0
 8008b6a:	3302      	adds	r3, #2
 8008b6c:	4403      	add	r3, r0
 8008b6e:	1a18      	subs	r0, r3, r0
 8008b70:	b003      	add	sp, #12
 8008b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b74:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008b78:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008b7c:	e7ed      	b.n	8008b5a <__exponent+0x44>
 8008b7e:	2330      	movs	r3, #48	@ 0x30
 8008b80:	3130      	adds	r1, #48	@ 0x30
 8008b82:	7083      	strb	r3, [r0, #2]
 8008b84:	70c1      	strb	r1, [r0, #3]
 8008b86:	1d03      	adds	r3, r0, #4
 8008b88:	e7f1      	b.n	8008b6e <__exponent+0x58>
	...

08008b8c <_printf_float>:
 8008b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b90:	b08d      	sub	sp, #52	@ 0x34
 8008b92:	460c      	mov	r4, r1
 8008b94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008b98:	4616      	mov	r6, r2
 8008b9a:	461f      	mov	r7, r3
 8008b9c:	4605      	mov	r5, r0
 8008b9e:	f000 fea5 	bl	80098ec <_localeconv_r>
 8008ba2:	6803      	ldr	r3, [r0, #0]
 8008ba4:	9304      	str	r3, [sp, #16]
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7f8 fa9a 	bl	80010e0 <strlen>
 8008bac:	2300      	movs	r3, #0
 8008bae:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bb0:	f8d8 3000 	ldr.w	r3, [r8]
 8008bb4:	9005      	str	r0, [sp, #20]
 8008bb6:	3307      	adds	r3, #7
 8008bb8:	f023 0307 	bic.w	r3, r3, #7
 8008bbc:	f103 0208 	add.w	r2, r3, #8
 8008bc0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008bc4:	f8d4 b000 	ldr.w	fp, [r4]
 8008bc8:	f8c8 2000 	str.w	r2, [r8]
 8008bcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008bd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008bd4:	9307      	str	r3, [sp, #28]
 8008bd6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008bda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008bde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008be2:	4b9c      	ldr	r3, [pc, #624]	@ (8008e54 <_printf_float+0x2c8>)
 8008be4:	f04f 32ff 	mov.w	r2, #4294967295
 8008be8:	f7f8 fed8 	bl	800199c <__aeabi_dcmpun>
 8008bec:	bb70      	cbnz	r0, 8008c4c <_printf_float+0xc0>
 8008bee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bf2:	4b98      	ldr	r3, [pc, #608]	@ (8008e54 <_printf_float+0x2c8>)
 8008bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bf8:	f7f8 feb2 	bl	8001960 <__aeabi_dcmple>
 8008bfc:	bb30      	cbnz	r0, 8008c4c <_printf_float+0xc0>
 8008bfe:	2200      	movs	r2, #0
 8008c00:	2300      	movs	r3, #0
 8008c02:	4640      	mov	r0, r8
 8008c04:	4649      	mov	r1, r9
 8008c06:	f7f8 fea1 	bl	800194c <__aeabi_dcmplt>
 8008c0a:	b110      	cbz	r0, 8008c12 <_printf_float+0x86>
 8008c0c:	232d      	movs	r3, #45	@ 0x2d
 8008c0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c12:	4a91      	ldr	r2, [pc, #580]	@ (8008e58 <_printf_float+0x2cc>)
 8008c14:	4b91      	ldr	r3, [pc, #580]	@ (8008e5c <_printf_float+0x2d0>)
 8008c16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008c1a:	bf94      	ite	ls
 8008c1c:	4690      	movls	r8, r2
 8008c1e:	4698      	movhi	r8, r3
 8008c20:	2303      	movs	r3, #3
 8008c22:	6123      	str	r3, [r4, #16]
 8008c24:	f02b 0304 	bic.w	r3, fp, #4
 8008c28:	6023      	str	r3, [r4, #0]
 8008c2a:	f04f 0900 	mov.w	r9, #0
 8008c2e:	9700      	str	r7, [sp, #0]
 8008c30:	4633      	mov	r3, r6
 8008c32:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008c34:	4621      	mov	r1, r4
 8008c36:	4628      	mov	r0, r5
 8008c38:	f000 f9d2 	bl	8008fe0 <_printf_common>
 8008c3c:	3001      	adds	r0, #1
 8008c3e:	f040 808d 	bne.w	8008d5c <_printf_float+0x1d0>
 8008c42:	f04f 30ff 	mov.w	r0, #4294967295
 8008c46:	b00d      	add	sp, #52	@ 0x34
 8008c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4c:	4642      	mov	r2, r8
 8008c4e:	464b      	mov	r3, r9
 8008c50:	4640      	mov	r0, r8
 8008c52:	4649      	mov	r1, r9
 8008c54:	f7f8 fea2 	bl	800199c <__aeabi_dcmpun>
 8008c58:	b140      	cbz	r0, 8008c6c <_printf_float+0xe0>
 8008c5a:	464b      	mov	r3, r9
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	bfbc      	itt	lt
 8008c60:	232d      	movlt	r3, #45	@ 0x2d
 8008c62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008c66:	4a7e      	ldr	r2, [pc, #504]	@ (8008e60 <_printf_float+0x2d4>)
 8008c68:	4b7e      	ldr	r3, [pc, #504]	@ (8008e64 <_printf_float+0x2d8>)
 8008c6a:	e7d4      	b.n	8008c16 <_printf_float+0x8a>
 8008c6c:	6863      	ldr	r3, [r4, #4]
 8008c6e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008c72:	9206      	str	r2, [sp, #24]
 8008c74:	1c5a      	adds	r2, r3, #1
 8008c76:	d13b      	bne.n	8008cf0 <_printf_float+0x164>
 8008c78:	2306      	movs	r3, #6
 8008c7a:	6063      	str	r3, [r4, #4]
 8008c7c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008c80:	2300      	movs	r3, #0
 8008c82:	6022      	str	r2, [r4, #0]
 8008c84:	9303      	str	r3, [sp, #12]
 8008c86:	ab0a      	add	r3, sp, #40	@ 0x28
 8008c88:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008c8c:	ab09      	add	r3, sp, #36	@ 0x24
 8008c8e:	9300      	str	r3, [sp, #0]
 8008c90:	6861      	ldr	r1, [r4, #4]
 8008c92:	ec49 8b10 	vmov	d0, r8, r9
 8008c96:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	f7ff fed6 	bl	8008a4c <__cvt>
 8008ca0:	9b06      	ldr	r3, [sp, #24]
 8008ca2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ca4:	2b47      	cmp	r3, #71	@ 0x47
 8008ca6:	4680      	mov	r8, r0
 8008ca8:	d129      	bne.n	8008cfe <_printf_float+0x172>
 8008caa:	1cc8      	adds	r0, r1, #3
 8008cac:	db02      	blt.n	8008cb4 <_printf_float+0x128>
 8008cae:	6863      	ldr	r3, [r4, #4]
 8008cb0:	4299      	cmp	r1, r3
 8008cb2:	dd41      	ble.n	8008d38 <_printf_float+0x1ac>
 8008cb4:	f1aa 0a02 	sub.w	sl, sl, #2
 8008cb8:	fa5f fa8a 	uxtb.w	sl, sl
 8008cbc:	3901      	subs	r1, #1
 8008cbe:	4652      	mov	r2, sl
 8008cc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008cc4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008cc6:	f7ff ff26 	bl	8008b16 <__exponent>
 8008cca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ccc:	1813      	adds	r3, r2, r0
 8008cce:	2a01      	cmp	r2, #1
 8008cd0:	4681      	mov	r9, r0
 8008cd2:	6123      	str	r3, [r4, #16]
 8008cd4:	dc02      	bgt.n	8008cdc <_printf_float+0x150>
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	07d2      	lsls	r2, r2, #31
 8008cda:	d501      	bpl.n	8008ce0 <_printf_float+0x154>
 8008cdc:	3301      	adds	r3, #1
 8008cde:	6123      	str	r3, [r4, #16]
 8008ce0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d0a2      	beq.n	8008c2e <_printf_float+0xa2>
 8008ce8:	232d      	movs	r3, #45	@ 0x2d
 8008cea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cee:	e79e      	b.n	8008c2e <_printf_float+0xa2>
 8008cf0:	9a06      	ldr	r2, [sp, #24]
 8008cf2:	2a47      	cmp	r2, #71	@ 0x47
 8008cf4:	d1c2      	bne.n	8008c7c <_printf_float+0xf0>
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1c0      	bne.n	8008c7c <_printf_float+0xf0>
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e7bd      	b.n	8008c7a <_printf_float+0xee>
 8008cfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d02:	d9db      	bls.n	8008cbc <_printf_float+0x130>
 8008d04:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008d08:	d118      	bne.n	8008d3c <_printf_float+0x1b0>
 8008d0a:	2900      	cmp	r1, #0
 8008d0c:	6863      	ldr	r3, [r4, #4]
 8008d0e:	dd0b      	ble.n	8008d28 <_printf_float+0x19c>
 8008d10:	6121      	str	r1, [r4, #16]
 8008d12:	b913      	cbnz	r3, 8008d1a <_printf_float+0x18e>
 8008d14:	6822      	ldr	r2, [r4, #0]
 8008d16:	07d0      	lsls	r0, r2, #31
 8008d18:	d502      	bpl.n	8008d20 <_printf_float+0x194>
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	440b      	add	r3, r1
 8008d1e:	6123      	str	r3, [r4, #16]
 8008d20:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008d22:	f04f 0900 	mov.w	r9, #0
 8008d26:	e7db      	b.n	8008ce0 <_printf_float+0x154>
 8008d28:	b913      	cbnz	r3, 8008d30 <_printf_float+0x1a4>
 8008d2a:	6822      	ldr	r2, [r4, #0]
 8008d2c:	07d2      	lsls	r2, r2, #31
 8008d2e:	d501      	bpl.n	8008d34 <_printf_float+0x1a8>
 8008d30:	3302      	adds	r3, #2
 8008d32:	e7f4      	b.n	8008d1e <_printf_float+0x192>
 8008d34:	2301      	movs	r3, #1
 8008d36:	e7f2      	b.n	8008d1e <_printf_float+0x192>
 8008d38:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d3e:	4299      	cmp	r1, r3
 8008d40:	db05      	blt.n	8008d4e <_printf_float+0x1c2>
 8008d42:	6823      	ldr	r3, [r4, #0]
 8008d44:	6121      	str	r1, [r4, #16]
 8008d46:	07d8      	lsls	r0, r3, #31
 8008d48:	d5ea      	bpl.n	8008d20 <_printf_float+0x194>
 8008d4a:	1c4b      	adds	r3, r1, #1
 8008d4c:	e7e7      	b.n	8008d1e <_printf_float+0x192>
 8008d4e:	2900      	cmp	r1, #0
 8008d50:	bfd4      	ite	le
 8008d52:	f1c1 0202 	rsble	r2, r1, #2
 8008d56:	2201      	movgt	r2, #1
 8008d58:	4413      	add	r3, r2
 8008d5a:	e7e0      	b.n	8008d1e <_printf_float+0x192>
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	055a      	lsls	r2, r3, #21
 8008d60:	d407      	bmi.n	8008d72 <_printf_float+0x1e6>
 8008d62:	6923      	ldr	r3, [r4, #16]
 8008d64:	4642      	mov	r2, r8
 8008d66:	4631      	mov	r1, r6
 8008d68:	4628      	mov	r0, r5
 8008d6a:	47b8      	blx	r7
 8008d6c:	3001      	adds	r0, #1
 8008d6e:	d12b      	bne.n	8008dc8 <_printf_float+0x23c>
 8008d70:	e767      	b.n	8008c42 <_printf_float+0xb6>
 8008d72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d76:	f240 80dd 	bls.w	8008f34 <_printf_float+0x3a8>
 8008d7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008d7e:	2200      	movs	r2, #0
 8008d80:	2300      	movs	r3, #0
 8008d82:	f7f8 fdd9 	bl	8001938 <__aeabi_dcmpeq>
 8008d86:	2800      	cmp	r0, #0
 8008d88:	d033      	beq.n	8008df2 <_printf_float+0x266>
 8008d8a:	4a37      	ldr	r2, [pc, #220]	@ (8008e68 <_printf_float+0x2dc>)
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	4631      	mov	r1, r6
 8008d90:	4628      	mov	r0, r5
 8008d92:	47b8      	blx	r7
 8008d94:	3001      	adds	r0, #1
 8008d96:	f43f af54 	beq.w	8008c42 <_printf_float+0xb6>
 8008d9a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008d9e:	4543      	cmp	r3, r8
 8008da0:	db02      	blt.n	8008da8 <_printf_float+0x21c>
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	07d8      	lsls	r0, r3, #31
 8008da6:	d50f      	bpl.n	8008dc8 <_printf_float+0x23c>
 8008da8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dac:	4631      	mov	r1, r6
 8008dae:	4628      	mov	r0, r5
 8008db0:	47b8      	blx	r7
 8008db2:	3001      	adds	r0, #1
 8008db4:	f43f af45 	beq.w	8008c42 <_printf_float+0xb6>
 8008db8:	f04f 0900 	mov.w	r9, #0
 8008dbc:	f108 38ff 	add.w	r8, r8, #4294967295
 8008dc0:	f104 0a1a 	add.w	sl, r4, #26
 8008dc4:	45c8      	cmp	r8, r9
 8008dc6:	dc09      	bgt.n	8008ddc <_printf_float+0x250>
 8008dc8:	6823      	ldr	r3, [r4, #0]
 8008dca:	079b      	lsls	r3, r3, #30
 8008dcc:	f100 8103 	bmi.w	8008fd6 <_printf_float+0x44a>
 8008dd0:	68e0      	ldr	r0, [r4, #12]
 8008dd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dd4:	4298      	cmp	r0, r3
 8008dd6:	bfb8      	it	lt
 8008dd8:	4618      	movlt	r0, r3
 8008dda:	e734      	b.n	8008c46 <_printf_float+0xba>
 8008ddc:	2301      	movs	r3, #1
 8008dde:	4652      	mov	r2, sl
 8008de0:	4631      	mov	r1, r6
 8008de2:	4628      	mov	r0, r5
 8008de4:	47b8      	blx	r7
 8008de6:	3001      	adds	r0, #1
 8008de8:	f43f af2b 	beq.w	8008c42 <_printf_float+0xb6>
 8008dec:	f109 0901 	add.w	r9, r9, #1
 8008df0:	e7e8      	b.n	8008dc4 <_printf_float+0x238>
 8008df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	dc39      	bgt.n	8008e6c <_printf_float+0x2e0>
 8008df8:	4a1b      	ldr	r2, [pc, #108]	@ (8008e68 <_printf_float+0x2dc>)
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	4631      	mov	r1, r6
 8008dfe:	4628      	mov	r0, r5
 8008e00:	47b8      	blx	r7
 8008e02:	3001      	adds	r0, #1
 8008e04:	f43f af1d 	beq.w	8008c42 <_printf_float+0xb6>
 8008e08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008e0c:	ea59 0303 	orrs.w	r3, r9, r3
 8008e10:	d102      	bne.n	8008e18 <_printf_float+0x28c>
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	07d9      	lsls	r1, r3, #31
 8008e16:	d5d7      	bpl.n	8008dc8 <_printf_float+0x23c>
 8008e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e1c:	4631      	mov	r1, r6
 8008e1e:	4628      	mov	r0, r5
 8008e20:	47b8      	blx	r7
 8008e22:	3001      	adds	r0, #1
 8008e24:	f43f af0d 	beq.w	8008c42 <_printf_float+0xb6>
 8008e28:	f04f 0a00 	mov.w	sl, #0
 8008e2c:	f104 0b1a 	add.w	fp, r4, #26
 8008e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e32:	425b      	negs	r3, r3
 8008e34:	4553      	cmp	r3, sl
 8008e36:	dc01      	bgt.n	8008e3c <_printf_float+0x2b0>
 8008e38:	464b      	mov	r3, r9
 8008e3a:	e793      	b.n	8008d64 <_printf_float+0x1d8>
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	465a      	mov	r2, fp
 8008e40:	4631      	mov	r1, r6
 8008e42:	4628      	mov	r0, r5
 8008e44:	47b8      	blx	r7
 8008e46:	3001      	adds	r0, #1
 8008e48:	f43f aefb 	beq.w	8008c42 <_printf_float+0xb6>
 8008e4c:	f10a 0a01 	add.w	sl, sl, #1
 8008e50:	e7ee      	b.n	8008e30 <_printf_float+0x2a4>
 8008e52:	bf00      	nop
 8008e54:	7fefffff 	.word	0x7fefffff
 8008e58:	0800d0d0 	.word	0x0800d0d0
 8008e5c:	0800d0d4 	.word	0x0800d0d4
 8008e60:	0800d0d8 	.word	0x0800d0d8
 8008e64:	0800d0dc 	.word	0x0800d0dc
 8008e68:	0800d0e0 	.word	0x0800d0e0
 8008e6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008e72:	4553      	cmp	r3, sl
 8008e74:	bfa8      	it	ge
 8008e76:	4653      	movge	r3, sl
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	4699      	mov	r9, r3
 8008e7c:	dc36      	bgt.n	8008eec <_printf_float+0x360>
 8008e7e:	f04f 0b00 	mov.w	fp, #0
 8008e82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e86:	f104 021a 	add.w	r2, r4, #26
 8008e8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e8c:	9306      	str	r3, [sp, #24]
 8008e8e:	eba3 0309 	sub.w	r3, r3, r9
 8008e92:	455b      	cmp	r3, fp
 8008e94:	dc31      	bgt.n	8008efa <_printf_float+0x36e>
 8008e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e98:	459a      	cmp	sl, r3
 8008e9a:	dc3a      	bgt.n	8008f12 <_printf_float+0x386>
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	07da      	lsls	r2, r3, #31
 8008ea0:	d437      	bmi.n	8008f12 <_printf_float+0x386>
 8008ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ea4:	ebaa 0903 	sub.w	r9, sl, r3
 8008ea8:	9b06      	ldr	r3, [sp, #24]
 8008eaa:	ebaa 0303 	sub.w	r3, sl, r3
 8008eae:	4599      	cmp	r9, r3
 8008eb0:	bfa8      	it	ge
 8008eb2:	4699      	movge	r9, r3
 8008eb4:	f1b9 0f00 	cmp.w	r9, #0
 8008eb8:	dc33      	bgt.n	8008f22 <_printf_float+0x396>
 8008eba:	f04f 0800 	mov.w	r8, #0
 8008ebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ec2:	f104 0b1a 	add.w	fp, r4, #26
 8008ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ec8:	ebaa 0303 	sub.w	r3, sl, r3
 8008ecc:	eba3 0309 	sub.w	r3, r3, r9
 8008ed0:	4543      	cmp	r3, r8
 8008ed2:	f77f af79 	ble.w	8008dc8 <_printf_float+0x23c>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	465a      	mov	r2, fp
 8008eda:	4631      	mov	r1, r6
 8008edc:	4628      	mov	r0, r5
 8008ede:	47b8      	blx	r7
 8008ee0:	3001      	adds	r0, #1
 8008ee2:	f43f aeae 	beq.w	8008c42 <_printf_float+0xb6>
 8008ee6:	f108 0801 	add.w	r8, r8, #1
 8008eea:	e7ec      	b.n	8008ec6 <_printf_float+0x33a>
 8008eec:	4642      	mov	r2, r8
 8008eee:	4631      	mov	r1, r6
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	47b8      	blx	r7
 8008ef4:	3001      	adds	r0, #1
 8008ef6:	d1c2      	bne.n	8008e7e <_printf_float+0x2f2>
 8008ef8:	e6a3      	b.n	8008c42 <_printf_float+0xb6>
 8008efa:	2301      	movs	r3, #1
 8008efc:	4631      	mov	r1, r6
 8008efe:	4628      	mov	r0, r5
 8008f00:	9206      	str	r2, [sp, #24]
 8008f02:	47b8      	blx	r7
 8008f04:	3001      	adds	r0, #1
 8008f06:	f43f ae9c 	beq.w	8008c42 <_printf_float+0xb6>
 8008f0a:	9a06      	ldr	r2, [sp, #24]
 8008f0c:	f10b 0b01 	add.w	fp, fp, #1
 8008f10:	e7bb      	b.n	8008e8a <_printf_float+0x2fe>
 8008f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f16:	4631      	mov	r1, r6
 8008f18:	4628      	mov	r0, r5
 8008f1a:	47b8      	blx	r7
 8008f1c:	3001      	adds	r0, #1
 8008f1e:	d1c0      	bne.n	8008ea2 <_printf_float+0x316>
 8008f20:	e68f      	b.n	8008c42 <_printf_float+0xb6>
 8008f22:	9a06      	ldr	r2, [sp, #24]
 8008f24:	464b      	mov	r3, r9
 8008f26:	4442      	add	r2, r8
 8008f28:	4631      	mov	r1, r6
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	47b8      	blx	r7
 8008f2e:	3001      	adds	r0, #1
 8008f30:	d1c3      	bne.n	8008eba <_printf_float+0x32e>
 8008f32:	e686      	b.n	8008c42 <_printf_float+0xb6>
 8008f34:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f38:	f1ba 0f01 	cmp.w	sl, #1
 8008f3c:	dc01      	bgt.n	8008f42 <_printf_float+0x3b6>
 8008f3e:	07db      	lsls	r3, r3, #31
 8008f40:	d536      	bpl.n	8008fb0 <_printf_float+0x424>
 8008f42:	2301      	movs	r3, #1
 8008f44:	4642      	mov	r2, r8
 8008f46:	4631      	mov	r1, r6
 8008f48:	4628      	mov	r0, r5
 8008f4a:	47b8      	blx	r7
 8008f4c:	3001      	adds	r0, #1
 8008f4e:	f43f ae78 	beq.w	8008c42 <_printf_float+0xb6>
 8008f52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f56:	4631      	mov	r1, r6
 8008f58:	4628      	mov	r0, r5
 8008f5a:	47b8      	blx	r7
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	f43f ae70 	beq.w	8008c42 <_printf_float+0xb6>
 8008f62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008f66:	2200      	movs	r2, #0
 8008f68:	2300      	movs	r3, #0
 8008f6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f6e:	f7f8 fce3 	bl	8001938 <__aeabi_dcmpeq>
 8008f72:	b9c0      	cbnz	r0, 8008fa6 <_printf_float+0x41a>
 8008f74:	4653      	mov	r3, sl
 8008f76:	f108 0201 	add.w	r2, r8, #1
 8008f7a:	4631      	mov	r1, r6
 8008f7c:	4628      	mov	r0, r5
 8008f7e:	47b8      	blx	r7
 8008f80:	3001      	adds	r0, #1
 8008f82:	d10c      	bne.n	8008f9e <_printf_float+0x412>
 8008f84:	e65d      	b.n	8008c42 <_printf_float+0xb6>
 8008f86:	2301      	movs	r3, #1
 8008f88:	465a      	mov	r2, fp
 8008f8a:	4631      	mov	r1, r6
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	47b8      	blx	r7
 8008f90:	3001      	adds	r0, #1
 8008f92:	f43f ae56 	beq.w	8008c42 <_printf_float+0xb6>
 8008f96:	f108 0801 	add.w	r8, r8, #1
 8008f9a:	45d0      	cmp	r8, sl
 8008f9c:	dbf3      	blt.n	8008f86 <_printf_float+0x3fa>
 8008f9e:	464b      	mov	r3, r9
 8008fa0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008fa4:	e6df      	b.n	8008d66 <_printf_float+0x1da>
 8008fa6:	f04f 0800 	mov.w	r8, #0
 8008faa:	f104 0b1a 	add.w	fp, r4, #26
 8008fae:	e7f4      	b.n	8008f9a <_printf_float+0x40e>
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	4642      	mov	r2, r8
 8008fb4:	e7e1      	b.n	8008f7a <_printf_float+0x3ee>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	464a      	mov	r2, r9
 8008fba:	4631      	mov	r1, r6
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	47b8      	blx	r7
 8008fc0:	3001      	adds	r0, #1
 8008fc2:	f43f ae3e 	beq.w	8008c42 <_printf_float+0xb6>
 8008fc6:	f108 0801 	add.w	r8, r8, #1
 8008fca:	68e3      	ldr	r3, [r4, #12]
 8008fcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fce:	1a5b      	subs	r3, r3, r1
 8008fd0:	4543      	cmp	r3, r8
 8008fd2:	dcf0      	bgt.n	8008fb6 <_printf_float+0x42a>
 8008fd4:	e6fc      	b.n	8008dd0 <_printf_float+0x244>
 8008fd6:	f04f 0800 	mov.w	r8, #0
 8008fda:	f104 0919 	add.w	r9, r4, #25
 8008fde:	e7f4      	b.n	8008fca <_printf_float+0x43e>

08008fe0 <_printf_common>:
 8008fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe4:	4616      	mov	r6, r2
 8008fe6:	4698      	mov	r8, r3
 8008fe8:	688a      	ldr	r2, [r1, #8]
 8008fea:	690b      	ldr	r3, [r1, #16]
 8008fec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	bfb8      	it	lt
 8008ff4:	4613      	movlt	r3, r2
 8008ff6:	6033      	str	r3, [r6, #0]
 8008ff8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008ffc:	4607      	mov	r7, r0
 8008ffe:	460c      	mov	r4, r1
 8009000:	b10a      	cbz	r2, 8009006 <_printf_common+0x26>
 8009002:	3301      	adds	r3, #1
 8009004:	6033      	str	r3, [r6, #0]
 8009006:	6823      	ldr	r3, [r4, #0]
 8009008:	0699      	lsls	r1, r3, #26
 800900a:	bf42      	ittt	mi
 800900c:	6833      	ldrmi	r3, [r6, #0]
 800900e:	3302      	addmi	r3, #2
 8009010:	6033      	strmi	r3, [r6, #0]
 8009012:	6825      	ldr	r5, [r4, #0]
 8009014:	f015 0506 	ands.w	r5, r5, #6
 8009018:	d106      	bne.n	8009028 <_printf_common+0x48>
 800901a:	f104 0a19 	add.w	sl, r4, #25
 800901e:	68e3      	ldr	r3, [r4, #12]
 8009020:	6832      	ldr	r2, [r6, #0]
 8009022:	1a9b      	subs	r3, r3, r2
 8009024:	42ab      	cmp	r3, r5
 8009026:	dc26      	bgt.n	8009076 <_printf_common+0x96>
 8009028:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800902c:	6822      	ldr	r2, [r4, #0]
 800902e:	3b00      	subs	r3, #0
 8009030:	bf18      	it	ne
 8009032:	2301      	movne	r3, #1
 8009034:	0692      	lsls	r2, r2, #26
 8009036:	d42b      	bmi.n	8009090 <_printf_common+0xb0>
 8009038:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800903c:	4641      	mov	r1, r8
 800903e:	4638      	mov	r0, r7
 8009040:	47c8      	blx	r9
 8009042:	3001      	adds	r0, #1
 8009044:	d01e      	beq.n	8009084 <_printf_common+0xa4>
 8009046:	6823      	ldr	r3, [r4, #0]
 8009048:	6922      	ldr	r2, [r4, #16]
 800904a:	f003 0306 	and.w	r3, r3, #6
 800904e:	2b04      	cmp	r3, #4
 8009050:	bf02      	ittt	eq
 8009052:	68e5      	ldreq	r5, [r4, #12]
 8009054:	6833      	ldreq	r3, [r6, #0]
 8009056:	1aed      	subeq	r5, r5, r3
 8009058:	68a3      	ldr	r3, [r4, #8]
 800905a:	bf0c      	ite	eq
 800905c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009060:	2500      	movne	r5, #0
 8009062:	4293      	cmp	r3, r2
 8009064:	bfc4      	itt	gt
 8009066:	1a9b      	subgt	r3, r3, r2
 8009068:	18ed      	addgt	r5, r5, r3
 800906a:	2600      	movs	r6, #0
 800906c:	341a      	adds	r4, #26
 800906e:	42b5      	cmp	r5, r6
 8009070:	d11a      	bne.n	80090a8 <_printf_common+0xc8>
 8009072:	2000      	movs	r0, #0
 8009074:	e008      	b.n	8009088 <_printf_common+0xa8>
 8009076:	2301      	movs	r3, #1
 8009078:	4652      	mov	r2, sl
 800907a:	4641      	mov	r1, r8
 800907c:	4638      	mov	r0, r7
 800907e:	47c8      	blx	r9
 8009080:	3001      	adds	r0, #1
 8009082:	d103      	bne.n	800908c <_printf_common+0xac>
 8009084:	f04f 30ff 	mov.w	r0, #4294967295
 8009088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908c:	3501      	adds	r5, #1
 800908e:	e7c6      	b.n	800901e <_printf_common+0x3e>
 8009090:	18e1      	adds	r1, r4, r3
 8009092:	1c5a      	adds	r2, r3, #1
 8009094:	2030      	movs	r0, #48	@ 0x30
 8009096:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800909a:	4422      	add	r2, r4
 800909c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80090a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80090a4:	3302      	adds	r3, #2
 80090a6:	e7c7      	b.n	8009038 <_printf_common+0x58>
 80090a8:	2301      	movs	r3, #1
 80090aa:	4622      	mov	r2, r4
 80090ac:	4641      	mov	r1, r8
 80090ae:	4638      	mov	r0, r7
 80090b0:	47c8      	blx	r9
 80090b2:	3001      	adds	r0, #1
 80090b4:	d0e6      	beq.n	8009084 <_printf_common+0xa4>
 80090b6:	3601      	adds	r6, #1
 80090b8:	e7d9      	b.n	800906e <_printf_common+0x8e>
	...

080090bc <_printf_i>:
 80090bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090c0:	7e0f      	ldrb	r7, [r1, #24]
 80090c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80090c4:	2f78      	cmp	r7, #120	@ 0x78
 80090c6:	4691      	mov	r9, r2
 80090c8:	4680      	mov	r8, r0
 80090ca:	460c      	mov	r4, r1
 80090cc:	469a      	mov	sl, r3
 80090ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80090d2:	d807      	bhi.n	80090e4 <_printf_i+0x28>
 80090d4:	2f62      	cmp	r7, #98	@ 0x62
 80090d6:	d80a      	bhi.n	80090ee <_printf_i+0x32>
 80090d8:	2f00      	cmp	r7, #0
 80090da:	f000 80d2 	beq.w	8009282 <_printf_i+0x1c6>
 80090de:	2f58      	cmp	r7, #88	@ 0x58
 80090e0:	f000 80b9 	beq.w	8009256 <_printf_i+0x19a>
 80090e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80090ec:	e03a      	b.n	8009164 <_printf_i+0xa8>
 80090ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80090f2:	2b15      	cmp	r3, #21
 80090f4:	d8f6      	bhi.n	80090e4 <_printf_i+0x28>
 80090f6:	a101      	add	r1, pc, #4	@ (adr r1, 80090fc <_printf_i+0x40>)
 80090f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80090fc:	08009155 	.word	0x08009155
 8009100:	08009169 	.word	0x08009169
 8009104:	080090e5 	.word	0x080090e5
 8009108:	080090e5 	.word	0x080090e5
 800910c:	080090e5 	.word	0x080090e5
 8009110:	080090e5 	.word	0x080090e5
 8009114:	08009169 	.word	0x08009169
 8009118:	080090e5 	.word	0x080090e5
 800911c:	080090e5 	.word	0x080090e5
 8009120:	080090e5 	.word	0x080090e5
 8009124:	080090e5 	.word	0x080090e5
 8009128:	08009269 	.word	0x08009269
 800912c:	08009193 	.word	0x08009193
 8009130:	08009223 	.word	0x08009223
 8009134:	080090e5 	.word	0x080090e5
 8009138:	080090e5 	.word	0x080090e5
 800913c:	0800928b 	.word	0x0800928b
 8009140:	080090e5 	.word	0x080090e5
 8009144:	08009193 	.word	0x08009193
 8009148:	080090e5 	.word	0x080090e5
 800914c:	080090e5 	.word	0x080090e5
 8009150:	0800922b 	.word	0x0800922b
 8009154:	6833      	ldr	r3, [r6, #0]
 8009156:	1d1a      	adds	r2, r3, #4
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	6032      	str	r2, [r6, #0]
 800915c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009160:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009164:	2301      	movs	r3, #1
 8009166:	e09d      	b.n	80092a4 <_printf_i+0x1e8>
 8009168:	6833      	ldr	r3, [r6, #0]
 800916a:	6820      	ldr	r0, [r4, #0]
 800916c:	1d19      	adds	r1, r3, #4
 800916e:	6031      	str	r1, [r6, #0]
 8009170:	0606      	lsls	r6, r0, #24
 8009172:	d501      	bpl.n	8009178 <_printf_i+0xbc>
 8009174:	681d      	ldr	r5, [r3, #0]
 8009176:	e003      	b.n	8009180 <_printf_i+0xc4>
 8009178:	0645      	lsls	r5, r0, #25
 800917a:	d5fb      	bpl.n	8009174 <_printf_i+0xb8>
 800917c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009180:	2d00      	cmp	r5, #0
 8009182:	da03      	bge.n	800918c <_printf_i+0xd0>
 8009184:	232d      	movs	r3, #45	@ 0x2d
 8009186:	426d      	negs	r5, r5
 8009188:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800918c:	4859      	ldr	r0, [pc, #356]	@ (80092f4 <_printf_i+0x238>)
 800918e:	230a      	movs	r3, #10
 8009190:	e011      	b.n	80091b6 <_printf_i+0xfa>
 8009192:	6821      	ldr	r1, [r4, #0]
 8009194:	6833      	ldr	r3, [r6, #0]
 8009196:	0608      	lsls	r0, r1, #24
 8009198:	f853 5b04 	ldr.w	r5, [r3], #4
 800919c:	d402      	bmi.n	80091a4 <_printf_i+0xe8>
 800919e:	0649      	lsls	r1, r1, #25
 80091a0:	bf48      	it	mi
 80091a2:	b2ad      	uxthmi	r5, r5
 80091a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80091a6:	4853      	ldr	r0, [pc, #332]	@ (80092f4 <_printf_i+0x238>)
 80091a8:	6033      	str	r3, [r6, #0]
 80091aa:	bf14      	ite	ne
 80091ac:	230a      	movne	r3, #10
 80091ae:	2308      	moveq	r3, #8
 80091b0:	2100      	movs	r1, #0
 80091b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80091b6:	6866      	ldr	r6, [r4, #4]
 80091b8:	60a6      	str	r6, [r4, #8]
 80091ba:	2e00      	cmp	r6, #0
 80091bc:	bfa2      	ittt	ge
 80091be:	6821      	ldrge	r1, [r4, #0]
 80091c0:	f021 0104 	bicge.w	r1, r1, #4
 80091c4:	6021      	strge	r1, [r4, #0]
 80091c6:	b90d      	cbnz	r5, 80091cc <_printf_i+0x110>
 80091c8:	2e00      	cmp	r6, #0
 80091ca:	d04b      	beq.n	8009264 <_printf_i+0x1a8>
 80091cc:	4616      	mov	r6, r2
 80091ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80091d2:	fb03 5711 	mls	r7, r3, r1, r5
 80091d6:	5dc7      	ldrb	r7, [r0, r7]
 80091d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80091dc:	462f      	mov	r7, r5
 80091de:	42bb      	cmp	r3, r7
 80091e0:	460d      	mov	r5, r1
 80091e2:	d9f4      	bls.n	80091ce <_printf_i+0x112>
 80091e4:	2b08      	cmp	r3, #8
 80091e6:	d10b      	bne.n	8009200 <_printf_i+0x144>
 80091e8:	6823      	ldr	r3, [r4, #0]
 80091ea:	07df      	lsls	r7, r3, #31
 80091ec:	d508      	bpl.n	8009200 <_printf_i+0x144>
 80091ee:	6923      	ldr	r3, [r4, #16]
 80091f0:	6861      	ldr	r1, [r4, #4]
 80091f2:	4299      	cmp	r1, r3
 80091f4:	bfde      	ittt	le
 80091f6:	2330      	movle	r3, #48	@ 0x30
 80091f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80091fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009200:	1b92      	subs	r2, r2, r6
 8009202:	6122      	str	r2, [r4, #16]
 8009204:	f8cd a000 	str.w	sl, [sp]
 8009208:	464b      	mov	r3, r9
 800920a:	aa03      	add	r2, sp, #12
 800920c:	4621      	mov	r1, r4
 800920e:	4640      	mov	r0, r8
 8009210:	f7ff fee6 	bl	8008fe0 <_printf_common>
 8009214:	3001      	adds	r0, #1
 8009216:	d14a      	bne.n	80092ae <_printf_i+0x1f2>
 8009218:	f04f 30ff 	mov.w	r0, #4294967295
 800921c:	b004      	add	sp, #16
 800921e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	f043 0320 	orr.w	r3, r3, #32
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	4833      	ldr	r0, [pc, #204]	@ (80092f8 <_printf_i+0x23c>)
 800922c:	2778      	movs	r7, #120	@ 0x78
 800922e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009232:	6823      	ldr	r3, [r4, #0]
 8009234:	6831      	ldr	r1, [r6, #0]
 8009236:	061f      	lsls	r7, r3, #24
 8009238:	f851 5b04 	ldr.w	r5, [r1], #4
 800923c:	d402      	bmi.n	8009244 <_printf_i+0x188>
 800923e:	065f      	lsls	r7, r3, #25
 8009240:	bf48      	it	mi
 8009242:	b2ad      	uxthmi	r5, r5
 8009244:	6031      	str	r1, [r6, #0]
 8009246:	07d9      	lsls	r1, r3, #31
 8009248:	bf44      	itt	mi
 800924a:	f043 0320 	orrmi.w	r3, r3, #32
 800924e:	6023      	strmi	r3, [r4, #0]
 8009250:	b11d      	cbz	r5, 800925a <_printf_i+0x19e>
 8009252:	2310      	movs	r3, #16
 8009254:	e7ac      	b.n	80091b0 <_printf_i+0xf4>
 8009256:	4827      	ldr	r0, [pc, #156]	@ (80092f4 <_printf_i+0x238>)
 8009258:	e7e9      	b.n	800922e <_printf_i+0x172>
 800925a:	6823      	ldr	r3, [r4, #0]
 800925c:	f023 0320 	bic.w	r3, r3, #32
 8009260:	6023      	str	r3, [r4, #0]
 8009262:	e7f6      	b.n	8009252 <_printf_i+0x196>
 8009264:	4616      	mov	r6, r2
 8009266:	e7bd      	b.n	80091e4 <_printf_i+0x128>
 8009268:	6833      	ldr	r3, [r6, #0]
 800926a:	6825      	ldr	r5, [r4, #0]
 800926c:	6961      	ldr	r1, [r4, #20]
 800926e:	1d18      	adds	r0, r3, #4
 8009270:	6030      	str	r0, [r6, #0]
 8009272:	062e      	lsls	r6, r5, #24
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	d501      	bpl.n	800927c <_printf_i+0x1c0>
 8009278:	6019      	str	r1, [r3, #0]
 800927a:	e002      	b.n	8009282 <_printf_i+0x1c6>
 800927c:	0668      	lsls	r0, r5, #25
 800927e:	d5fb      	bpl.n	8009278 <_printf_i+0x1bc>
 8009280:	8019      	strh	r1, [r3, #0]
 8009282:	2300      	movs	r3, #0
 8009284:	6123      	str	r3, [r4, #16]
 8009286:	4616      	mov	r6, r2
 8009288:	e7bc      	b.n	8009204 <_printf_i+0x148>
 800928a:	6833      	ldr	r3, [r6, #0]
 800928c:	1d1a      	adds	r2, r3, #4
 800928e:	6032      	str	r2, [r6, #0]
 8009290:	681e      	ldr	r6, [r3, #0]
 8009292:	6862      	ldr	r2, [r4, #4]
 8009294:	2100      	movs	r1, #0
 8009296:	4630      	mov	r0, r6
 8009298:	f7f7 fed2 	bl	8001040 <memchr>
 800929c:	b108      	cbz	r0, 80092a2 <_printf_i+0x1e6>
 800929e:	1b80      	subs	r0, r0, r6
 80092a0:	6060      	str	r0, [r4, #4]
 80092a2:	6863      	ldr	r3, [r4, #4]
 80092a4:	6123      	str	r3, [r4, #16]
 80092a6:	2300      	movs	r3, #0
 80092a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092ac:	e7aa      	b.n	8009204 <_printf_i+0x148>
 80092ae:	6923      	ldr	r3, [r4, #16]
 80092b0:	4632      	mov	r2, r6
 80092b2:	4649      	mov	r1, r9
 80092b4:	4640      	mov	r0, r8
 80092b6:	47d0      	blx	sl
 80092b8:	3001      	adds	r0, #1
 80092ba:	d0ad      	beq.n	8009218 <_printf_i+0x15c>
 80092bc:	6823      	ldr	r3, [r4, #0]
 80092be:	079b      	lsls	r3, r3, #30
 80092c0:	d413      	bmi.n	80092ea <_printf_i+0x22e>
 80092c2:	68e0      	ldr	r0, [r4, #12]
 80092c4:	9b03      	ldr	r3, [sp, #12]
 80092c6:	4298      	cmp	r0, r3
 80092c8:	bfb8      	it	lt
 80092ca:	4618      	movlt	r0, r3
 80092cc:	e7a6      	b.n	800921c <_printf_i+0x160>
 80092ce:	2301      	movs	r3, #1
 80092d0:	4632      	mov	r2, r6
 80092d2:	4649      	mov	r1, r9
 80092d4:	4640      	mov	r0, r8
 80092d6:	47d0      	blx	sl
 80092d8:	3001      	adds	r0, #1
 80092da:	d09d      	beq.n	8009218 <_printf_i+0x15c>
 80092dc:	3501      	adds	r5, #1
 80092de:	68e3      	ldr	r3, [r4, #12]
 80092e0:	9903      	ldr	r1, [sp, #12]
 80092e2:	1a5b      	subs	r3, r3, r1
 80092e4:	42ab      	cmp	r3, r5
 80092e6:	dcf2      	bgt.n	80092ce <_printf_i+0x212>
 80092e8:	e7eb      	b.n	80092c2 <_printf_i+0x206>
 80092ea:	2500      	movs	r5, #0
 80092ec:	f104 0619 	add.w	r6, r4, #25
 80092f0:	e7f5      	b.n	80092de <_printf_i+0x222>
 80092f2:	bf00      	nop
 80092f4:	0800d0e2 	.word	0x0800d0e2
 80092f8:	0800d0f3 	.word	0x0800d0f3

080092fc <std>:
 80092fc:	2300      	movs	r3, #0
 80092fe:	b510      	push	{r4, lr}
 8009300:	4604      	mov	r4, r0
 8009302:	e9c0 3300 	strd	r3, r3, [r0]
 8009306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800930a:	6083      	str	r3, [r0, #8]
 800930c:	8181      	strh	r1, [r0, #12]
 800930e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009310:	81c2      	strh	r2, [r0, #14]
 8009312:	6183      	str	r3, [r0, #24]
 8009314:	4619      	mov	r1, r3
 8009316:	2208      	movs	r2, #8
 8009318:	305c      	adds	r0, #92	@ 0x5c
 800931a:	f000 fadf 	bl	80098dc <memset>
 800931e:	4b0d      	ldr	r3, [pc, #52]	@ (8009354 <std+0x58>)
 8009320:	6263      	str	r3, [r4, #36]	@ 0x24
 8009322:	4b0d      	ldr	r3, [pc, #52]	@ (8009358 <std+0x5c>)
 8009324:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009326:	4b0d      	ldr	r3, [pc, #52]	@ (800935c <std+0x60>)
 8009328:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800932a:	4b0d      	ldr	r3, [pc, #52]	@ (8009360 <std+0x64>)
 800932c:	6323      	str	r3, [r4, #48]	@ 0x30
 800932e:	4b0d      	ldr	r3, [pc, #52]	@ (8009364 <std+0x68>)
 8009330:	6224      	str	r4, [r4, #32]
 8009332:	429c      	cmp	r4, r3
 8009334:	d006      	beq.n	8009344 <std+0x48>
 8009336:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800933a:	4294      	cmp	r4, r2
 800933c:	d002      	beq.n	8009344 <std+0x48>
 800933e:	33d0      	adds	r3, #208	@ 0xd0
 8009340:	429c      	cmp	r4, r3
 8009342:	d105      	bne.n	8009350 <std+0x54>
 8009344:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800934c:	f000 bb52 	b.w	80099f4 <__retarget_lock_init_recursive>
 8009350:	bd10      	pop	{r4, pc}
 8009352:	bf00      	nop
 8009354:	0800972d 	.word	0x0800972d
 8009358:	0800974f 	.word	0x0800974f
 800935c:	08009787 	.word	0x08009787
 8009360:	080097ab 	.word	0x080097ab
 8009364:	20000990 	.word	0x20000990

08009368 <stdio_exit_handler>:
 8009368:	4a02      	ldr	r2, [pc, #8]	@ (8009374 <stdio_exit_handler+0xc>)
 800936a:	4903      	ldr	r1, [pc, #12]	@ (8009378 <stdio_exit_handler+0x10>)
 800936c:	4803      	ldr	r0, [pc, #12]	@ (800937c <stdio_exit_handler+0x14>)
 800936e:	f000 b87b 	b.w	8009468 <_fwalk_sglue>
 8009372:	bf00      	nop
 8009374:	20000018 	.word	0x20000018
 8009378:	0800b475 	.word	0x0800b475
 800937c:	20000028 	.word	0x20000028

08009380 <cleanup_stdio>:
 8009380:	6841      	ldr	r1, [r0, #4]
 8009382:	4b0c      	ldr	r3, [pc, #48]	@ (80093b4 <cleanup_stdio+0x34>)
 8009384:	4299      	cmp	r1, r3
 8009386:	b510      	push	{r4, lr}
 8009388:	4604      	mov	r4, r0
 800938a:	d001      	beq.n	8009390 <cleanup_stdio+0x10>
 800938c:	f002 f872 	bl	800b474 <_fflush_r>
 8009390:	68a1      	ldr	r1, [r4, #8]
 8009392:	4b09      	ldr	r3, [pc, #36]	@ (80093b8 <cleanup_stdio+0x38>)
 8009394:	4299      	cmp	r1, r3
 8009396:	d002      	beq.n	800939e <cleanup_stdio+0x1e>
 8009398:	4620      	mov	r0, r4
 800939a:	f002 f86b 	bl	800b474 <_fflush_r>
 800939e:	68e1      	ldr	r1, [r4, #12]
 80093a0:	4b06      	ldr	r3, [pc, #24]	@ (80093bc <cleanup_stdio+0x3c>)
 80093a2:	4299      	cmp	r1, r3
 80093a4:	d004      	beq.n	80093b0 <cleanup_stdio+0x30>
 80093a6:	4620      	mov	r0, r4
 80093a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093ac:	f002 b862 	b.w	800b474 <_fflush_r>
 80093b0:	bd10      	pop	{r4, pc}
 80093b2:	bf00      	nop
 80093b4:	20000990 	.word	0x20000990
 80093b8:	200009f8 	.word	0x200009f8
 80093bc:	20000a60 	.word	0x20000a60

080093c0 <global_stdio_init.part.0>:
 80093c0:	b510      	push	{r4, lr}
 80093c2:	4b0b      	ldr	r3, [pc, #44]	@ (80093f0 <global_stdio_init.part.0+0x30>)
 80093c4:	4c0b      	ldr	r4, [pc, #44]	@ (80093f4 <global_stdio_init.part.0+0x34>)
 80093c6:	4a0c      	ldr	r2, [pc, #48]	@ (80093f8 <global_stdio_init.part.0+0x38>)
 80093c8:	601a      	str	r2, [r3, #0]
 80093ca:	4620      	mov	r0, r4
 80093cc:	2200      	movs	r2, #0
 80093ce:	2104      	movs	r1, #4
 80093d0:	f7ff ff94 	bl	80092fc <std>
 80093d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80093d8:	2201      	movs	r2, #1
 80093da:	2109      	movs	r1, #9
 80093dc:	f7ff ff8e 	bl	80092fc <std>
 80093e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80093e4:	2202      	movs	r2, #2
 80093e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093ea:	2112      	movs	r1, #18
 80093ec:	f7ff bf86 	b.w	80092fc <std>
 80093f0:	20000ac8 	.word	0x20000ac8
 80093f4:	20000990 	.word	0x20000990
 80093f8:	08009369 	.word	0x08009369

080093fc <__sfp_lock_acquire>:
 80093fc:	4801      	ldr	r0, [pc, #4]	@ (8009404 <__sfp_lock_acquire+0x8>)
 80093fe:	f000 bafa 	b.w	80099f6 <__retarget_lock_acquire_recursive>
 8009402:	bf00      	nop
 8009404:	20000ad1 	.word	0x20000ad1

08009408 <__sfp_lock_release>:
 8009408:	4801      	ldr	r0, [pc, #4]	@ (8009410 <__sfp_lock_release+0x8>)
 800940a:	f000 baf5 	b.w	80099f8 <__retarget_lock_release_recursive>
 800940e:	bf00      	nop
 8009410:	20000ad1 	.word	0x20000ad1

08009414 <__sinit>:
 8009414:	b510      	push	{r4, lr}
 8009416:	4604      	mov	r4, r0
 8009418:	f7ff fff0 	bl	80093fc <__sfp_lock_acquire>
 800941c:	6a23      	ldr	r3, [r4, #32]
 800941e:	b11b      	cbz	r3, 8009428 <__sinit+0x14>
 8009420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009424:	f7ff bff0 	b.w	8009408 <__sfp_lock_release>
 8009428:	4b04      	ldr	r3, [pc, #16]	@ (800943c <__sinit+0x28>)
 800942a:	6223      	str	r3, [r4, #32]
 800942c:	4b04      	ldr	r3, [pc, #16]	@ (8009440 <__sinit+0x2c>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1f5      	bne.n	8009420 <__sinit+0xc>
 8009434:	f7ff ffc4 	bl	80093c0 <global_stdio_init.part.0>
 8009438:	e7f2      	b.n	8009420 <__sinit+0xc>
 800943a:	bf00      	nop
 800943c:	08009381 	.word	0x08009381
 8009440:	20000ac8 	.word	0x20000ac8

08009444 <fiprintf>:
 8009444:	b40e      	push	{r1, r2, r3}
 8009446:	b503      	push	{r0, r1, lr}
 8009448:	4601      	mov	r1, r0
 800944a:	ab03      	add	r3, sp, #12
 800944c:	4805      	ldr	r0, [pc, #20]	@ (8009464 <fiprintf+0x20>)
 800944e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009452:	6800      	ldr	r0, [r0, #0]
 8009454:	9301      	str	r3, [sp, #4]
 8009456:	f001 fe71 	bl	800b13c <_vfiprintf_r>
 800945a:	b002      	add	sp, #8
 800945c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009460:	b003      	add	sp, #12
 8009462:	4770      	bx	lr
 8009464:	20000024 	.word	0x20000024

08009468 <_fwalk_sglue>:
 8009468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800946c:	4607      	mov	r7, r0
 800946e:	4688      	mov	r8, r1
 8009470:	4614      	mov	r4, r2
 8009472:	2600      	movs	r6, #0
 8009474:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009478:	f1b9 0901 	subs.w	r9, r9, #1
 800947c:	d505      	bpl.n	800948a <_fwalk_sglue+0x22>
 800947e:	6824      	ldr	r4, [r4, #0]
 8009480:	2c00      	cmp	r4, #0
 8009482:	d1f7      	bne.n	8009474 <_fwalk_sglue+0xc>
 8009484:	4630      	mov	r0, r6
 8009486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800948a:	89ab      	ldrh	r3, [r5, #12]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d907      	bls.n	80094a0 <_fwalk_sglue+0x38>
 8009490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009494:	3301      	adds	r3, #1
 8009496:	d003      	beq.n	80094a0 <_fwalk_sglue+0x38>
 8009498:	4629      	mov	r1, r5
 800949a:	4638      	mov	r0, r7
 800949c:	47c0      	blx	r8
 800949e:	4306      	orrs	r6, r0
 80094a0:	3568      	adds	r5, #104	@ 0x68
 80094a2:	e7e9      	b.n	8009478 <_fwalk_sglue+0x10>

080094a4 <iprintf>:
 80094a4:	b40f      	push	{r0, r1, r2, r3}
 80094a6:	b507      	push	{r0, r1, r2, lr}
 80094a8:	4906      	ldr	r1, [pc, #24]	@ (80094c4 <iprintf+0x20>)
 80094aa:	ab04      	add	r3, sp, #16
 80094ac:	6808      	ldr	r0, [r1, #0]
 80094ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80094b2:	6881      	ldr	r1, [r0, #8]
 80094b4:	9301      	str	r3, [sp, #4]
 80094b6:	f001 fe41 	bl	800b13c <_vfiprintf_r>
 80094ba:	b003      	add	sp, #12
 80094bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80094c0:	b004      	add	sp, #16
 80094c2:	4770      	bx	lr
 80094c4:	20000024 	.word	0x20000024

080094c8 <_puts_r>:
 80094c8:	6a03      	ldr	r3, [r0, #32]
 80094ca:	b570      	push	{r4, r5, r6, lr}
 80094cc:	6884      	ldr	r4, [r0, #8]
 80094ce:	4605      	mov	r5, r0
 80094d0:	460e      	mov	r6, r1
 80094d2:	b90b      	cbnz	r3, 80094d8 <_puts_r+0x10>
 80094d4:	f7ff ff9e 	bl	8009414 <__sinit>
 80094d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80094da:	07db      	lsls	r3, r3, #31
 80094dc:	d405      	bmi.n	80094ea <_puts_r+0x22>
 80094de:	89a3      	ldrh	r3, [r4, #12]
 80094e0:	0598      	lsls	r0, r3, #22
 80094e2:	d402      	bmi.n	80094ea <_puts_r+0x22>
 80094e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80094e6:	f000 fa86 	bl	80099f6 <__retarget_lock_acquire_recursive>
 80094ea:	89a3      	ldrh	r3, [r4, #12]
 80094ec:	0719      	lsls	r1, r3, #28
 80094ee:	d502      	bpl.n	80094f6 <_puts_r+0x2e>
 80094f0:	6923      	ldr	r3, [r4, #16]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d135      	bne.n	8009562 <_puts_r+0x9a>
 80094f6:	4621      	mov	r1, r4
 80094f8:	4628      	mov	r0, r5
 80094fa:	f000 f999 	bl	8009830 <__swsetup_r>
 80094fe:	b380      	cbz	r0, 8009562 <_puts_r+0x9a>
 8009500:	f04f 35ff 	mov.w	r5, #4294967295
 8009504:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009506:	07da      	lsls	r2, r3, #31
 8009508:	d405      	bmi.n	8009516 <_puts_r+0x4e>
 800950a:	89a3      	ldrh	r3, [r4, #12]
 800950c:	059b      	lsls	r3, r3, #22
 800950e:	d402      	bmi.n	8009516 <_puts_r+0x4e>
 8009510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009512:	f000 fa71 	bl	80099f8 <__retarget_lock_release_recursive>
 8009516:	4628      	mov	r0, r5
 8009518:	bd70      	pop	{r4, r5, r6, pc}
 800951a:	2b00      	cmp	r3, #0
 800951c:	da04      	bge.n	8009528 <_puts_r+0x60>
 800951e:	69a2      	ldr	r2, [r4, #24]
 8009520:	429a      	cmp	r2, r3
 8009522:	dc17      	bgt.n	8009554 <_puts_r+0x8c>
 8009524:	290a      	cmp	r1, #10
 8009526:	d015      	beq.n	8009554 <_puts_r+0x8c>
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	1c5a      	adds	r2, r3, #1
 800952c:	6022      	str	r2, [r4, #0]
 800952e:	7019      	strb	r1, [r3, #0]
 8009530:	68a3      	ldr	r3, [r4, #8]
 8009532:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009536:	3b01      	subs	r3, #1
 8009538:	60a3      	str	r3, [r4, #8]
 800953a:	2900      	cmp	r1, #0
 800953c:	d1ed      	bne.n	800951a <_puts_r+0x52>
 800953e:	2b00      	cmp	r3, #0
 8009540:	da11      	bge.n	8009566 <_puts_r+0x9e>
 8009542:	4622      	mov	r2, r4
 8009544:	210a      	movs	r1, #10
 8009546:	4628      	mov	r0, r5
 8009548:	f000 f933 	bl	80097b2 <__swbuf_r>
 800954c:	3001      	adds	r0, #1
 800954e:	d0d7      	beq.n	8009500 <_puts_r+0x38>
 8009550:	250a      	movs	r5, #10
 8009552:	e7d7      	b.n	8009504 <_puts_r+0x3c>
 8009554:	4622      	mov	r2, r4
 8009556:	4628      	mov	r0, r5
 8009558:	f000 f92b 	bl	80097b2 <__swbuf_r>
 800955c:	3001      	adds	r0, #1
 800955e:	d1e7      	bne.n	8009530 <_puts_r+0x68>
 8009560:	e7ce      	b.n	8009500 <_puts_r+0x38>
 8009562:	3e01      	subs	r6, #1
 8009564:	e7e4      	b.n	8009530 <_puts_r+0x68>
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	6022      	str	r2, [r4, #0]
 800956c:	220a      	movs	r2, #10
 800956e:	701a      	strb	r2, [r3, #0]
 8009570:	e7ee      	b.n	8009550 <_puts_r+0x88>
	...

08009574 <puts>:
 8009574:	4b02      	ldr	r3, [pc, #8]	@ (8009580 <puts+0xc>)
 8009576:	4601      	mov	r1, r0
 8009578:	6818      	ldr	r0, [r3, #0]
 800957a:	f7ff bfa5 	b.w	80094c8 <_puts_r>
 800957e:	bf00      	nop
 8009580:	20000024 	.word	0x20000024

08009584 <setvbuf>:
 8009584:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009588:	461d      	mov	r5, r3
 800958a:	4b57      	ldr	r3, [pc, #348]	@ (80096e8 <setvbuf+0x164>)
 800958c:	681f      	ldr	r7, [r3, #0]
 800958e:	4604      	mov	r4, r0
 8009590:	460e      	mov	r6, r1
 8009592:	4690      	mov	r8, r2
 8009594:	b127      	cbz	r7, 80095a0 <setvbuf+0x1c>
 8009596:	6a3b      	ldr	r3, [r7, #32]
 8009598:	b913      	cbnz	r3, 80095a0 <setvbuf+0x1c>
 800959a:	4638      	mov	r0, r7
 800959c:	f7ff ff3a 	bl	8009414 <__sinit>
 80095a0:	f1b8 0f02 	cmp.w	r8, #2
 80095a4:	d006      	beq.n	80095b4 <setvbuf+0x30>
 80095a6:	f1b8 0f01 	cmp.w	r8, #1
 80095aa:	f200 809a 	bhi.w	80096e2 <setvbuf+0x15e>
 80095ae:	2d00      	cmp	r5, #0
 80095b0:	f2c0 8097 	blt.w	80096e2 <setvbuf+0x15e>
 80095b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095b6:	07d9      	lsls	r1, r3, #31
 80095b8:	d405      	bmi.n	80095c6 <setvbuf+0x42>
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	059a      	lsls	r2, r3, #22
 80095be:	d402      	bmi.n	80095c6 <setvbuf+0x42>
 80095c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095c2:	f000 fa18 	bl	80099f6 <__retarget_lock_acquire_recursive>
 80095c6:	4621      	mov	r1, r4
 80095c8:	4638      	mov	r0, r7
 80095ca:	f001 ff53 	bl	800b474 <_fflush_r>
 80095ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095d0:	b141      	cbz	r1, 80095e4 <setvbuf+0x60>
 80095d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095d6:	4299      	cmp	r1, r3
 80095d8:	d002      	beq.n	80095e0 <setvbuf+0x5c>
 80095da:	4638      	mov	r0, r7
 80095dc:	f001 f860 	bl	800a6a0 <_free_r>
 80095e0:	2300      	movs	r3, #0
 80095e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80095e4:	2300      	movs	r3, #0
 80095e6:	61a3      	str	r3, [r4, #24]
 80095e8:	6063      	str	r3, [r4, #4]
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	061b      	lsls	r3, r3, #24
 80095ee:	d503      	bpl.n	80095f8 <setvbuf+0x74>
 80095f0:	6921      	ldr	r1, [r4, #16]
 80095f2:	4638      	mov	r0, r7
 80095f4:	f001 f854 	bl	800a6a0 <_free_r>
 80095f8:	89a3      	ldrh	r3, [r4, #12]
 80095fa:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80095fe:	f023 0303 	bic.w	r3, r3, #3
 8009602:	f1b8 0f02 	cmp.w	r8, #2
 8009606:	81a3      	strh	r3, [r4, #12]
 8009608:	d061      	beq.n	80096ce <setvbuf+0x14a>
 800960a:	ab01      	add	r3, sp, #4
 800960c:	466a      	mov	r2, sp
 800960e:	4621      	mov	r1, r4
 8009610:	4638      	mov	r0, r7
 8009612:	f001 ff57 	bl	800b4c4 <__swhatbuf_r>
 8009616:	89a3      	ldrh	r3, [r4, #12]
 8009618:	4318      	orrs	r0, r3
 800961a:	81a0      	strh	r0, [r4, #12]
 800961c:	bb2d      	cbnz	r5, 800966a <setvbuf+0xe6>
 800961e:	9d00      	ldr	r5, [sp, #0]
 8009620:	4628      	mov	r0, r5
 8009622:	f7ff f95d 	bl	80088e0 <malloc>
 8009626:	4606      	mov	r6, r0
 8009628:	2800      	cmp	r0, #0
 800962a:	d152      	bne.n	80096d2 <setvbuf+0x14e>
 800962c:	f8dd 9000 	ldr.w	r9, [sp]
 8009630:	45a9      	cmp	r9, r5
 8009632:	d140      	bne.n	80096b6 <setvbuf+0x132>
 8009634:	f04f 35ff 	mov.w	r5, #4294967295
 8009638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963c:	f043 0202 	orr.w	r2, r3, #2
 8009640:	81a2      	strh	r2, [r4, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	60a2      	str	r2, [r4, #8]
 8009646:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800964a:	6022      	str	r2, [r4, #0]
 800964c:	6122      	str	r2, [r4, #16]
 800964e:	2201      	movs	r2, #1
 8009650:	6162      	str	r2, [r4, #20]
 8009652:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009654:	07d6      	lsls	r6, r2, #31
 8009656:	d404      	bmi.n	8009662 <setvbuf+0xde>
 8009658:	0598      	lsls	r0, r3, #22
 800965a:	d402      	bmi.n	8009662 <setvbuf+0xde>
 800965c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800965e:	f000 f9cb 	bl	80099f8 <__retarget_lock_release_recursive>
 8009662:	4628      	mov	r0, r5
 8009664:	b003      	add	sp, #12
 8009666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800966a:	2e00      	cmp	r6, #0
 800966c:	d0d8      	beq.n	8009620 <setvbuf+0x9c>
 800966e:	6a3b      	ldr	r3, [r7, #32]
 8009670:	b913      	cbnz	r3, 8009678 <setvbuf+0xf4>
 8009672:	4638      	mov	r0, r7
 8009674:	f7ff fece 	bl	8009414 <__sinit>
 8009678:	f1b8 0f01 	cmp.w	r8, #1
 800967c:	bf08      	it	eq
 800967e:	89a3      	ldrheq	r3, [r4, #12]
 8009680:	6026      	str	r6, [r4, #0]
 8009682:	bf04      	itt	eq
 8009684:	f043 0301 	orreq.w	r3, r3, #1
 8009688:	81a3      	strheq	r3, [r4, #12]
 800968a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800968e:	f013 0208 	ands.w	r2, r3, #8
 8009692:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009696:	d01e      	beq.n	80096d6 <setvbuf+0x152>
 8009698:	07d9      	lsls	r1, r3, #31
 800969a:	bf41      	itttt	mi
 800969c:	2200      	movmi	r2, #0
 800969e:	426d      	negmi	r5, r5
 80096a0:	60a2      	strmi	r2, [r4, #8]
 80096a2:	61a5      	strmi	r5, [r4, #24]
 80096a4:	bf58      	it	pl
 80096a6:	60a5      	strpl	r5, [r4, #8]
 80096a8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096aa:	07d2      	lsls	r2, r2, #31
 80096ac:	d401      	bmi.n	80096b2 <setvbuf+0x12e>
 80096ae:	059b      	lsls	r3, r3, #22
 80096b0:	d513      	bpl.n	80096da <setvbuf+0x156>
 80096b2:	2500      	movs	r5, #0
 80096b4:	e7d5      	b.n	8009662 <setvbuf+0xde>
 80096b6:	4648      	mov	r0, r9
 80096b8:	f7ff f912 	bl	80088e0 <malloc>
 80096bc:	4606      	mov	r6, r0
 80096be:	2800      	cmp	r0, #0
 80096c0:	d0b8      	beq.n	8009634 <setvbuf+0xb0>
 80096c2:	89a3      	ldrh	r3, [r4, #12]
 80096c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096c8:	81a3      	strh	r3, [r4, #12]
 80096ca:	464d      	mov	r5, r9
 80096cc:	e7cf      	b.n	800966e <setvbuf+0xea>
 80096ce:	2500      	movs	r5, #0
 80096d0:	e7b2      	b.n	8009638 <setvbuf+0xb4>
 80096d2:	46a9      	mov	r9, r5
 80096d4:	e7f5      	b.n	80096c2 <setvbuf+0x13e>
 80096d6:	60a2      	str	r2, [r4, #8]
 80096d8:	e7e6      	b.n	80096a8 <setvbuf+0x124>
 80096da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096dc:	f000 f98c 	bl	80099f8 <__retarget_lock_release_recursive>
 80096e0:	e7e7      	b.n	80096b2 <setvbuf+0x12e>
 80096e2:	f04f 35ff 	mov.w	r5, #4294967295
 80096e6:	e7bc      	b.n	8009662 <setvbuf+0xde>
 80096e8:	20000024 	.word	0x20000024

080096ec <siprintf>:
 80096ec:	b40e      	push	{r1, r2, r3}
 80096ee:	b500      	push	{lr}
 80096f0:	b09c      	sub	sp, #112	@ 0x70
 80096f2:	ab1d      	add	r3, sp, #116	@ 0x74
 80096f4:	9002      	str	r0, [sp, #8]
 80096f6:	9006      	str	r0, [sp, #24]
 80096f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80096fc:	4809      	ldr	r0, [pc, #36]	@ (8009724 <siprintf+0x38>)
 80096fe:	9107      	str	r1, [sp, #28]
 8009700:	9104      	str	r1, [sp, #16]
 8009702:	4909      	ldr	r1, [pc, #36]	@ (8009728 <siprintf+0x3c>)
 8009704:	f853 2b04 	ldr.w	r2, [r3], #4
 8009708:	9105      	str	r1, [sp, #20]
 800970a:	6800      	ldr	r0, [r0, #0]
 800970c:	9301      	str	r3, [sp, #4]
 800970e:	a902      	add	r1, sp, #8
 8009710:	f001 fbee 	bl	800aef0 <_svfiprintf_r>
 8009714:	9b02      	ldr	r3, [sp, #8]
 8009716:	2200      	movs	r2, #0
 8009718:	701a      	strb	r2, [r3, #0]
 800971a:	b01c      	add	sp, #112	@ 0x70
 800971c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009720:	b003      	add	sp, #12
 8009722:	4770      	bx	lr
 8009724:	20000024 	.word	0x20000024
 8009728:	ffff0208 	.word	0xffff0208

0800972c <__sread>:
 800972c:	b510      	push	{r4, lr}
 800972e:	460c      	mov	r4, r1
 8009730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009734:	f000 f900 	bl	8009938 <_read_r>
 8009738:	2800      	cmp	r0, #0
 800973a:	bfab      	itete	ge
 800973c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800973e:	89a3      	ldrhlt	r3, [r4, #12]
 8009740:	181b      	addge	r3, r3, r0
 8009742:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009746:	bfac      	ite	ge
 8009748:	6563      	strge	r3, [r4, #84]	@ 0x54
 800974a:	81a3      	strhlt	r3, [r4, #12]
 800974c:	bd10      	pop	{r4, pc}

0800974e <__swrite>:
 800974e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009752:	461f      	mov	r7, r3
 8009754:	898b      	ldrh	r3, [r1, #12]
 8009756:	05db      	lsls	r3, r3, #23
 8009758:	4605      	mov	r5, r0
 800975a:	460c      	mov	r4, r1
 800975c:	4616      	mov	r6, r2
 800975e:	d505      	bpl.n	800976c <__swrite+0x1e>
 8009760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009764:	2302      	movs	r3, #2
 8009766:	2200      	movs	r2, #0
 8009768:	f000 f8d4 	bl	8009914 <_lseek_r>
 800976c:	89a3      	ldrh	r3, [r4, #12]
 800976e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009772:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009776:	81a3      	strh	r3, [r4, #12]
 8009778:	4632      	mov	r2, r6
 800977a:	463b      	mov	r3, r7
 800977c:	4628      	mov	r0, r5
 800977e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009782:	f000 b8fb 	b.w	800997c <_write_r>

08009786 <__sseek>:
 8009786:	b510      	push	{r4, lr}
 8009788:	460c      	mov	r4, r1
 800978a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800978e:	f000 f8c1 	bl	8009914 <_lseek_r>
 8009792:	1c43      	adds	r3, r0, #1
 8009794:	89a3      	ldrh	r3, [r4, #12]
 8009796:	bf15      	itete	ne
 8009798:	6560      	strne	r0, [r4, #84]	@ 0x54
 800979a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800979e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80097a2:	81a3      	strheq	r3, [r4, #12]
 80097a4:	bf18      	it	ne
 80097a6:	81a3      	strhne	r3, [r4, #12]
 80097a8:	bd10      	pop	{r4, pc}

080097aa <__sclose>:
 80097aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097ae:	f000 b8a1 	b.w	80098f4 <_close_r>

080097b2 <__swbuf_r>:
 80097b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b4:	460e      	mov	r6, r1
 80097b6:	4614      	mov	r4, r2
 80097b8:	4605      	mov	r5, r0
 80097ba:	b118      	cbz	r0, 80097c4 <__swbuf_r+0x12>
 80097bc:	6a03      	ldr	r3, [r0, #32]
 80097be:	b90b      	cbnz	r3, 80097c4 <__swbuf_r+0x12>
 80097c0:	f7ff fe28 	bl	8009414 <__sinit>
 80097c4:	69a3      	ldr	r3, [r4, #24]
 80097c6:	60a3      	str	r3, [r4, #8]
 80097c8:	89a3      	ldrh	r3, [r4, #12]
 80097ca:	071a      	lsls	r2, r3, #28
 80097cc:	d501      	bpl.n	80097d2 <__swbuf_r+0x20>
 80097ce:	6923      	ldr	r3, [r4, #16]
 80097d0:	b943      	cbnz	r3, 80097e4 <__swbuf_r+0x32>
 80097d2:	4621      	mov	r1, r4
 80097d4:	4628      	mov	r0, r5
 80097d6:	f000 f82b 	bl	8009830 <__swsetup_r>
 80097da:	b118      	cbz	r0, 80097e4 <__swbuf_r+0x32>
 80097dc:	f04f 37ff 	mov.w	r7, #4294967295
 80097e0:	4638      	mov	r0, r7
 80097e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097e4:	6823      	ldr	r3, [r4, #0]
 80097e6:	6922      	ldr	r2, [r4, #16]
 80097e8:	1a98      	subs	r0, r3, r2
 80097ea:	6963      	ldr	r3, [r4, #20]
 80097ec:	b2f6      	uxtb	r6, r6
 80097ee:	4283      	cmp	r3, r0
 80097f0:	4637      	mov	r7, r6
 80097f2:	dc05      	bgt.n	8009800 <__swbuf_r+0x4e>
 80097f4:	4621      	mov	r1, r4
 80097f6:	4628      	mov	r0, r5
 80097f8:	f001 fe3c 	bl	800b474 <_fflush_r>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	d1ed      	bne.n	80097dc <__swbuf_r+0x2a>
 8009800:	68a3      	ldr	r3, [r4, #8]
 8009802:	3b01      	subs	r3, #1
 8009804:	60a3      	str	r3, [r4, #8]
 8009806:	6823      	ldr	r3, [r4, #0]
 8009808:	1c5a      	adds	r2, r3, #1
 800980a:	6022      	str	r2, [r4, #0]
 800980c:	701e      	strb	r6, [r3, #0]
 800980e:	6962      	ldr	r2, [r4, #20]
 8009810:	1c43      	adds	r3, r0, #1
 8009812:	429a      	cmp	r2, r3
 8009814:	d004      	beq.n	8009820 <__swbuf_r+0x6e>
 8009816:	89a3      	ldrh	r3, [r4, #12]
 8009818:	07db      	lsls	r3, r3, #31
 800981a:	d5e1      	bpl.n	80097e0 <__swbuf_r+0x2e>
 800981c:	2e0a      	cmp	r6, #10
 800981e:	d1df      	bne.n	80097e0 <__swbuf_r+0x2e>
 8009820:	4621      	mov	r1, r4
 8009822:	4628      	mov	r0, r5
 8009824:	f001 fe26 	bl	800b474 <_fflush_r>
 8009828:	2800      	cmp	r0, #0
 800982a:	d0d9      	beq.n	80097e0 <__swbuf_r+0x2e>
 800982c:	e7d6      	b.n	80097dc <__swbuf_r+0x2a>
	...

08009830 <__swsetup_r>:
 8009830:	b538      	push	{r3, r4, r5, lr}
 8009832:	4b29      	ldr	r3, [pc, #164]	@ (80098d8 <__swsetup_r+0xa8>)
 8009834:	4605      	mov	r5, r0
 8009836:	6818      	ldr	r0, [r3, #0]
 8009838:	460c      	mov	r4, r1
 800983a:	b118      	cbz	r0, 8009844 <__swsetup_r+0x14>
 800983c:	6a03      	ldr	r3, [r0, #32]
 800983e:	b90b      	cbnz	r3, 8009844 <__swsetup_r+0x14>
 8009840:	f7ff fde8 	bl	8009414 <__sinit>
 8009844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009848:	0719      	lsls	r1, r3, #28
 800984a:	d422      	bmi.n	8009892 <__swsetup_r+0x62>
 800984c:	06da      	lsls	r2, r3, #27
 800984e:	d407      	bmi.n	8009860 <__swsetup_r+0x30>
 8009850:	2209      	movs	r2, #9
 8009852:	602a      	str	r2, [r5, #0]
 8009854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009858:	81a3      	strh	r3, [r4, #12]
 800985a:	f04f 30ff 	mov.w	r0, #4294967295
 800985e:	e033      	b.n	80098c8 <__swsetup_r+0x98>
 8009860:	0758      	lsls	r0, r3, #29
 8009862:	d512      	bpl.n	800988a <__swsetup_r+0x5a>
 8009864:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009866:	b141      	cbz	r1, 800987a <__swsetup_r+0x4a>
 8009868:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800986c:	4299      	cmp	r1, r3
 800986e:	d002      	beq.n	8009876 <__swsetup_r+0x46>
 8009870:	4628      	mov	r0, r5
 8009872:	f000 ff15 	bl	800a6a0 <_free_r>
 8009876:	2300      	movs	r3, #0
 8009878:	6363      	str	r3, [r4, #52]	@ 0x34
 800987a:	89a3      	ldrh	r3, [r4, #12]
 800987c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009880:	81a3      	strh	r3, [r4, #12]
 8009882:	2300      	movs	r3, #0
 8009884:	6063      	str	r3, [r4, #4]
 8009886:	6923      	ldr	r3, [r4, #16]
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	89a3      	ldrh	r3, [r4, #12]
 800988c:	f043 0308 	orr.w	r3, r3, #8
 8009890:	81a3      	strh	r3, [r4, #12]
 8009892:	6923      	ldr	r3, [r4, #16]
 8009894:	b94b      	cbnz	r3, 80098aa <__swsetup_r+0x7a>
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800989c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098a0:	d003      	beq.n	80098aa <__swsetup_r+0x7a>
 80098a2:	4621      	mov	r1, r4
 80098a4:	4628      	mov	r0, r5
 80098a6:	f001 fe33 	bl	800b510 <__smakebuf_r>
 80098aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ae:	f013 0201 	ands.w	r2, r3, #1
 80098b2:	d00a      	beq.n	80098ca <__swsetup_r+0x9a>
 80098b4:	2200      	movs	r2, #0
 80098b6:	60a2      	str	r2, [r4, #8]
 80098b8:	6962      	ldr	r2, [r4, #20]
 80098ba:	4252      	negs	r2, r2
 80098bc:	61a2      	str	r2, [r4, #24]
 80098be:	6922      	ldr	r2, [r4, #16]
 80098c0:	b942      	cbnz	r2, 80098d4 <__swsetup_r+0xa4>
 80098c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80098c6:	d1c5      	bne.n	8009854 <__swsetup_r+0x24>
 80098c8:	bd38      	pop	{r3, r4, r5, pc}
 80098ca:	0799      	lsls	r1, r3, #30
 80098cc:	bf58      	it	pl
 80098ce:	6962      	ldrpl	r2, [r4, #20]
 80098d0:	60a2      	str	r2, [r4, #8]
 80098d2:	e7f4      	b.n	80098be <__swsetup_r+0x8e>
 80098d4:	2000      	movs	r0, #0
 80098d6:	e7f7      	b.n	80098c8 <__swsetup_r+0x98>
 80098d8:	20000024 	.word	0x20000024

080098dc <memset>:
 80098dc:	4402      	add	r2, r0
 80098de:	4603      	mov	r3, r0
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d100      	bne.n	80098e6 <memset+0xa>
 80098e4:	4770      	bx	lr
 80098e6:	f803 1b01 	strb.w	r1, [r3], #1
 80098ea:	e7f9      	b.n	80098e0 <memset+0x4>

080098ec <_localeconv_r>:
 80098ec:	4800      	ldr	r0, [pc, #0]	@ (80098f0 <_localeconv_r+0x4>)
 80098ee:	4770      	bx	lr
 80098f0:	20000164 	.word	0x20000164

080098f4 <_close_r>:
 80098f4:	b538      	push	{r3, r4, r5, lr}
 80098f6:	4d06      	ldr	r5, [pc, #24]	@ (8009910 <_close_r+0x1c>)
 80098f8:	2300      	movs	r3, #0
 80098fa:	4604      	mov	r4, r0
 80098fc:	4608      	mov	r0, r1
 80098fe:	602b      	str	r3, [r5, #0]
 8009900:	f7f8 fc8a 	bl	8002218 <_close>
 8009904:	1c43      	adds	r3, r0, #1
 8009906:	d102      	bne.n	800990e <_close_r+0x1a>
 8009908:	682b      	ldr	r3, [r5, #0]
 800990a:	b103      	cbz	r3, 800990e <_close_r+0x1a>
 800990c:	6023      	str	r3, [r4, #0]
 800990e:	bd38      	pop	{r3, r4, r5, pc}
 8009910:	20000acc 	.word	0x20000acc

08009914 <_lseek_r>:
 8009914:	b538      	push	{r3, r4, r5, lr}
 8009916:	4d07      	ldr	r5, [pc, #28]	@ (8009934 <_lseek_r+0x20>)
 8009918:	4604      	mov	r4, r0
 800991a:	4608      	mov	r0, r1
 800991c:	4611      	mov	r1, r2
 800991e:	2200      	movs	r2, #0
 8009920:	602a      	str	r2, [r5, #0]
 8009922:	461a      	mov	r2, r3
 8009924:	f7f8 fc82 	bl	800222c <_lseek>
 8009928:	1c43      	adds	r3, r0, #1
 800992a:	d102      	bne.n	8009932 <_lseek_r+0x1e>
 800992c:	682b      	ldr	r3, [r5, #0]
 800992e:	b103      	cbz	r3, 8009932 <_lseek_r+0x1e>
 8009930:	6023      	str	r3, [r4, #0]
 8009932:	bd38      	pop	{r3, r4, r5, pc}
 8009934:	20000acc 	.word	0x20000acc

08009938 <_read_r>:
 8009938:	b538      	push	{r3, r4, r5, lr}
 800993a:	4d07      	ldr	r5, [pc, #28]	@ (8009958 <_read_r+0x20>)
 800993c:	4604      	mov	r4, r0
 800993e:	4608      	mov	r0, r1
 8009940:	4611      	mov	r1, r2
 8009942:	2200      	movs	r2, #0
 8009944:	602a      	str	r2, [r5, #0]
 8009946:	461a      	mov	r2, r3
 8009948:	f7f9 fc20 	bl	800318c <_read>
 800994c:	1c43      	adds	r3, r0, #1
 800994e:	d102      	bne.n	8009956 <_read_r+0x1e>
 8009950:	682b      	ldr	r3, [r5, #0]
 8009952:	b103      	cbz	r3, 8009956 <_read_r+0x1e>
 8009954:	6023      	str	r3, [r4, #0]
 8009956:	bd38      	pop	{r3, r4, r5, pc}
 8009958:	20000acc 	.word	0x20000acc

0800995c <_sbrk_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	4d06      	ldr	r5, [pc, #24]	@ (8009978 <_sbrk_r+0x1c>)
 8009960:	2300      	movs	r3, #0
 8009962:	4604      	mov	r4, r0
 8009964:	4608      	mov	r0, r1
 8009966:	602b      	str	r3, [r5, #0]
 8009968:	f7f8 fc62 	bl	8002230 <_sbrk>
 800996c:	1c43      	adds	r3, r0, #1
 800996e:	d102      	bne.n	8009976 <_sbrk_r+0x1a>
 8009970:	682b      	ldr	r3, [r5, #0]
 8009972:	b103      	cbz	r3, 8009976 <_sbrk_r+0x1a>
 8009974:	6023      	str	r3, [r4, #0]
 8009976:	bd38      	pop	{r3, r4, r5, pc}
 8009978:	20000acc 	.word	0x20000acc

0800997c <_write_r>:
 800997c:	b538      	push	{r3, r4, r5, lr}
 800997e:	4d07      	ldr	r5, [pc, #28]	@ (800999c <_write_r+0x20>)
 8009980:	4604      	mov	r4, r0
 8009982:	4608      	mov	r0, r1
 8009984:	4611      	mov	r1, r2
 8009986:	2200      	movs	r2, #0
 8009988:	602a      	str	r2, [r5, #0]
 800998a:	461a      	mov	r2, r3
 800998c:	f7f9 fc22 	bl	80031d4 <_write>
 8009990:	1c43      	adds	r3, r0, #1
 8009992:	d102      	bne.n	800999a <_write_r+0x1e>
 8009994:	682b      	ldr	r3, [r5, #0]
 8009996:	b103      	cbz	r3, 800999a <_write_r+0x1e>
 8009998:	6023      	str	r3, [r4, #0]
 800999a:	bd38      	pop	{r3, r4, r5, pc}
 800999c:	20000acc 	.word	0x20000acc

080099a0 <__errno>:
 80099a0:	4b01      	ldr	r3, [pc, #4]	@ (80099a8 <__errno+0x8>)
 80099a2:	6818      	ldr	r0, [r3, #0]
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop
 80099a8:	20000024 	.word	0x20000024

080099ac <__libc_init_array>:
 80099ac:	b570      	push	{r4, r5, r6, lr}
 80099ae:	4d0d      	ldr	r5, [pc, #52]	@ (80099e4 <__libc_init_array+0x38>)
 80099b0:	4c0d      	ldr	r4, [pc, #52]	@ (80099e8 <__libc_init_array+0x3c>)
 80099b2:	1b64      	subs	r4, r4, r5
 80099b4:	10a4      	asrs	r4, r4, #2
 80099b6:	2600      	movs	r6, #0
 80099b8:	42a6      	cmp	r6, r4
 80099ba:	d109      	bne.n	80099d0 <__libc_init_array+0x24>
 80099bc:	4d0b      	ldr	r5, [pc, #44]	@ (80099ec <__libc_init_array+0x40>)
 80099be:	4c0c      	ldr	r4, [pc, #48]	@ (80099f0 <__libc_init_array+0x44>)
 80099c0:	f002 ff5e 	bl	800c880 <_init>
 80099c4:	1b64      	subs	r4, r4, r5
 80099c6:	10a4      	asrs	r4, r4, #2
 80099c8:	2600      	movs	r6, #0
 80099ca:	42a6      	cmp	r6, r4
 80099cc:	d105      	bne.n	80099da <__libc_init_array+0x2e>
 80099ce:	bd70      	pop	{r4, r5, r6, pc}
 80099d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80099d4:	4798      	blx	r3
 80099d6:	3601      	adds	r6, #1
 80099d8:	e7ee      	b.n	80099b8 <__libc_init_array+0xc>
 80099da:	f855 3b04 	ldr.w	r3, [r5], #4
 80099de:	4798      	blx	r3
 80099e0:	3601      	adds	r6, #1
 80099e2:	e7f2      	b.n	80099ca <__libc_init_array+0x1e>
 80099e4:	0800d5e8 	.word	0x0800d5e8
 80099e8:	0800d5e8 	.word	0x0800d5e8
 80099ec:	0800d5e8 	.word	0x0800d5e8
 80099f0:	0800d5ec 	.word	0x0800d5ec

080099f4 <__retarget_lock_init_recursive>:
 80099f4:	4770      	bx	lr

080099f6 <__retarget_lock_acquire_recursive>:
 80099f6:	4770      	bx	lr

080099f8 <__retarget_lock_release_recursive>:
 80099f8:	4770      	bx	lr

080099fa <abort>:
 80099fa:	b508      	push	{r3, lr}
 80099fc:	2006      	movs	r0, #6
 80099fe:	f001 fe05 	bl	800b60c <raise>
 8009a02:	2001      	movs	r0, #1
 8009a04:	f7f8 fc02 	bl	800220c <_exit>

08009a08 <quorem>:
 8009a08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a0c:	6903      	ldr	r3, [r0, #16]
 8009a0e:	690c      	ldr	r4, [r1, #16]
 8009a10:	42a3      	cmp	r3, r4
 8009a12:	4607      	mov	r7, r0
 8009a14:	db7e      	blt.n	8009b14 <quorem+0x10c>
 8009a16:	3c01      	subs	r4, #1
 8009a18:	f101 0814 	add.w	r8, r1, #20
 8009a1c:	00a3      	lsls	r3, r4, #2
 8009a1e:	f100 0514 	add.w	r5, r0, #20
 8009a22:	9300      	str	r3, [sp, #0]
 8009a24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a28:	9301      	str	r3, [sp, #4]
 8009a2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009a2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a32:	3301      	adds	r3, #1
 8009a34:	429a      	cmp	r2, r3
 8009a36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009a3a:	fbb2 f6f3 	udiv	r6, r2, r3
 8009a3e:	d32e      	bcc.n	8009a9e <quorem+0x96>
 8009a40:	f04f 0a00 	mov.w	sl, #0
 8009a44:	46c4      	mov	ip, r8
 8009a46:	46ae      	mov	lr, r5
 8009a48:	46d3      	mov	fp, sl
 8009a4a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009a4e:	b298      	uxth	r0, r3
 8009a50:	fb06 a000 	mla	r0, r6, r0, sl
 8009a54:	0c02      	lsrs	r2, r0, #16
 8009a56:	0c1b      	lsrs	r3, r3, #16
 8009a58:	fb06 2303 	mla	r3, r6, r3, r2
 8009a5c:	f8de 2000 	ldr.w	r2, [lr]
 8009a60:	b280      	uxth	r0, r0
 8009a62:	b292      	uxth	r2, r2
 8009a64:	1a12      	subs	r2, r2, r0
 8009a66:	445a      	add	r2, fp
 8009a68:	f8de 0000 	ldr.w	r0, [lr]
 8009a6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009a76:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009a7a:	b292      	uxth	r2, r2
 8009a7c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009a80:	45e1      	cmp	r9, ip
 8009a82:	f84e 2b04 	str.w	r2, [lr], #4
 8009a86:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009a8a:	d2de      	bcs.n	8009a4a <quorem+0x42>
 8009a8c:	9b00      	ldr	r3, [sp, #0]
 8009a8e:	58eb      	ldr	r3, [r5, r3]
 8009a90:	b92b      	cbnz	r3, 8009a9e <quorem+0x96>
 8009a92:	9b01      	ldr	r3, [sp, #4]
 8009a94:	3b04      	subs	r3, #4
 8009a96:	429d      	cmp	r5, r3
 8009a98:	461a      	mov	r2, r3
 8009a9a:	d32f      	bcc.n	8009afc <quorem+0xf4>
 8009a9c:	613c      	str	r4, [r7, #16]
 8009a9e:	4638      	mov	r0, r7
 8009aa0:	f001 f8c2 	bl	800ac28 <__mcmp>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	db25      	blt.n	8009af4 <quorem+0xec>
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	2000      	movs	r0, #0
 8009aac:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ab0:	f8d1 c000 	ldr.w	ip, [r1]
 8009ab4:	fa1f fe82 	uxth.w	lr, r2
 8009ab8:	fa1f f38c 	uxth.w	r3, ip
 8009abc:	eba3 030e 	sub.w	r3, r3, lr
 8009ac0:	4403      	add	r3, r0
 8009ac2:	0c12      	lsrs	r2, r2, #16
 8009ac4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009ac8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009acc:	b29b      	uxth	r3, r3
 8009ace:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ad2:	45c1      	cmp	r9, r8
 8009ad4:	f841 3b04 	str.w	r3, [r1], #4
 8009ad8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009adc:	d2e6      	bcs.n	8009aac <quorem+0xa4>
 8009ade:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ae2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ae6:	b922      	cbnz	r2, 8009af2 <quorem+0xea>
 8009ae8:	3b04      	subs	r3, #4
 8009aea:	429d      	cmp	r5, r3
 8009aec:	461a      	mov	r2, r3
 8009aee:	d30b      	bcc.n	8009b08 <quorem+0x100>
 8009af0:	613c      	str	r4, [r7, #16]
 8009af2:	3601      	adds	r6, #1
 8009af4:	4630      	mov	r0, r6
 8009af6:	b003      	add	sp, #12
 8009af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009afc:	6812      	ldr	r2, [r2, #0]
 8009afe:	3b04      	subs	r3, #4
 8009b00:	2a00      	cmp	r2, #0
 8009b02:	d1cb      	bne.n	8009a9c <quorem+0x94>
 8009b04:	3c01      	subs	r4, #1
 8009b06:	e7c6      	b.n	8009a96 <quorem+0x8e>
 8009b08:	6812      	ldr	r2, [r2, #0]
 8009b0a:	3b04      	subs	r3, #4
 8009b0c:	2a00      	cmp	r2, #0
 8009b0e:	d1ef      	bne.n	8009af0 <quorem+0xe8>
 8009b10:	3c01      	subs	r4, #1
 8009b12:	e7ea      	b.n	8009aea <quorem+0xe2>
 8009b14:	2000      	movs	r0, #0
 8009b16:	e7ee      	b.n	8009af6 <quorem+0xee>

08009b18 <_dtoa_r>:
 8009b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1c:	69c7      	ldr	r7, [r0, #28]
 8009b1e:	b099      	sub	sp, #100	@ 0x64
 8009b20:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009b24:	ec55 4b10 	vmov	r4, r5, d0
 8009b28:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009b2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b2c:	4683      	mov	fp, r0
 8009b2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b32:	b97f      	cbnz	r7, 8009b54 <_dtoa_r+0x3c>
 8009b34:	2010      	movs	r0, #16
 8009b36:	f7fe fed3 	bl	80088e0 <malloc>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009b40:	b920      	cbnz	r0, 8009b4c <_dtoa_r+0x34>
 8009b42:	4ba7      	ldr	r3, [pc, #668]	@ (8009de0 <_dtoa_r+0x2c8>)
 8009b44:	21ef      	movs	r1, #239	@ 0xef
 8009b46:	48a7      	ldr	r0, [pc, #668]	@ (8009de4 <_dtoa_r+0x2cc>)
 8009b48:	f7fe feac 	bl	80088a4 <__assert_func>
 8009b4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009b50:	6007      	str	r7, [r0, #0]
 8009b52:	60c7      	str	r7, [r0, #12]
 8009b54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009b58:	6819      	ldr	r1, [r3, #0]
 8009b5a:	b159      	cbz	r1, 8009b74 <_dtoa_r+0x5c>
 8009b5c:	685a      	ldr	r2, [r3, #4]
 8009b5e:	604a      	str	r2, [r1, #4]
 8009b60:	2301      	movs	r3, #1
 8009b62:	4093      	lsls	r3, r2
 8009b64:	608b      	str	r3, [r1, #8]
 8009b66:	4658      	mov	r0, fp
 8009b68:	f000 fe24 	bl	800a7b4 <_Bfree>
 8009b6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009b70:	2200      	movs	r2, #0
 8009b72:	601a      	str	r2, [r3, #0]
 8009b74:	1e2b      	subs	r3, r5, #0
 8009b76:	bfb9      	ittee	lt
 8009b78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009b7c:	9303      	strlt	r3, [sp, #12]
 8009b7e:	2300      	movge	r3, #0
 8009b80:	6033      	strge	r3, [r6, #0]
 8009b82:	9f03      	ldr	r7, [sp, #12]
 8009b84:	4b98      	ldr	r3, [pc, #608]	@ (8009de8 <_dtoa_r+0x2d0>)
 8009b86:	bfbc      	itt	lt
 8009b88:	2201      	movlt	r2, #1
 8009b8a:	6032      	strlt	r2, [r6, #0]
 8009b8c:	43bb      	bics	r3, r7
 8009b8e:	d112      	bne.n	8009bb6 <_dtoa_r+0x9e>
 8009b90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009b92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009b96:	6013      	str	r3, [r2, #0]
 8009b98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009b9c:	4323      	orrs	r3, r4
 8009b9e:	f000 854d 	beq.w	800a63c <_dtoa_r+0xb24>
 8009ba2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ba4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009dfc <_dtoa_r+0x2e4>
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	f000 854f 	beq.w	800a64c <_dtoa_r+0xb34>
 8009bae:	f10a 0303 	add.w	r3, sl, #3
 8009bb2:	f000 bd49 	b.w	800a648 <_dtoa_r+0xb30>
 8009bb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	ec51 0b17 	vmov	r0, r1, d7
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009bc6:	f7f7 feb7 	bl	8001938 <__aeabi_dcmpeq>
 8009bca:	4680      	mov	r8, r0
 8009bcc:	b158      	cbz	r0, 8009be6 <_dtoa_r+0xce>
 8009bce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	6013      	str	r3, [r2, #0]
 8009bd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009bd6:	b113      	cbz	r3, 8009bde <_dtoa_r+0xc6>
 8009bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009bda:	4b84      	ldr	r3, [pc, #528]	@ (8009dec <_dtoa_r+0x2d4>)
 8009bdc:	6013      	str	r3, [r2, #0]
 8009bde:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009e00 <_dtoa_r+0x2e8>
 8009be2:	f000 bd33 	b.w	800a64c <_dtoa_r+0xb34>
 8009be6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009bea:	aa16      	add	r2, sp, #88	@ 0x58
 8009bec:	a917      	add	r1, sp, #92	@ 0x5c
 8009bee:	4658      	mov	r0, fp
 8009bf0:	f001 f8ca 	bl	800ad88 <__d2b>
 8009bf4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009bf8:	4681      	mov	r9, r0
 8009bfa:	2e00      	cmp	r6, #0
 8009bfc:	d077      	beq.n	8009cee <_dtoa_r+0x1d6>
 8009bfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009c04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009c10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009c14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009c18:	4619      	mov	r1, r3
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	4b74      	ldr	r3, [pc, #464]	@ (8009df0 <_dtoa_r+0x2d8>)
 8009c1e:	f7f7 fa6b 	bl	80010f8 <__aeabi_dsub>
 8009c22:	a369      	add	r3, pc, #420	@ (adr r3, 8009dc8 <_dtoa_r+0x2b0>)
 8009c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c28:	f7f7 fc1e 	bl	8001468 <__aeabi_dmul>
 8009c2c:	a368      	add	r3, pc, #416	@ (adr r3, 8009dd0 <_dtoa_r+0x2b8>)
 8009c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c32:	f7f7 fa63 	bl	80010fc <__adddf3>
 8009c36:	4604      	mov	r4, r0
 8009c38:	4630      	mov	r0, r6
 8009c3a:	460d      	mov	r5, r1
 8009c3c:	f7f7 fbaa 	bl	8001394 <__aeabi_i2d>
 8009c40:	a365      	add	r3, pc, #404	@ (adr r3, 8009dd8 <_dtoa_r+0x2c0>)
 8009c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c46:	f7f7 fc0f 	bl	8001468 <__aeabi_dmul>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4620      	mov	r0, r4
 8009c50:	4629      	mov	r1, r5
 8009c52:	f7f7 fa53 	bl	80010fc <__adddf3>
 8009c56:	4604      	mov	r4, r0
 8009c58:	460d      	mov	r5, r1
 8009c5a:	f7f7 feb5 	bl	80019c8 <__aeabi_d2iz>
 8009c5e:	2200      	movs	r2, #0
 8009c60:	4607      	mov	r7, r0
 8009c62:	2300      	movs	r3, #0
 8009c64:	4620      	mov	r0, r4
 8009c66:	4629      	mov	r1, r5
 8009c68:	f7f7 fe70 	bl	800194c <__aeabi_dcmplt>
 8009c6c:	b140      	cbz	r0, 8009c80 <_dtoa_r+0x168>
 8009c6e:	4638      	mov	r0, r7
 8009c70:	f7f7 fb90 	bl	8001394 <__aeabi_i2d>
 8009c74:	4622      	mov	r2, r4
 8009c76:	462b      	mov	r3, r5
 8009c78:	f7f7 fe5e 	bl	8001938 <__aeabi_dcmpeq>
 8009c7c:	b900      	cbnz	r0, 8009c80 <_dtoa_r+0x168>
 8009c7e:	3f01      	subs	r7, #1
 8009c80:	2f16      	cmp	r7, #22
 8009c82:	d851      	bhi.n	8009d28 <_dtoa_r+0x210>
 8009c84:	4b5b      	ldr	r3, [pc, #364]	@ (8009df4 <_dtoa_r+0x2dc>)
 8009c86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c92:	f7f7 fe5b 	bl	800194c <__aeabi_dcmplt>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d048      	beq.n	8009d2c <_dtoa_r+0x214>
 8009c9a:	3f01      	subs	r7, #1
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ca0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009ca2:	1b9b      	subs	r3, r3, r6
 8009ca4:	1e5a      	subs	r2, r3, #1
 8009ca6:	bf44      	itt	mi
 8009ca8:	f1c3 0801 	rsbmi	r8, r3, #1
 8009cac:	2300      	movmi	r3, #0
 8009cae:	9208      	str	r2, [sp, #32]
 8009cb0:	bf54      	ite	pl
 8009cb2:	f04f 0800 	movpl.w	r8, #0
 8009cb6:	9308      	strmi	r3, [sp, #32]
 8009cb8:	2f00      	cmp	r7, #0
 8009cba:	db39      	blt.n	8009d30 <_dtoa_r+0x218>
 8009cbc:	9b08      	ldr	r3, [sp, #32]
 8009cbe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009cc0:	443b      	add	r3, r7
 8009cc2:	9308      	str	r3, [sp, #32]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cca:	2b09      	cmp	r3, #9
 8009ccc:	d864      	bhi.n	8009d98 <_dtoa_r+0x280>
 8009cce:	2b05      	cmp	r3, #5
 8009cd0:	bfc4      	itt	gt
 8009cd2:	3b04      	subgt	r3, #4
 8009cd4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cd8:	f1a3 0302 	sub.w	r3, r3, #2
 8009cdc:	bfcc      	ite	gt
 8009cde:	2400      	movgt	r4, #0
 8009ce0:	2401      	movle	r4, #1
 8009ce2:	2b03      	cmp	r3, #3
 8009ce4:	d863      	bhi.n	8009dae <_dtoa_r+0x296>
 8009ce6:	e8df f003 	tbb	[pc, r3]
 8009cea:	372a      	.short	0x372a
 8009cec:	5535      	.short	0x5535
 8009cee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009cf2:	441e      	add	r6, r3
 8009cf4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009cf8:	2b20      	cmp	r3, #32
 8009cfa:	bfc1      	itttt	gt
 8009cfc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009d00:	409f      	lslgt	r7, r3
 8009d02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009d06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009d0a:	bfd6      	itet	le
 8009d0c:	f1c3 0320 	rsble	r3, r3, #32
 8009d10:	ea47 0003 	orrgt.w	r0, r7, r3
 8009d14:	fa04 f003 	lslle.w	r0, r4, r3
 8009d18:	f7f7 fb2c 	bl	8001374 <__aeabi_ui2d>
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009d22:	3e01      	subs	r6, #1
 8009d24:	9214      	str	r2, [sp, #80]	@ 0x50
 8009d26:	e777      	b.n	8009c18 <_dtoa_r+0x100>
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e7b8      	b.n	8009c9e <_dtoa_r+0x186>
 8009d2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8009d2e:	e7b7      	b.n	8009ca0 <_dtoa_r+0x188>
 8009d30:	427b      	negs	r3, r7
 8009d32:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d34:	2300      	movs	r3, #0
 8009d36:	eba8 0807 	sub.w	r8, r8, r7
 8009d3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d3c:	e7c4      	b.n	8009cc8 <_dtoa_r+0x1b0>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dc35      	bgt.n	8009db4 <_dtoa_r+0x29c>
 8009d48:	2301      	movs	r3, #1
 8009d4a:	9300      	str	r3, [sp, #0]
 8009d4c:	9307      	str	r3, [sp, #28]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d52:	e00b      	b.n	8009d6c <_dtoa_r+0x254>
 8009d54:	2301      	movs	r3, #1
 8009d56:	e7f3      	b.n	8009d40 <_dtoa_r+0x228>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d5e:	18fb      	adds	r3, r7, r3
 8009d60:	9300      	str	r3, [sp, #0]
 8009d62:	3301      	adds	r3, #1
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	9307      	str	r3, [sp, #28]
 8009d68:	bfb8      	it	lt
 8009d6a:	2301      	movlt	r3, #1
 8009d6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009d70:	2100      	movs	r1, #0
 8009d72:	2204      	movs	r2, #4
 8009d74:	f102 0514 	add.w	r5, r2, #20
 8009d78:	429d      	cmp	r5, r3
 8009d7a:	d91f      	bls.n	8009dbc <_dtoa_r+0x2a4>
 8009d7c:	6041      	str	r1, [r0, #4]
 8009d7e:	4658      	mov	r0, fp
 8009d80:	f000 fcd8 	bl	800a734 <_Balloc>
 8009d84:	4682      	mov	sl, r0
 8009d86:	2800      	cmp	r0, #0
 8009d88:	d13c      	bne.n	8009e04 <_dtoa_r+0x2ec>
 8009d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8009df8 <_dtoa_r+0x2e0>)
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009d92:	e6d8      	b.n	8009b46 <_dtoa_r+0x2e>
 8009d94:	2301      	movs	r3, #1
 8009d96:	e7e0      	b.n	8009d5a <_dtoa_r+0x242>
 8009d98:	2401      	movs	r4, #1
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009da0:	f04f 33ff 	mov.w	r3, #4294967295
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	9307      	str	r3, [sp, #28]
 8009da8:	2200      	movs	r2, #0
 8009daa:	2312      	movs	r3, #18
 8009dac:	e7d0      	b.n	8009d50 <_dtoa_r+0x238>
 8009dae:	2301      	movs	r3, #1
 8009db0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009db2:	e7f5      	b.n	8009da0 <_dtoa_r+0x288>
 8009db4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	9307      	str	r3, [sp, #28]
 8009dba:	e7d7      	b.n	8009d6c <_dtoa_r+0x254>
 8009dbc:	3101      	adds	r1, #1
 8009dbe:	0052      	lsls	r2, r2, #1
 8009dc0:	e7d8      	b.n	8009d74 <_dtoa_r+0x25c>
 8009dc2:	bf00      	nop
 8009dc4:	f3af 8000 	nop.w
 8009dc8:	636f4361 	.word	0x636f4361
 8009dcc:	3fd287a7 	.word	0x3fd287a7
 8009dd0:	8b60c8b3 	.word	0x8b60c8b3
 8009dd4:	3fc68a28 	.word	0x3fc68a28
 8009dd8:	509f79fb 	.word	0x509f79fb
 8009ddc:	3fd34413 	.word	0x3fd34413
 8009de0:	0800d111 	.word	0x0800d111
 8009de4:	0800d128 	.word	0x0800d128
 8009de8:	7ff00000 	.word	0x7ff00000
 8009dec:	0800d0e1 	.word	0x0800d0e1
 8009df0:	3ff80000 	.word	0x3ff80000
 8009df4:	0800d220 	.word	0x0800d220
 8009df8:	0800d180 	.word	0x0800d180
 8009dfc:	0800d10d 	.word	0x0800d10d
 8009e00:	0800d0e0 	.word	0x0800d0e0
 8009e04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009e08:	6018      	str	r0, [r3, #0]
 8009e0a:	9b07      	ldr	r3, [sp, #28]
 8009e0c:	2b0e      	cmp	r3, #14
 8009e0e:	f200 80a4 	bhi.w	8009f5a <_dtoa_r+0x442>
 8009e12:	2c00      	cmp	r4, #0
 8009e14:	f000 80a1 	beq.w	8009f5a <_dtoa_r+0x442>
 8009e18:	2f00      	cmp	r7, #0
 8009e1a:	dd33      	ble.n	8009e84 <_dtoa_r+0x36c>
 8009e1c:	4bad      	ldr	r3, [pc, #692]	@ (800a0d4 <_dtoa_r+0x5bc>)
 8009e1e:	f007 020f 	and.w	r2, r7, #15
 8009e22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e26:	ed93 7b00 	vldr	d7, [r3]
 8009e2a:	05f8      	lsls	r0, r7, #23
 8009e2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009e30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009e34:	d516      	bpl.n	8009e64 <_dtoa_r+0x34c>
 8009e36:	4ba8      	ldr	r3, [pc, #672]	@ (800a0d8 <_dtoa_r+0x5c0>)
 8009e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009e40:	f7f7 fc3c 	bl	80016bc <__aeabi_ddiv>
 8009e44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e48:	f004 040f 	and.w	r4, r4, #15
 8009e4c:	2603      	movs	r6, #3
 8009e4e:	4da2      	ldr	r5, [pc, #648]	@ (800a0d8 <_dtoa_r+0x5c0>)
 8009e50:	b954      	cbnz	r4, 8009e68 <_dtoa_r+0x350>
 8009e52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e5a:	f7f7 fc2f 	bl	80016bc <__aeabi_ddiv>
 8009e5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e62:	e028      	b.n	8009eb6 <_dtoa_r+0x39e>
 8009e64:	2602      	movs	r6, #2
 8009e66:	e7f2      	b.n	8009e4e <_dtoa_r+0x336>
 8009e68:	07e1      	lsls	r1, r4, #31
 8009e6a:	d508      	bpl.n	8009e7e <_dtoa_r+0x366>
 8009e6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009e74:	f7f7 faf8 	bl	8001468 <__aeabi_dmul>
 8009e78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e7c:	3601      	adds	r6, #1
 8009e7e:	1064      	asrs	r4, r4, #1
 8009e80:	3508      	adds	r5, #8
 8009e82:	e7e5      	b.n	8009e50 <_dtoa_r+0x338>
 8009e84:	f000 80d2 	beq.w	800a02c <_dtoa_r+0x514>
 8009e88:	427c      	negs	r4, r7
 8009e8a:	4b92      	ldr	r3, [pc, #584]	@ (800a0d4 <_dtoa_r+0x5bc>)
 8009e8c:	4d92      	ldr	r5, [pc, #584]	@ (800a0d8 <_dtoa_r+0x5c0>)
 8009e8e:	f004 020f 	and.w	r2, r4, #15
 8009e92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e9e:	f7f7 fae3 	bl	8001468 <__aeabi_dmul>
 8009ea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ea6:	1124      	asrs	r4, r4, #4
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	2602      	movs	r6, #2
 8009eac:	2c00      	cmp	r4, #0
 8009eae:	f040 80b2 	bne.w	800a016 <_dtoa_r+0x4fe>
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1d3      	bne.n	8009e5e <_dtoa_r+0x346>
 8009eb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009eb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	f000 80b7 	beq.w	800a030 <_dtoa_r+0x518>
 8009ec2:	4b86      	ldr	r3, [pc, #536]	@ (800a0dc <_dtoa_r+0x5c4>)
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f7f7 fd3f 	bl	800194c <__aeabi_dcmplt>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	f000 80ae 	beq.w	800a030 <_dtoa_r+0x518>
 8009ed4:	9b07      	ldr	r3, [sp, #28]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f000 80aa 	beq.w	800a030 <_dtoa_r+0x518>
 8009edc:	9b00      	ldr	r3, [sp, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	dd37      	ble.n	8009f52 <_dtoa_r+0x43a>
 8009ee2:	1e7b      	subs	r3, r7, #1
 8009ee4:	9304      	str	r3, [sp, #16]
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	4b7d      	ldr	r3, [pc, #500]	@ (800a0e0 <_dtoa_r+0x5c8>)
 8009eea:	2200      	movs	r2, #0
 8009eec:	4629      	mov	r1, r5
 8009eee:	f7f7 fabb 	bl	8001468 <__aeabi_dmul>
 8009ef2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ef6:	9c00      	ldr	r4, [sp, #0]
 8009ef8:	3601      	adds	r6, #1
 8009efa:	4630      	mov	r0, r6
 8009efc:	f7f7 fa4a 	bl	8001394 <__aeabi_i2d>
 8009f00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f04:	f7f7 fab0 	bl	8001468 <__aeabi_dmul>
 8009f08:	4b76      	ldr	r3, [pc, #472]	@ (800a0e4 <_dtoa_r+0x5cc>)
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f7f7 f8f6 	bl	80010fc <__adddf3>
 8009f10:	4605      	mov	r5, r0
 8009f12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009f16:	2c00      	cmp	r4, #0
 8009f18:	f040 808d 	bne.w	800a036 <_dtoa_r+0x51e>
 8009f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f20:	4b71      	ldr	r3, [pc, #452]	@ (800a0e8 <_dtoa_r+0x5d0>)
 8009f22:	2200      	movs	r2, #0
 8009f24:	f7f7 f8e8 	bl	80010f8 <__aeabi_dsub>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f30:	462a      	mov	r2, r5
 8009f32:	4633      	mov	r3, r6
 8009f34:	f7f7 fd28 	bl	8001988 <__aeabi_dcmpgt>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	f040 828b 	bne.w	800a454 <_dtoa_r+0x93c>
 8009f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f42:	462a      	mov	r2, r5
 8009f44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009f48:	f7f7 fd00 	bl	800194c <__aeabi_dcmplt>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	f040 8128 	bne.w	800a1a2 <_dtoa_r+0x68a>
 8009f52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009f56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009f5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	f2c0 815a 	blt.w	800a216 <_dtoa_r+0x6fe>
 8009f62:	2f0e      	cmp	r7, #14
 8009f64:	f300 8157 	bgt.w	800a216 <_dtoa_r+0x6fe>
 8009f68:	4b5a      	ldr	r3, [pc, #360]	@ (800a0d4 <_dtoa_r+0x5bc>)
 8009f6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009f6e:	ed93 7b00 	vldr	d7, [r3]
 8009f72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	ed8d 7b00 	vstr	d7, [sp]
 8009f7a:	da03      	bge.n	8009f84 <_dtoa_r+0x46c>
 8009f7c:	9b07      	ldr	r3, [sp, #28]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	f340 8101 	ble.w	800a186 <_dtoa_r+0x66e>
 8009f84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009f88:	4656      	mov	r6, sl
 8009f8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f8e:	4620      	mov	r0, r4
 8009f90:	4629      	mov	r1, r5
 8009f92:	f7f7 fb93 	bl	80016bc <__aeabi_ddiv>
 8009f96:	f7f7 fd17 	bl	80019c8 <__aeabi_d2iz>
 8009f9a:	4680      	mov	r8, r0
 8009f9c:	f7f7 f9fa 	bl	8001394 <__aeabi_i2d>
 8009fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fa4:	f7f7 fa60 	bl	8001468 <__aeabi_dmul>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	460b      	mov	r3, r1
 8009fac:	4620      	mov	r0, r4
 8009fae:	4629      	mov	r1, r5
 8009fb0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009fb4:	f7f7 f8a0 	bl	80010f8 <__aeabi_dsub>
 8009fb8:	f806 4b01 	strb.w	r4, [r6], #1
 8009fbc:	9d07      	ldr	r5, [sp, #28]
 8009fbe:	eba6 040a 	sub.w	r4, r6, sl
 8009fc2:	42a5      	cmp	r5, r4
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	f040 8117 	bne.w	800a1fa <_dtoa_r+0x6e2>
 8009fcc:	f7f7 f896 	bl	80010fc <__adddf3>
 8009fd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fd4:	4604      	mov	r4, r0
 8009fd6:	460d      	mov	r5, r1
 8009fd8:	f7f7 fcd6 	bl	8001988 <__aeabi_dcmpgt>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	f040 80f9 	bne.w	800a1d4 <_dtoa_r+0x6bc>
 8009fe2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	4629      	mov	r1, r5
 8009fea:	f7f7 fca5 	bl	8001938 <__aeabi_dcmpeq>
 8009fee:	b118      	cbz	r0, 8009ff8 <_dtoa_r+0x4e0>
 8009ff0:	f018 0f01 	tst.w	r8, #1
 8009ff4:	f040 80ee 	bne.w	800a1d4 <_dtoa_r+0x6bc>
 8009ff8:	4649      	mov	r1, r9
 8009ffa:	4658      	mov	r0, fp
 8009ffc:	f000 fbda 	bl	800a7b4 <_Bfree>
 800a000:	2300      	movs	r3, #0
 800a002:	7033      	strb	r3, [r6, #0]
 800a004:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a006:	3701      	adds	r7, #1
 800a008:	601f      	str	r7, [r3, #0]
 800a00a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 831d 	beq.w	800a64c <_dtoa_r+0xb34>
 800a012:	601e      	str	r6, [r3, #0]
 800a014:	e31a      	b.n	800a64c <_dtoa_r+0xb34>
 800a016:	07e2      	lsls	r2, r4, #31
 800a018:	d505      	bpl.n	800a026 <_dtoa_r+0x50e>
 800a01a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a01e:	f7f7 fa23 	bl	8001468 <__aeabi_dmul>
 800a022:	3601      	adds	r6, #1
 800a024:	2301      	movs	r3, #1
 800a026:	1064      	asrs	r4, r4, #1
 800a028:	3508      	adds	r5, #8
 800a02a:	e73f      	b.n	8009eac <_dtoa_r+0x394>
 800a02c:	2602      	movs	r6, #2
 800a02e:	e742      	b.n	8009eb6 <_dtoa_r+0x39e>
 800a030:	9c07      	ldr	r4, [sp, #28]
 800a032:	9704      	str	r7, [sp, #16]
 800a034:	e761      	b.n	8009efa <_dtoa_r+0x3e2>
 800a036:	4b27      	ldr	r3, [pc, #156]	@ (800a0d4 <_dtoa_r+0x5bc>)
 800a038:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a03a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a03e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a042:	4454      	add	r4, sl
 800a044:	2900      	cmp	r1, #0
 800a046:	d053      	beq.n	800a0f0 <_dtoa_r+0x5d8>
 800a048:	4928      	ldr	r1, [pc, #160]	@ (800a0ec <_dtoa_r+0x5d4>)
 800a04a:	2000      	movs	r0, #0
 800a04c:	f7f7 fb36 	bl	80016bc <__aeabi_ddiv>
 800a050:	4633      	mov	r3, r6
 800a052:	462a      	mov	r2, r5
 800a054:	f7f7 f850 	bl	80010f8 <__aeabi_dsub>
 800a058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a05c:	4656      	mov	r6, sl
 800a05e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a062:	f7f7 fcb1 	bl	80019c8 <__aeabi_d2iz>
 800a066:	4605      	mov	r5, r0
 800a068:	f7f7 f994 	bl	8001394 <__aeabi_i2d>
 800a06c:	4602      	mov	r2, r0
 800a06e:	460b      	mov	r3, r1
 800a070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a074:	f7f7 f840 	bl	80010f8 <__aeabi_dsub>
 800a078:	3530      	adds	r5, #48	@ 0x30
 800a07a:	4602      	mov	r2, r0
 800a07c:	460b      	mov	r3, r1
 800a07e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a082:	f806 5b01 	strb.w	r5, [r6], #1
 800a086:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a08a:	f7f7 fc5f 	bl	800194c <__aeabi_dcmplt>
 800a08e:	2800      	cmp	r0, #0
 800a090:	d171      	bne.n	800a176 <_dtoa_r+0x65e>
 800a092:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a096:	4911      	ldr	r1, [pc, #68]	@ (800a0dc <_dtoa_r+0x5c4>)
 800a098:	2000      	movs	r0, #0
 800a09a:	f7f7 f82d 	bl	80010f8 <__aeabi_dsub>
 800a09e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a0a2:	f7f7 fc53 	bl	800194c <__aeabi_dcmplt>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	f040 8095 	bne.w	800a1d6 <_dtoa_r+0x6be>
 800a0ac:	42a6      	cmp	r6, r4
 800a0ae:	f43f af50 	beq.w	8009f52 <_dtoa_r+0x43a>
 800a0b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a0b6:	4b0a      	ldr	r3, [pc, #40]	@ (800a0e0 <_dtoa_r+0x5c8>)
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f7f7 f9d5 	bl	8001468 <__aeabi_dmul>
 800a0be:	4b08      	ldr	r3, [pc, #32]	@ (800a0e0 <_dtoa_r+0x5c8>)
 800a0c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0ca:	f7f7 f9cd 	bl	8001468 <__aeabi_dmul>
 800a0ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0d2:	e7c4      	b.n	800a05e <_dtoa_r+0x546>
 800a0d4:	0800d220 	.word	0x0800d220
 800a0d8:	0800d1f8 	.word	0x0800d1f8
 800a0dc:	3ff00000 	.word	0x3ff00000
 800a0e0:	40240000 	.word	0x40240000
 800a0e4:	401c0000 	.word	0x401c0000
 800a0e8:	40140000 	.word	0x40140000
 800a0ec:	3fe00000 	.word	0x3fe00000
 800a0f0:	4631      	mov	r1, r6
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	f7f7 f9b8 	bl	8001468 <__aeabi_dmul>
 800a0f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a0fc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a0fe:	4656      	mov	r6, sl
 800a100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a104:	f7f7 fc60 	bl	80019c8 <__aeabi_d2iz>
 800a108:	4605      	mov	r5, r0
 800a10a:	f7f7 f943 	bl	8001394 <__aeabi_i2d>
 800a10e:	4602      	mov	r2, r0
 800a110:	460b      	mov	r3, r1
 800a112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a116:	f7f6 ffef 	bl	80010f8 <__aeabi_dsub>
 800a11a:	3530      	adds	r5, #48	@ 0x30
 800a11c:	f806 5b01 	strb.w	r5, [r6], #1
 800a120:	4602      	mov	r2, r0
 800a122:	460b      	mov	r3, r1
 800a124:	42a6      	cmp	r6, r4
 800a126:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a12a:	f04f 0200 	mov.w	r2, #0
 800a12e:	d124      	bne.n	800a17a <_dtoa_r+0x662>
 800a130:	4bac      	ldr	r3, [pc, #688]	@ (800a3e4 <_dtoa_r+0x8cc>)
 800a132:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a136:	f7f6 ffe1 	bl	80010fc <__adddf3>
 800a13a:	4602      	mov	r2, r0
 800a13c:	460b      	mov	r3, r1
 800a13e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a142:	f7f7 fc21 	bl	8001988 <__aeabi_dcmpgt>
 800a146:	2800      	cmp	r0, #0
 800a148:	d145      	bne.n	800a1d6 <_dtoa_r+0x6be>
 800a14a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a14e:	49a5      	ldr	r1, [pc, #660]	@ (800a3e4 <_dtoa_r+0x8cc>)
 800a150:	2000      	movs	r0, #0
 800a152:	f7f6 ffd1 	bl	80010f8 <__aeabi_dsub>
 800a156:	4602      	mov	r2, r0
 800a158:	460b      	mov	r3, r1
 800a15a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a15e:	f7f7 fbf5 	bl	800194c <__aeabi_dcmplt>
 800a162:	2800      	cmp	r0, #0
 800a164:	f43f aef5 	beq.w	8009f52 <_dtoa_r+0x43a>
 800a168:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a16a:	1e73      	subs	r3, r6, #1
 800a16c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a16e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a172:	2b30      	cmp	r3, #48	@ 0x30
 800a174:	d0f8      	beq.n	800a168 <_dtoa_r+0x650>
 800a176:	9f04      	ldr	r7, [sp, #16]
 800a178:	e73e      	b.n	8009ff8 <_dtoa_r+0x4e0>
 800a17a:	4b9b      	ldr	r3, [pc, #620]	@ (800a3e8 <_dtoa_r+0x8d0>)
 800a17c:	f7f7 f974 	bl	8001468 <__aeabi_dmul>
 800a180:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a184:	e7bc      	b.n	800a100 <_dtoa_r+0x5e8>
 800a186:	d10c      	bne.n	800a1a2 <_dtoa_r+0x68a>
 800a188:	4b98      	ldr	r3, [pc, #608]	@ (800a3ec <_dtoa_r+0x8d4>)
 800a18a:	2200      	movs	r2, #0
 800a18c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a190:	f7f7 f96a 	bl	8001468 <__aeabi_dmul>
 800a194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a198:	f7f7 fbec 	bl	8001974 <__aeabi_dcmpge>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	f000 8157 	beq.w	800a450 <_dtoa_r+0x938>
 800a1a2:	2400      	movs	r4, #0
 800a1a4:	4625      	mov	r5, r4
 800a1a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1a8:	43db      	mvns	r3, r3
 800a1aa:	9304      	str	r3, [sp, #16]
 800a1ac:	4656      	mov	r6, sl
 800a1ae:	2700      	movs	r7, #0
 800a1b0:	4621      	mov	r1, r4
 800a1b2:	4658      	mov	r0, fp
 800a1b4:	f000 fafe 	bl	800a7b4 <_Bfree>
 800a1b8:	2d00      	cmp	r5, #0
 800a1ba:	d0dc      	beq.n	800a176 <_dtoa_r+0x65e>
 800a1bc:	b12f      	cbz	r7, 800a1ca <_dtoa_r+0x6b2>
 800a1be:	42af      	cmp	r7, r5
 800a1c0:	d003      	beq.n	800a1ca <_dtoa_r+0x6b2>
 800a1c2:	4639      	mov	r1, r7
 800a1c4:	4658      	mov	r0, fp
 800a1c6:	f000 faf5 	bl	800a7b4 <_Bfree>
 800a1ca:	4629      	mov	r1, r5
 800a1cc:	4658      	mov	r0, fp
 800a1ce:	f000 faf1 	bl	800a7b4 <_Bfree>
 800a1d2:	e7d0      	b.n	800a176 <_dtoa_r+0x65e>
 800a1d4:	9704      	str	r7, [sp, #16]
 800a1d6:	4633      	mov	r3, r6
 800a1d8:	461e      	mov	r6, r3
 800a1da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a1de:	2a39      	cmp	r2, #57	@ 0x39
 800a1e0:	d107      	bne.n	800a1f2 <_dtoa_r+0x6da>
 800a1e2:	459a      	cmp	sl, r3
 800a1e4:	d1f8      	bne.n	800a1d8 <_dtoa_r+0x6c0>
 800a1e6:	9a04      	ldr	r2, [sp, #16]
 800a1e8:	3201      	adds	r2, #1
 800a1ea:	9204      	str	r2, [sp, #16]
 800a1ec:	2230      	movs	r2, #48	@ 0x30
 800a1ee:	f88a 2000 	strb.w	r2, [sl]
 800a1f2:	781a      	ldrb	r2, [r3, #0]
 800a1f4:	3201      	adds	r2, #1
 800a1f6:	701a      	strb	r2, [r3, #0]
 800a1f8:	e7bd      	b.n	800a176 <_dtoa_r+0x65e>
 800a1fa:	4b7b      	ldr	r3, [pc, #492]	@ (800a3e8 <_dtoa_r+0x8d0>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	f7f7 f933 	bl	8001468 <__aeabi_dmul>
 800a202:	2200      	movs	r2, #0
 800a204:	2300      	movs	r3, #0
 800a206:	4604      	mov	r4, r0
 800a208:	460d      	mov	r5, r1
 800a20a:	f7f7 fb95 	bl	8001938 <__aeabi_dcmpeq>
 800a20e:	2800      	cmp	r0, #0
 800a210:	f43f aebb 	beq.w	8009f8a <_dtoa_r+0x472>
 800a214:	e6f0      	b.n	8009ff8 <_dtoa_r+0x4e0>
 800a216:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a218:	2a00      	cmp	r2, #0
 800a21a:	f000 80db 	beq.w	800a3d4 <_dtoa_r+0x8bc>
 800a21e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a220:	2a01      	cmp	r2, #1
 800a222:	f300 80bf 	bgt.w	800a3a4 <_dtoa_r+0x88c>
 800a226:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a228:	2a00      	cmp	r2, #0
 800a22a:	f000 80b7 	beq.w	800a39c <_dtoa_r+0x884>
 800a22e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a232:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a234:	4646      	mov	r6, r8
 800a236:	9a08      	ldr	r2, [sp, #32]
 800a238:	2101      	movs	r1, #1
 800a23a:	441a      	add	r2, r3
 800a23c:	4658      	mov	r0, fp
 800a23e:	4498      	add	r8, r3
 800a240:	9208      	str	r2, [sp, #32]
 800a242:	f000 fb6b 	bl	800a91c <__i2b>
 800a246:	4605      	mov	r5, r0
 800a248:	b15e      	cbz	r6, 800a262 <_dtoa_r+0x74a>
 800a24a:	9b08      	ldr	r3, [sp, #32]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	dd08      	ble.n	800a262 <_dtoa_r+0x74a>
 800a250:	42b3      	cmp	r3, r6
 800a252:	9a08      	ldr	r2, [sp, #32]
 800a254:	bfa8      	it	ge
 800a256:	4633      	movge	r3, r6
 800a258:	eba8 0803 	sub.w	r8, r8, r3
 800a25c:	1af6      	subs	r6, r6, r3
 800a25e:	1ad3      	subs	r3, r2, r3
 800a260:	9308      	str	r3, [sp, #32]
 800a262:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a264:	b1f3      	cbz	r3, 800a2a4 <_dtoa_r+0x78c>
 800a266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 80b7 	beq.w	800a3dc <_dtoa_r+0x8c4>
 800a26e:	b18c      	cbz	r4, 800a294 <_dtoa_r+0x77c>
 800a270:	4629      	mov	r1, r5
 800a272:	4622      	mov	r2, r4
 800a274:	4658      	mov	r0, fp
 800a276:	f000 fc11 	bl	800aa9c <__pow5mult>
 800a27a:	464a      	mov	r2, r9
 800a27c:	4601      	mov	r1, r0
 800a27e:	4605      	mov	r5, r0
 800a280:	4658      	mov	r0, fp
 800a282:	f000 fb61 	bl	800a948 <__multiply>
 800a286:	4649      	mov	r1, r9
 800a288:	9004      	str	r0, [sp, #16]
 800a28a:	4658      	mov	r0, fp
 800a28c:	f000 fa92 	bl	800a7b4 <_Bfree>
 800a290:	9b04      	ldr	r3, [sp, #16]
 800a292:	4699      	mov	r9, r3
 800a294:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a296:	1b1a      	subs	r2, r3, r4
 800a298:	d004      	beq.n	800a2a4 <_dtoa_r+0x78c>
 800a29a:	4649      	mov	r1, r9
 800a29c:	4658      	mov	r0, fp
 800a29e:	f000 fbfd 	bl	800aa9c <__pow5mult>
 800a2a2:	4681      	mov	r9, r0
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	4658      	mov	r0, fp
 800a2a8:	f000 fb38 	bl	800a91c <__i2b>
 800a2ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f000 81cf 	beq.w	800a654 <_dtoa_r+0xb3c>
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	4601      	mov	r1, r0
 800a2ba:	4658      	mov	r0, fp
 800a2bc:	f000 fbee 	bl	800aa9c <__pow5mult>
 800a2c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c2:	2b01      	cmp	r3, #1
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	f300 8095 	bgt.w	800a3f4 <_dtoa_r+0x8dc>
 800a2ca:	9b02      	ldr	r3, [sp, #8]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	f040 8087 	bne.w	800a3e0 <_dtoa_r+0x8c8>
 800a2d2:	9b03      	ldr	r3, [sp, #12]
 800a2d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f040 8089 	bne.w	800a3f0 <_dtoa_r+0x8d8>
 800a2de:	9b03      	ldr	r3, [sp, #12]
 800a2e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2e4:	0d1b      	lsrs	r3, r3, #20
 800a2e6:	051b      	lsls	r3, r3, #20
 800a2e8:	b12b      	cbz	r3, 800a2f6 <_dtoa_r+0x7de>
 800a2ea:	9b08      	ldr	r3, [sp, #32]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	9308      	str	r3, [sp, #32]
 800a2f0:	f108 0801 	add.w	r8, r8, #1
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f000 81b0 	beq.w	800a660 <_dtoa_r+0xb48>
 800a300:	6923      	ldr	r3, [r4, #16]
 800a302:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a306:	6918      	ldr	r0, [r3, #16]
 800a308:	f000 fabc 	bl	800a884 <__hi0bits>
 800a30c:	f1c0 0020 	rsb	r0, r0, #32
 800a310:	9b08      	ldr	r3, [sp, #32]
 800a312:	4418      	add	r0, r3
 800a314:	f010 001f 	ands.w	r0, r0, #31
 800a318:	d077      	beq.n	800a40a <_dtoa_r+0x8f2>
 800a31a:	f1c0 0320 	rsb	r3, r0, #32
 800a31e:	2b04      	cmp	r3, #4
 800a320:	dd6b      	ble.n	800a3fa <_dtoa_r+0x8e2>
 800a322:	9b08      	ldr	r3, [sp, #32]
 800a324:	f1c0 001c 	rsb	r0, r0, #28
 800a328:	4403      	add	r3, r0
 800a32a:	4480      	add	r8, r0
 800a32c:	4406      	add	r6, r0
 800a32e:	9308      	str	r3, [sp, #32]
 800a330:	f1b8 0f00 	cmp.w	r8, #0
 800a334:	dd05      	ble.n	800a342 <_dtoa_r+0x82a>
 800a336:	4649      	mov	r1, r9
 800a338:	4642      	mov	r2, r8
 800a33a:	4658      	mov	r0, fp
 800a33c:	f000 fc08 	bl	800ab50 <__lshift>
 800a340:	4681      	mov	r9, r0
 800a342:	9b08      	ldr	r3, [sp, #32]
 800a344:	2b00      	cmp	r3, #0
 800a346:	dd05      	ble.n	800a354 <_dtoa_r+0x83c>
 800a348:	4621      	mov	r1, r4
 800a34a:	461a      	mov	r2, r3
 800a34c:	4658      	mov	r0, fp
 800a34e:	f000 fbff 	bl	800ab50 <__lshift>
 800a352:	4604      	mov	r4, r0
 800a354:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a356:	2b00      	cmp	r3, #0
 800a358:	d059      	beq.n	800a40e <_dtoa_r+0x8f6>
 800a35a:	4621      	mov	r1, r4
 800a35c:	4648      	mov	r0, r9
 800a35e:	f000 fc63 	bl	800ac28 <__mcmp>
 800a362:	2800      	cmp	r0, #0
 800a364:	da53      	bge.n	800a40e <_dtoa_r+0x8f6>
 800a366:	1e7b      	subs	r3, r7, #1
 800a368:	9304      	str	r3, [sp, #16]
 800a36a:	4649      	mov	r1, r9
 800a36c:	2300      	movs	r3, #0
 800a36e:	220a      	movs	r2, #10
 800a370:	4658      	mov	r0, fp
 800a372:	f000 fa41 	bl	800a7f8 <__multadd>
 800a376:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a378:	4681      	mov	r9, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	f000 8172 	beq.w	800a664 <_dtoa_r+0xb4c>
 800a380:	2300      	movs	r3, #0
 800a382:	4629      	mov	r1, r5
 800a384:	220a      	movs	r2, #10
 800a386:	4658      	mov	r0, fp
 800a388:	f000 fa36 	bl	800a7f8 <__multadd>
 800a38c:	9b00      	ldr	r3, [sp, #0]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	4605      	mov	r5, r0
 800a392:	dc67      	bgt.n	800a464 <_dtoa_r+0x94c>
 800a394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a396:	2b02      	cmp	r3, #2
 800a398:	dc41      	bgt.n	800a41e <_dtoa_r+0x906>
 800a39a:	e063      	b.n	800a464 <_dtoa_r+0x94c>
 800a39c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a39e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a3a2:	e746      	b.n	800a232 <_dtoa_r+0x71a>
 800a3a4:	9b07      	ldr	r3, [sp, #28]
 800a3a6:	1e5c      	subs	r4, r3, #1
 800a3a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3aa:	42a3      	cmp	r3, r4
 800a3ac:	bfbf      	itttt	lt
 800a3ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a3b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a3b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a3b4:	1ae3      	sublt	r3, r4, r3
 800a3b6:	bfb4      	ite	lt
 800a3b8:	18d2      	addlt	r2, r2, r3
 800a3ba:	1b1c      	subge	r4, r3, r4
 800a3bc:	9b07      	ldr	r3, [sp, #28]
 800a3be:	bfbc      	itt	lt
 800a3c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a3c2:	2400      	movlt	r4, #0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	bfb5      	itete	lt
 800a3c8:	eba8 0603 	sublt.w	r6, r8, r3
 800a3cc:	9b07      	ldrge	r3, [sp, #28]
 800a3ce:	2300      	movlt	r3, #0
 800a3d0:	4646      	movge	r6, r8
 800a3d2:	e730      	b.n	800a236 <_dtoa_r+0x71e>
 800a3d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a3d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a3d8:	4646      	mov	r6, r8
 800a3da:	e735      	b.n	800a248 <_dtoa_r+0x730>
 800a3dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a3de:	e75c      	b.n	800a29a <_dtoa_r+0x782>
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	e788      	b.n	800a2f6 <_dtoa_r+0x7de>
 800a3e4:	3fe00000 	.word	0x3fe00000
 800a3e8:	40240000 	.word	0x40240000
 800a3ec:	40140000 	.word	0x40140000
 800a3f0:	9b02      	ldr	r3, [sp, #8]
 800a3f2:	e780      	b.n	800a2f6 <_dtoa_r+0x7de>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3f8:	e782      	b.n	800a300 <_dtoa_r+0x7e8>
 800a3fa:	d099      	beq.n	800a330 <_dtoa_r+0x818>
 800a3fc:	9a08      	ldr	r2, [sp, #32]
 800a3fe:	331c      	adds	r3, #28
 800a400:	441a      	add	r2, r3
 800a402:	4498      	add	r8, r3
 800a404:	441e      	add	r6, r3
 800a406:	9208      	str	r2, [sp, #32]
 800a408:	e792      	b.n	800a330 <_dtoa_r+0x818>
 800a40a:	4603      	mov	r3, r0
 800a40c:	e7f6      	b.n	800a3fc <_dtoa_r+0x8e4>
 800a40e:	9b07      	ldr	r3, [sp, #28]
 800a410:	9704      	str	r7, [sp, #16]
 800a412:	2b00      	cmp	r3, #0
 800a414:	dc20      	bgt.n	800a458 <_dtoa_r+0x940>
 800a416:	9300      	str	r3, [sp, #0]
 800a418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a41a:	2b02      	cmp	r3, #2
 800a41c:	dd1e      	ble.n	800a45c <_dtoa_r+0x944>
 800a41e:	9b00      	ldr	r3, [sp, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	f47f aec0 	bne.w	800a1a6 <_dtoa_r+0x68e>
 800a426:	4621      	mov	r1, r4
 800a428:	2205      	movs	r2, #5
 800a42a:	4658      	mov	r0, fp
 800a42c:	f000 f9e4 	bl	800a7f8 <__multadd>
 800a430:	4601      	mov	r1, r0
 800a432:	4604      	mov	r4, r0
 800a434:	4648      	mov	r0, r9
 800a436:	f000 fbf7 	bl	800ac28 <__mcmp>
 800a43a:	2800      	cmp	r0, #0
 800a43c:	f77f aeb3 	ble.w	800a1a6 <_dtoa_r+0x68e>
 800a440:	4656      	mov	r6, sl
 800a442:	2331      	movs	r3, #49	@ 0x31
 800a444:	f806 3b01 	strb.w	r3, [r6], #1
 800a448:	9b04      	ldr	r3, [sp, #16]
 800a44a:	3301      	adds	r3, #1
 800a44c:	9304      	str	r3, [sp, #16]
 800a44e:	e6ae      	b.n	800a1ae <_dtoa_r+0x696>
 800a450:	9c07      	ldr	r4, [sp, #28]
 800a452:	9704      	str	r7, [sp, #16]
 800a454:	4625      	mov	r5, r4
 800a456:	e7f3      	b.n	800a440 <_dtoa_r+0x928>
 800a458:	9b07      	ldr	r3, [sp, #28]
 800a45a:	9300      	str	r3, [sp, #0]
 800a45c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	f000 8104 	beq.w	800a66c <_dtoa_r+0xb54>
 800a464:	2e00      	cmp	r6, #0
 800a466:	dd05      	ble.n	800a474 <_dtoa_r+0x95c>
 800a468:	4629      	mov	r1, r5
 800a46a:	4632      	mov	r2, r6
 800a46c:	4658      	mov	r0, fp
 800a46e:	f000 fb6f 	bl	800ab50 <__lshift>
 800a472:	4605      	mov	r5, r0
 800a474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a476:	2b00      	cmp	r3, #0
 800a478:	d05a      	beq.n	800a530 <_dtoa_r+0xa18>
 800a47a:	6869      	ldr	r1, [r5, #4]
 800a47c:	4658      	mov	r0, fp
 800a47e:	f000 f959 	bl	800a734 <_Balloc>
 800a482:	4606      	mov	r6, r0
 800a484:	b928      	cbnz	r0, 800a492 <_dtoa_r+0x97a>
 800a486:	4b84      	ldr	r3, [pc, #528]	@ (800a698 <_dtoa_r+0xb80>)
 800a488:	4602      	mov	r2, r0
 800a48a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a48e:	f7ff bb5a 	b.w	8009b46 <_dtoa_r+0x2e>
 800a492:	692a      	ldr	r2, [r5, #16]
 800a494:	3202      	adds	r2, #2
 800a496:	0092      	lsls	r2, r2, #2
 800a498:	f105 010c 	add.w	r1, r5, #12
 800a49c:	300c      	adds	r0, #12
 800a49e:	f001 f8f3 	bl	800b688 <memcpy>
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	4631      	mov	r1, r6
 800a4a6:	4658      	mov	r0, fp
 800a4a8:	f000 fb52 	bl	800ab50 <__lshift>
 800a4ac:	f10a 0301 	add.w	r3, sl, #1
 800a4b0:	9307      	str	r3, [sp, #28]
 800a4b2:	9b00      	ldr	r3, [sp, #0]
 800a4b4:	4453      	add	r3, sl
 800a4b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4b8:	9b02      	ldr	r3, [sp, #8]
 800a4ba:	f003 0301 	and.w	r3, r3, #1
 800a4be:	462f      	mov	r7, r5
 800a4c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4c2:	4605      	mov	r5, r0
 800a4c4:	9b07      	ldr	r3, [sp, #28]
 800a4c6:	4621      	mov	r1, r4
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	4648      	mov	r0, r9
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	f7ff fa9b 	bl	8009a08 <quorem>
 800a4d2:	4639      	mov	r1, r7
 800a4d4:	9002      	str	r0, [sp, #8]
 800a4d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a4da:	4648      	mov	r0, r9
 800a4dc:	f000 fba4 	bl	800ac28 <__mcmp>
 800a4e0:	462a      	mov	r2, r5
 800a4e2:	9008      	str	r0, [sp, #32]
 800a4e4:	4621      	mov	r1, r4
 800a4e6:	4658      	mov	r0, fp
 800a4e8:	f000 fbba 	bl	800ac60 <__mdiff>
 800a4ec:	68c2      	ldr	r2, [r0, #12]
 800a4ee:	4606      	mov	r6, r0
 800a4f0:	bb02      	cbnz	r2, 800a534 <_dtoa_r+0xa1c>
 800a4f2:	4601      	mov	r1, r0
 800a4f4:	4648      	mov	r0, r9
 800a4f6:	f000 fb97 	bl	800ac28 <__mcmp>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	4631      	mov	r1, r6
 800a4fe:	4658      	mov	r0, fp
 800a500:	920e      	str	r2, [sp, #56]	@ 0x38
 800a502:	f000 f957 	bl	800a7b4 <_Bfree>
 800a506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a508:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a50a:	9e07      	ldr	r6, [sp, #28]
 800a50c:	ea43 0102 	orr.w	r1, r3, r2
 800a510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a512:	4319      	orrs	r1, r3
 800a514:	d110      	bne.n	800a538 <_dtoa_r+0xa20>
 800a516:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a51a:	d029      	beq.n	800a570 <_dtoa_r+0xa58>
 800a51c:	9b08      	ldr	r3, [sp, #32]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	dd02      	ble.n	800a528 <_dtoa_r+0xa10>
 800a522:	9b02      	ldr	r3, [sp, #8]
 800a524:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a528:	9b00      	ldr	r3, [sp, #0]
 800a52a:	f883 8000 	strb.w	r8, [r3]
 800a52e:	e63f      	b.n	800a1b0 <_dtoa_r+0x698>
 800a530:	4628      	mov	r0, r5
 800a532:	e7bb      	b.n	800a4ac <_dtoa_r+0x994>
 800a534:	2201      	movs	r2, #1
 800a536:	e7e1      	b.n	800a4fc <_dtoa_r+0x9e4>
 800a538:	9b08      	ldr	r3, [sp, #32]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	db04      	blt.n	800a548 <_dtoa_r+0xa30>
 800a53e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a540:	430b      	orrs	r3, r1
 800a542:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a544:	430b      	orrs	r3, r1
 800a546:	d120      	bne.n	800a58a <_dtoa_r+0xa72>
 800a548:	2a00      	cmp	r2, #0
 800a54a:	dded      	ble.n	800a528 <_dtoa_r+0xa10>
 800a54c:	4649      	mov	r1, r9
 800a54e:	2201      	movs	r2, #1
 800a550:	4658      	mov	r0, fp
 800a552:	f000 fafd 	bl	800ab50 <__lshift>
 800a556:	4621      	mov	r1, r4
 800a558:	4681      	mov	r9, r0
 800a55a:	f000 fb65 	bl	800ac28 <__mcmp>
 800a55e:	2800      	cmp	r0, #0
 800a560:	dc03      	bgt.n	800a56a <_dtoa_r+0xa52>
 800a562:	d1e1      	bne.n	800a528 <_dtoa_r+0xa10>
 800a564:	f018 0f01 	tst.w	r8, #1
 800a568:	d0de      	beq.n	800a528 <_dtoa_r+0xa10>
 800a56a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a56e:	d1d8      	bne.n	800a522 <_dtoa_r+0xa0a>
 800a570:	9a00      	ldr	r2, [sp, #0]
 800a572:	2339      	movs	r3, #57	@ 0x39
 800a574:	7013      	strb	r3, [r2, #0]
 800a576:	4633      	mov	r3, r6
 800a578:	461e      	mov	r6, r3
 800a57a:	3b01      	subs	r3, #1
 800a57c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a580:	2a39      	cmp	r2, #57	@ 0x39
 800a582:	d052      	beq.n	800a62a <_dtoa_r+0xb12>
 800a584:	3201      	adds	r2, #1
 800a586:	701a      	strb	r2, [r3, #0]
 800a588:	e612      	b.n	800a1b0 <_dtoa_r+0x698>
 800a58a:	2a00      	cmp	r2, #0
 800a58c:	dd07      	ble.n	800a59e <_dtoa_r+0xa86>
 800a58e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a592:	d0ed      	beq.n	800a570 <_dtoa_r+0xa58>
 800a594:	9a00      	ldr	r2, [sp, #0]
 800a596:	f108 0301 	add.w	r3, r8, #1
 800a59a:	7013      	strb	r3, [r2, #0]
 800a59c:	e608      	b.n	800a1b0 <_dtoa_r+0x698>
 800a59e:	9b07      	ldr	r3, [sp, #28]
 800a5a0:	9a07      	ldr	r2, [sp, #28]
 800a5a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a5a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d028      	beq.n	800a5fe <_dtoa_r+0xae6>
 800a5ac:	4649      	mov	r1, r9
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	220a      	movs	r2, #10
 800a5b2:	4658      	mov	r0, fp
 800a5b4:	f000 f920 	bl	800a7f8 <__multadd>
 800a5b8:	42af      	cmp	r7, r5
 800a5ba:	4681      	mov	r9, r0
 800a5bc:	f04f 0300 	mov.w	r3, #0
 800a5c0:	f04f 020a 	mov.w	r2, #10
 800a5c4:	4639      	mov	r1, r7
 800a5c6:	4658      	mov	r0, fp
 800a5c8:	d107      	bne.n	800a5da <_dtoa_r+0xac2>
 800a5ca:	f000 f915 	bl	800a7f8 <__multadd>
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	4605      	mov	r5, r0
 800a5d2:	9b07      	ldr	r3, [sp, #28]
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	9307      	str	r3, [sp, #28]
 800a5d8:	e774      	b.n	800a4c4 <_dtoa_r+0x9ac>
 800a5da:	f000 f90d 	bl	800a7f8 <__multadd>
 800a5de:	4629      	mov	r1, r5
 800a5e0:	4607      	mov	r7, r0
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	220a      	movs	r2, #10
 800a5e6:	4658      	mov	r0, fp
 800a5e8:	f000 f906 	bl	800a7f8 <__multadd>
 800a5ec:	4605      	mov	r5, r0
 800a5ee:	e7f0      	b.n	800a5d2 <_dtoa_r+0xaba>
 800a5f0:	9b00      	ldr	r3, [sp, #0]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	bfcc      	ite	gt
 800a5f6:	461e      	movgt	r6, r3
 800a5f8:	2601      	movle	r6, #1
 800a5fa:	4456      	add	r6, sl
 800a5fc:	2700      	movs	r7, #0
 800a5fe:	4649      	mov	r1, r9
 800a600:	2201      	movs	r2, #1
 800a602:	4658      	mov	r0, fp
 800a604:	f000 faa4 	bl	800ab50 <__lshift>
 800a608:	4621      	mov	r1, r4
 800a60a:	4681      	mov	r9, r0
 800a60c:	f000 fb0c 	bl	800ac28 <__mcmp>
 800a610:	2800      	cmp	r0, #0
 800a612:	dcb0      	bgt.n	800a576 <_dtoa_r+0xa5e>
 800a614:	d102      	bne.n	800a61c <_dtoa_r+0xb04>
 800a616:	f018 0f01 	tst.w	r8, #1
 800a61a:	d1ac      	bne.n	800a576 <_dtoa_r+0xa5e>
 800a61c:	4633      	mov	r3, r6
 800a61e:	461e      	mov	r6, r3
 800a620:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a624:	2a30      	cmp	r2, #48	@ 0x30
 800a626:	d0fa      	beq.n	800a61e <_dtoa_r+0xb06>
 800a628:	e5c2      	b.n	800a1b0 <_dtoa_r+0x698>
 800a62a:	459a      	cmp	sl, r3
 800a62c:	d1a4      	bne.n	800a578 <_dtoa_r+0xa60>
 800a62e:	9b04      	ldr	r3, [sp, #16]
 800a630:	3301      	adds	r3, #1
 800a632:	9304      	str	r3, [sp, #16]
 800a634:	2331      	movs	r3, #49	@ 0x31
 800a636:	f88a 3000 	strb.w	r3, [sl]
 800a63a:	e5b9      	b.n	800a1b0 <_dtoa_r+0x698>
 800a63c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a63e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a69c <_dtoa_r+0xb84>
 800a642:	b11b      	cbz	r3, 800a64c <_dtoa_r+0xb34>
 800a644:	f10a 0308 	add.w	r3, sl, #8
 800a648:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a64a:	6013      	str	r3, [r2, #0]
 800a64c:	4650      	mov	r0, sl
 800a64e:	b019      	add	sp, #100	@ 0x64
 800a650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a656:	2b01      	cmp	r3, #1
 800a658:	f77f ae37 	ble.w	800a2ca <_dtoa_r+0x7b2>
 800a65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a65e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a660:	2001      	movs	r0, #1
 800a662:	e655      	b.n	800a310 <_dtoa_r+0x7f8>
 800a664:	9b00      	ldr	r3, [sp, #0]
 800a666:	2b00      	cmp	r3, #0
 800a668:	f77f aed6 	ble.w	800a418 <_dtoa_r+0x900>
 800a66c:	4656      	mov	r6, sl
 800a66e:	4621      	mov	r1, r4
 800a670:	4648      	mov	r0, r9
 800a672:	f7ff f9c9 	bl	8009a08 <quorem>
 800a676:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a67a:	f806 8b01 	strb.w	r8, [r6], #1
 800a67e:	9b00      	ldr	r3, [sp, #0]
 800a680:	eba6 020a 	sub.w	r2, r6, sl
 800a684:	4293      	cmp	r3, r2
 800a686:	ddb3      	ble.n	800a5f0 <_dtoa_r+0xad8>
 800a688:	4649      	mov	r1, r9
 800a68a:	2300      	movs	r3, #0
 800a68c:	220a      	movs	r2, #10
 800a68e:	4658      	mov	r0, fp
 800a690:	f000 f8b2 	bl	800a7f8 <__multadd>
 800a694:	4681      	mov	r9, r0
 800a696:	e7ea      	b.n	800a66e <_dtoa_r+0xb56>
 800a698:	0800d180 	.word	0x0800d180
 800a69c:	0800d104 	.word	0x0800d104

0800a6a0 <_free_r>:
 800a6a0:	b538      	push	{r3, r4, r5, lr}
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	2900      	cmp	r1, #0
 800a6a6:	d041      	beq.n	800a72c <_free_r+0x8c>
 800a6a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6ac:	1f0c      	subs	r4, r1, #4
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	bfb8      	it	lt
 800a6b2:	18e4      	addlt	r4, r4, r3
 800a6b4:	f7fe f9be 	bl	8008a34 <__malloc_lock>
 800a6b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a730 <_free_r+0x90>)
 800a6ba:	6813      	ldr	r3, [r2, #0]
 800a6bc:	b933      	cbnz	r3, 800a6cc <_free_r+0x2c>
 800a6be:	6063      	str	r3, [r4, #4]
 800a6c0:	6014      	str	r4, [r2, #0]
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6c8:	f7fe b9ba 	b.w	8008a40 <__malloc_unlock>
 800a6cc:	42a3      	cmp	r3, r4
 800a6ce:	d908      	bls.n	800a6e2 <_free_r+0x42>
 800a6d0:	6820      	ldr	r0, [r4, #0]
 800a6d2:	1821      	adds	r1, r4, r0
 800a6d4:	428b      	cmp	r3, r1
 800a6d6:	bf01      	itttt	eq
 800a6d8:	6819      	ldreq	r1, [r3, #0]
 800a6da:	685b      	ldreq	r3, [r3, #4]
 800a6dc:	1809      	addeq	r1, r1, r0
 800a6de:	6021      	streq	r1, [r4, #0]
 800a6e0:	e7ed      	b.n	800a6be <_free_r+0x1e>
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	b10b      	cbz	r3, 800a6ec <_free_r+0x4c>
 800a6e8:	42a3      	cmp	r3, r4
 800a6ea:	d9fa      	bls.n	800a6e2 <_free_r+0x42>
 800a6ec:	6811      	ldr	r1, [r2, #0]
 800a6ee:	1850      	adds	r0, r2, r1
 800a6f0:	42a0      	cmp	r0, r4
 800a6f2:	d10b      	bne.n	800a70c <_free_r+0x6c>
 800a6f4:	6820      	ldr	r0, [r4, #0]
 800a6f6:	4401      	add	r1, r0
 800a6f8:	1850      	adds	r0, r2, r1
 800a6fa:	4283      	cmp	r3, r0
 800a6fc:	6011      	str	r1, [r2, #0]
 800a6fe:	d1e0      	bne.n	800a6c2 <_free_r+0x22>
 800a700:	6818      	ldr	r0, [r3, #0]
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	6053      	str	r3, [r2, #4]
 800a706:	4408      	add	r0, r1
 800a708:	6010      	str	r0, [r2, #0]
 800a70a:	e7da      	b.n	800a6c2 <_free_r+0x22>
 800a70c:	d902      	bls.n	800a714 <_free_r+0x74>
 800a70e:	230c      	movs	r3, #12
 800a710:	602b      	str	r3, [r5, #0]
 800a712:	e7d6      	b.n	800a6c2 <_free_r+0x22>
 800a714:	6820      	ldr	r0, [r4, #0]
 800a716:	1821      	adds	r1, r4, r0
 800a718:	428b      	cmp	r3, r1
 800a71a:	bf04      	itt	eq
 800a71c:	6819      	ldreq	r1, [r3, #0]
 800a71e:	685b      	ldreq	r3, [r3, #4]
 800a720:	6063      	str	r3, [r4, #4]
 800a722:	bf04      	itt	eq
 800a724:	1809      	addeq	r1, r1, r0
 800a726:	6021      	streq	r1, [r4, #0]
 800a728:	6054      	str	r4, [r2, #4]
 800a72a:	e7ca      	b.n	800a6c2 <_free_r+0x22>
 800a72c:	bd38      	pop	{r3, r4, r5, pc}
 800a72e:	bf00      	nop
 800a730:	2000098c 	.word	0x2000098c

0800a734 <_Balloc>:
 800a734:	b570      	push	{r4, r5, r6, lr}
 800a736:	69c6      	ldr	r6, [r0, #28]
 800a738:	4604      	mov	r4, r0
 800a73a:	460d      	mov	r5, r1
 800a73c:	b976      	cbnz	r6, 800a75c <_Balloc+0x28>
 800a73e:	2010      	movs	r0, #16
 800a740:	f7fe f8ce 	bl	80088e0 <malloc>
 800a744:	4602      	mov	r2, r0
 800a746:	61e0      	str	r0, [r4, #28]
 800a748:	b920      	cbnz	r0, 800a754 <_Balloc+0x20>
 800a74a:	4b18      	ldr	r3, [pc, #96]	@ (800a7ac <_Balloc+0x78>)
 800a74c:	4818      	ldr	r0, [pc, #96]	@ (800a7b0 <_Balloc+0x7c>)
 800a74e:	216b      	movs	r1, #107	@ 0x6b
 800a750:	f7fe f8a8 	bl	80088a4 <__assert_func>
 800a754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a758:	6006      	str	r6, [r0, #0]
 800a75a:	60c6      	str	r6, [r0, #12]
 800a75c:	69e6      	ldr	r6, [r4, #28]
 800a75e:	68f3      	ldr	r3, [r6, #12]
 800a760:	b183      	cbz	r3, 800a784 <_Balloc+0x50>
 800a762:	69e3      	ldr	r3, [r4, #28]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a76a:	b9b8      	cbnz	r0, 800a79c <_Balloc+0x68>
 800a76c:	2101      	movs	r1, #1
 800a76e:	fa01 f605 	lsl.w	r6, r1, r5
 800a772:	1d72      	adds	r2, r6, #5
 800a774:	0092      	lsls	r2, r2, #2
 800a776:	4620      	mov	r0, r4
 800a778:	f000 ff94 	bl	800b6a4 <_calloc_r>
 800a77c:	b160      	cbz	r0, 800a798 <_Balloc+0x64>
 800a77e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a782:	e00e      	b.n	800a7a2 <_Balloc+0x6e>
 800a784:	2221      	movs	r2, #33	@ 0x21
 800a786:	2104      	movs	r1, #4
 800a788:	4620      	mov	r0, r4
 800a78a:	f000 ff8b 	bl	800b6a4 <_calloc_r>
 800a78e:	69e3      	ldr	r3, [r4, #28]
 800a790:	60f0      	str	r0, [r6, #12]
 800a792:	68db      	ldr	r3, [r3, #12]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d1e4      	bne.n	800a762 <_Balloc+0x2e>
 800a798:	2000      	movs	r0, #0
 800a79a:	bd70      	pop	{r4, r5, r6, pc}
 800a79c:	6802      	ldr	r2, [r0, #0]
 800a79e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7a8:	e7f7      	b.n	800a79a <_Balloc+0x66>
 800a7aa:	bf00      	nop
 800a7ac:	0800d111 	.word	0x0800d111
 800a7b0:	0800d191 	.word	0x0800d191

0800a7b4 <_Bfree>:
 800a7b4:	b570      	push	{r4, r5, r6, lr}
 800a7b6:	69c6      	ldr	r6, [r0, #28]
 800a7b8:	4605      	mov	r5, r0
 800a7ba:	460c      	mov	r4, r1
 800a7bc:	b976      	cbnz	r6, 800a7dc <_Bfree+0x28>
 800a7be:	2010      	movs	r0, #16
 800a7c0:	f7fe f88e 	bl	80088e0 <malloc>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	61e8      	str	r0, [r5, #28]
 800a7c8:	b920      	cbnz	r0, 800a7d4 <_Bfree+0x20>
 800a7ca:	4b09      	ldr	r3, [pc, #36]	@ (800a7f0 <_Bfree+0x3c>)
 800a7cc:	4809      	ldr	r0, [pc, #36]	@ (800a7f4 <_Bfree+0x40>)
 800a7ce:	218f      	movs	r1, #143	@ 0x8f
 800a7d0:	f7fe f868 	bl	80088a4 <__assert_func>
 800a7d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7d8:	6006      	str	r6, [r0, #0]
 800a7da:	60c6      	str	r6, [r0, #12]
 800a7dc:	b13c      	cbz	r4, 800a7ee <_Bfree+0x3a>
 800a7de:	69eb      	ldr	r3, [r5, #28]
 800a7e0:	6862      	ldr	r2, [r4, #4]
 800a7e2:	68db      	ldr	r3, [r3, #12]
 800a7e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a7e8:	6021      	str	r1, [r4, #0]
 800a7ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a7ee:	bd70      	pop	{r4, r5, r6, pc}
 800a7f0:	0800d111 	.word	0x0800d111
 800a7f4:	0800d191 	.word	0x0800d191

0800a7f8 <__multadd>:
 800a7f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7fc:	690d      	ldr	r5, [r1, #16]
 800a7fe:	4607      	mov	r7, r0
 800a800:	460c      	mov	r4, r1
 800a802:	461e      	mov	r6, r3
 800a804:	f101 0c14 	add.w	ip, r1, #20
 800a808:	2000      	movs	r0, #0
 800a80a:	f8dc 3000 	ldr.w	r3, [ip]
 800a80e:	b299      	uxth	r1, r3
 800a810:	fb02 6101 	mla	r1, r2, r1, r6
 800a814:	0c1e      	lsrs	r6, r3, #16
 800a816:	0c0b      	lsrs	r3, r1, #16
 800a818:	fb02 3306 	mla	r3, r2, r6, r3
 800a81c:	b289      	uxth	r1, r1
 800a81e:	3001      	adds	r0, #1
 800a820:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a824:	4285      	cmp	r5, r0
 800a826:	f84c 1b04 	str.w	r1, [ip], #4
 800a82a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a82e:	dcec      	bgt.n	800a80a <__multadd+0x12>
 800a830:	b30e      	cbz	r6, 800a876 <__multadd+0x7e>
 800a832:	68a3      	ldr	r3, [r4, #8]
 800a834:	42ab      	cmp	r3, r5
 800a836:	dc19      	bgt.n	800a86c <__multadd+0x74>
 800a838:	6861      	ldr	r1, [r4, #4]
 800a83a:	4638      	mov	r0, r7
 800a83c:	3101      	adds	r1, #1
 800a83e:	f7ff ff79 	bl	800a734 <_Balloc>
 800a842:	4680      	mov	r8, r0
 800a844:	b928      	cbnz	r0, 800a852 <__multadd+0x5a>
 800a846:	4602      	mov	r2, r0
 800a848:	4b0c      	ldr	r3, [pc, #48]	@ (800a87c <__multadd+0x84>)
 800a84a:	480d      	ldr	r0, [pc, #52]	@ (800a880 <__multadd+0x88>)
 800a84c:	21ba      	movs	r1, #186	@ 0xba
 800a84e:	f7fe f829 	bl	80088a4 <__assert_func>
 800a852:	6922      	ldr	r2, [r4, #16]
 800a854:	3202      	adds	r2, #2
 800a856:	f104 010c 	add.w	r1, r4, #12
 800a85a:	0092      	lsls	r2, r2, #2
 800a85c:	300c      	adds	r0, #12
 800a85e:	f000 ff13 	bl	800b688 <memcpy>
 800a862:	4621      	mov	r1, r4
 800a864:	4638      	mov	r0, r7
 800a866:	f7ff ffa5 	bl	800a7b4 <_Bfree>
 800a86a:	4644      	mov	r4, r8
 800a86c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a870:	3501      	adds	r5, #1
 800a872:	615e      	str	r6, [r3, #20]
 800a874:	6125      	str	r5, [r4, #16]
 800a876:	4620      	mov	r0, r4
 800a878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a87c:	0800d180 	.word	0x0800d180
 800a880:	0800d191 	.word	0x0800d191

0800a884 <__hi0bits>:
 800a884:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a888:	4603      	mov	r3, r0
 800a88a:	bf36      	itet	cc
 800a88c:	0403      	lslcc	r3, r0, #16
 800a88e:	2000      	movcs	r0, #0
 800a890:	2010      	movcc	r0, #16
 800a892:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a896:	bf3c      	itt	cc
 800a898:	021b      	lslcc	r3, r3, #8
 800a89a:	3008      	addcc	r0, #8
 800a89c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8a0:	bf3c      	itt	cc
 800a8a2:	011b      	lslcc	r3, r3, #4
 800a8a4:	3004      	addcc	r0, #4
 800a8a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8aa:	bf3c      	itt	cc
 800a8ac:	009b      	lslcc	r3, r3, #2
 800a8ae:	3002      	addcc	r0, #2
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	db05      	blt.n	800a8c0 <__hi0bits+0x3c>
 800a8b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a8b8:	f100 0001 	add.w	r0, r0, #1
 800a8bc:	bf08      	it	eq
 800a8be:	2020      	moveq	r0, #32
 800a8c0:	4770      	bx	lr

0800a8c2 <__lo0bits>:
 800a8c2:	6803      	ldr	r3, [r0, #0]
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	f013 0007 	ands.w	r0, r3, #7
 800a8ca:	d00b      	beq.n	800a8e4 <__lo0bits+0x22>
 800a8cc:	07d9      	lsls	r1, r3, #31
 800a8ce:	d421      	bmi.n	800a914 <__lo0bits+0x52>
 800a8d0:	0798      	lsls	r0, r3, #30
 800a8d2:	bf49      	itett	mi
 800a8d4:	085b      	lsrmi	r3, r3, #1
 800a8d6:	089b      	lsrpl	r3, r3, #2
 800a8d8:	2001      	movmi	r0, #1
 800a8da:	6013      	strmi	r3, [r2, #0]
 800a8dc:	bf5c      	itt	pl
 800a8de:	6013      	strpl	r3, [r2, #0]
 800a8e0:	2002      	movpl	r0, #2
 800a8e2:	4770      	bx	lr
 800a8e4:	b299      	uxth	r1, r3
 800a8e6:	b909      	cbnz	r1, 800a8ec <__lo0bits+0x2a>
 800a8e8:	0c1b      	lsrs	r3, r3, #16
 800a8ea:	2010      	movs	r0, #16
 800a8ec:	b2d9      	uxtb	r1, r3
 800a8ee:	b909      	cbnz	r1, 800a8f4 <__lo0bits+0x32>
 800a8f0:	3008      	adds	r0, #8
 800a8f2:	0a1b      	lsrs	r3, r3, #8
 800a8f4:	0719      	lsls	r1, r3, #28
 800a8f6:	bf04      	itt	eq
 800a8f8:	091b      	lsreq	r3, r3, #4
 800a8fa:	3004      	addeq	r0, #4
 800a8fc:	0799      	lsls	r1, r3, #30
 800a8fe:	bf04      	itt	eq
 800a900:	089b      	lsreq	r3, r3, #2
 800a902:	3002      	addeq	r0, #2
 800a904:	07d9      	lsls	r1, r3, #31
 800a906:	d403      	bmi.n	800a910 <__lo0bits+0x4e>
 800a908:	085b      	lsrs	r3, r3, #1
 800a90a:	f100 0001 	add.w	r0, r0, #1
 800a90e:	d003      	beq.n	800a918 <__lo0bits+0x56>
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	4770      	bx	lr
 800a914:	2000      	movs	r0, #0
 800a916:	4770      	bx	lr
 800a918:	2020      	movs	r0, #32
 800a91a:	4770      	bx	lr

0800a91c <__i2b>:
 800a91c:	b510      	push	{r4, lr}
 800a91e:	460c      	mov	r4, r1
 800a920:	2101      	movs	r1, #1
 800a922:	f7ff ff07 	bl	800a734 <_Balloc>
 800a926:	4602      	mov	r2, r0
 800a928:	b928      	cbnz	r0, 800a936 <__i2b+0x1a>
 800a92a:	4b05      	ldr	r3, [pc, #20]	@ (800a940 <__i2b+0x24>)
 800a92c:	4805      	ldr	r0, [pc, #20]	@ (800a944 <__i2b+0x28>)
 800a92e:	f240 1145 	movw	r1, #325	@ 0x145
 800a932:	f7fd ffb7 	bl	80088a4 <__assert_func>
 800a936:	2301      	movs	r3, #1
 800a938:	6144      	str	r4, [r0, #20]
 800a93a:	6103      	str	r3, [r0, #16]
 800a93c:	bd10      	pop	{r4, pc}
 800a93e:	bf00      	nop
 800a940:	0800d180 	.word	0x0800d180
 800a944:	0800d191 	.word	0x0800d191

0800a948 <__multiply>:
 800a948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a94c:	4614      	mov	r4, r2
 800a94e:	690a      	ldr	r2, [r1, #16]
 800a950:	6923      	ldr	r3, [r4, #16]
 800a952:	429a      	cmp	r2, r3
 800a954:	bfa8      	it	ge
 800a956:	4623      	movge	r3, r4
 800a958:	460f      	mov	r7, r1
 800a95a:	bfa4      	itt	ge
 800a95c:	460c      	movge	r4, r1
 800a95e:	461f      	movge	r7, r3
 800a960:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a964:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a968:	68a3      	ldr	r3, [r4, #8]
 800a96a:	6861      	ldr	r1, [r4, #4]
 800a96c:	eb0a 0609 	add.w	r6, sl, r9
 800a970:	42b3      	cmp	r3, r6
 800a972:	b085      	sub	sp, #20
 800a974:	bfb8      	it	lt
 800a976:	3101      	addlt	r1, #1
 800a978:	f7ff fedc 	bl	800a734 <_Balloc>
 800a97c:	b930      	cbnz	r0, 800a98c <__multiply+0x44>
 800a97e:	4602      	mov	r2, r0
 800a980:	4b44      	ldr	r3, [pc, #272]	@ (800aa94 <__multiply+0x14c>)
 800a982:	4845      	ldr	r0, [pc, #276]	@ (800aa98 <__multiply+0x150>)
 800a984:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a988:	f7fd ff8c 	bl	80088a4 <__assert_func>
 800a98c:	f100 0514 	add.w	r5, r0, #20
 800a990:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a994:	462b      	mov	r3, r5
 800a996:	2200      	movs	r2, #0
 800a998:	4543      	cmp	r3, r8
 800a99a:	d321      	bcc.n	800a9e0 <__multiply+0x98>
 800a99c:	f107 0114 	add.w	r1, r7, #20
 800a9a0:	f104 0214 	add.w	r2, r4, #20
 800a9a4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a9a8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a9ac:	9302      	str	r3, [sp, #8]
 800a9ae:	1b13      	subs	r3, r2, r4
 800a9b0:	3b15      	subs	r3, #21
 800a9b2:	f023 0303 	bic.w	r3, r3, #3
 800a9b6:	3304      	adds	r3, #4
 800a9b8:	f104 0715 	add.w	r7, r4, #21
 800a9bc:	42ba      	cmp	r2, r7
 800a9be:	bf38      	it	cc
 800a9c0:	2304      	movcc	r3, #4
 800a9c2:	9301      	str	r3, [sp, #4]
 800a9c4:	9b02      	ldr	r3, [sp, #8]
 800a9c6:	9103      	str	r1, [sp, #12]
 800a9c8:	428b      	cmp	r3, r1
 800a9ca:	d80c      	bhi.n	800a9e6 <__multiply+0x9e>
 800a9cc:	2e00      	cmp	r6, #0
 800a9ce:	dd03      	ble.n	800a9d8 <__multiply+0x90>
 800a9d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d05b      	beq.n	800aa90 <__multiply+0x148>
 800a9d8:	6106      	str	r6, [r0, #16]
 800a9da:	b005      	add	sp, #20
 800a9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e0:	f843 2b04 	str.w	r2, [r3], #4
 800a9e4:	e7d8      	b.n	800a998 <__multiply+0x50>
 800a9e6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a9ea:	f1ba 0f00 	cmp.w	sl, #0
 800a9ee:	d024      	beq.n	800aa3a <__multiply+0xf2>
 800a9f0:	f104 0e14 	add.w	lr, r4, #20
 800a9f4:	46a9      	mov	r9, r5
 800a9f6:	f04f 0c00 	mov.w	ip, #0
 800a9fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a9fe:	f8d9 3000 	ldr.w	r3, [r9]
 800aa02:	fa1f fb87 	uxth.w	fp, r7
 800aa06:	b29b      	uxth	r3, r3
 800aa08:	fb0a 330b 	mla	r3, sl, fp, r3
 800aa0c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800aa10:	f8d9 7000 	ldr.w	r7, [r9]
 800aa14:	4463      	add	r3, ip
 800aa16:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa1a:	fb0a c70b 	mla	r7, sl, fp, ip
 800aa1e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800aa22:	b29b      	uxth	r3, r3
 800aa24:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aa28:	4572      	cmp	r2, lr
 800aa2a:	f849 3b04 	str.w	r3, [r9], #4
 800aa2e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa32:	d8e2      	bhi.n	800a9fa <__multiply+0xb2>
 800aa34:	9b01      	ldr	r3, [sp, #4]
 800aa36:	f845 c003 	str.w	ip, [r5, r3]
 800aa3a:	9b03      	ldr	r3, [sp, #12]
 800aa3c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aa40:	3104      	adds	r1, #4
 800aa42:	f1b9 0f00 	cmp.w	r9, #0
 800aa46:	d021      	beq.n	800aa8c <__multiply+0x144>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	f104 0c14 	add.w	ip, r4, #20
 800aa4e:	46ae      	mov	lr, r5
 800aa50:	f04f 0a00 	mov.w	sl, #0
 800aa54:	f8bc b000 	ldrh.w	fp, [ip]
 800aa58:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800aa5c:	fb09 770b 	mla	r7, r9, fp, r7
 800aa60:	4457      	add	r7, sl
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aa68:	f84e 3b04 	str.w	r3, [lr], #4
 800aa6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa74:	f8be 3000 	ldrh.w	r3, [lr]
 800aa78:	fb09 330a 	mla	r3, r9, sl, r3
 800aa7c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800aa80:	4562      	cmp	r2, ip
 800aa82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa86:	d8e5      	bhi.n	800aa54 <__multiply+0x10c>
 800aa88:	9f01      	ldr	r7, [sp, #4]
 800aa8a:	51eb      	str	r3, [r5, r7]
 800aa8c:	3504      	adds	r5, #4
 800aa8e:	e799      	b.n	800a9c4 <__multiply+0x7c>
 800aa90:	3e01      	subs	r6, #1
 800aa92:	e79b      	b.n	800a9cc <__multiply+0x84>
 800aa94:	0800d180 	.word	0x0800d180
 800aa98:	0800d191 	.word	0x0800d191

0800aa9c <__pow5mult>:
 800aa9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaa0:	4615      	mov	r5, r2
 800aaa2:	f012 0203 	ands.w	r2, r2, #3
 800aaa6:	4607      	mov	r7, r0
 800aaa8:	460e      	mov	r6, r1
 800aaaa:	d007      	beq.n	800aabc <__pow5mult+0x20>
 800aaac:	4c25      	ldr	r4, [pc, #148]	@ (800ab44 <__pow5mult+0xa8>)
 800aaae:	3a01      	subs	r2, #1
 800aab0:	2300      	movs	r3, #0
 800aab2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aab6:	f7ff fe9f 	bl	800a7f8 <__multadd>
 800aaba:	4606      	mov	r6, r0
 800aabc:	10ad      	asrs	r5, r5, #2
 800aabe:	d03d      	beq.n	800ab3c <__pow5mult+0xa0>
 800aac0:	69fc      	ldr	r4, [r7, #28]
 800aac2:	b97c      	cbnz	r4, 800aae4 <__pow5mult+0x48>
 800aac4:	2010      	movs	r0, #16
 800aac6:	f7fd ff0b 	bl	80088e0 <malloc>
 800aaca:	4602      	mov	r2, r0
 800aacc:	61f8      	str	r0, [r7, #28]
 800aace:	b928      	cbnz	r0, 800aadc <__pow5mult+0x40>
 800aad0:	4b1d      	ldr	r3, [pc, #116]	@ (800ab48 <__pow5mult+0xac>)
 800aad2:	481e      	ldr	r0, [pc, #120]	@ (800ab4c <__pow5mult+0xb0>)
 800aad4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aad8:	f7fd fee4 	bl	80088a4 <__assert_func>
 800aadc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aae0:	6004      	str	r4, [r0, #0]
 800aae2:	60c4      	str	r4, [r0, #12]
 800aae4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aae8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aaec:	b94c      	cbnz	r4, 800ab02 <__pow5mult+0x66>
 800aaee:	f240 2171 	movw	r1, #625	@ 0x271
 800aaf2:	4638      	mov	r0, r7
 800aaf4:	f7ff ff12 	bl	800a91c <__i2b>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	f8c8 0008 	str.w	r0, [r8, #8]
 800aafe:	4604      	mov	r4, r0
 800ab00:	6003      	str	r3, [r0, #0]
 800ab02:	f04f 0900 	mov.w	r9, #0
 800ab06:	07eb      	lsls	r3, r5, #31
 800ab08:	d50a      	bpl.n	800ab20 <__pow5mult+0x84>
 800ab0a:	4631      	mov	r1, r6
 800ab0c:	4622      	mov	r2, r4
 800ab0e:	4638      	mov	r0, r7
 800ab10:	f7ff ff1a 	bl	800a948 <__multiply>
 800ab14:	4631      	mov	r1, r6
 800ab16:	4680      	mov	r8, r0
 800ab18:	4638      	mov	r0, r7
 800ab1a:	f7ff fe4b 	bl	800a7b4 <_Bfree>
 800ab1e:	4646      	mov	r6, r8
 800ab20:	106d      	asrs	r5, r5, #1
 800ab22:	d00b      	beq.n	800ab3c <__pow5mult+0xa0>
 800ab24:	6820      	ldr	r0, [r4, #0]
 800ab26:	b938      	cbnz	r0, 800ab38 <__pow5mult+0x9c>
 800ab28:	4622      	mov	r2, r4
 800ab2a:	4621      	mov	r1, r4
 800ab2c:	4638      	mov	r0, r7
 800ab2e:	f7ff ff0b 	bl	800a948 <__multiply>
 800ab32:	6020      	str	r0, [r4, #0]
 800ab34:	f8c0 9000 	str.w	r9, [r0]
 800ab38:	4604      	mov	r4, r0
 800ab3a:	e7e4      	b.n	800ab06 <__pow5mult+0x6a>
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab42:	bf00      	nop
 800ab44:	0800d1ec 	.word	0x0800d1ec
 800ab48:	0800d111 	.word	0x0800d111
 800ab4c:	0800d191 	.word	0x0800d191

0800ab50 <__lshift>:
 800ab50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab54:	460c      	mov	r4, r1
 800ab56:	6849      	ldr	r1, [r1, #4]
 800ab58:	6923      	ldr	r3, [r4, #16]
 800ab5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab5e:	68a3      	ldr	r3, [r4, #8]
 800ab60:	4607      	mov	r7, r0
 800ab62:	4691      	mov	r9, r2
 800ab64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab68:	f108 0601 	add.w	r6, r8, #1
 800ab6c:	42b3      	cmp	r3, r6
 800ab6e:	db0b      	blt.n	800ab88 <__lshift+0x38>
 800ab70:	4638      	mov	r0, r7
 800ab72:	f7ff fddf 	bl	800a734 <_Balloc>
 800ab76:	4605      	mov	r5, r0
 800ab78:	b948      	cbnz	r0, 800ab8e <__lshift+0x3e>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	4b28      	ldr	r3, [pc, #160]	@ (800ac20 <__lshift+0xd0>)
 800ab7e:	4829      	ldr	r0, [pc, #164]	@ (800ac24 <__lshift+0xd4>)
 800ab80:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ab84:	f7fd fe8e 	bl	80088a4 <__assert_func>
 800ab88:	3101      	adds	r1, #1
 800ab8a:	005b      	lsls	r3, r3, #1
 800ab8c:	e7ee      	b.n	800ab6c <__lshift+0x1c>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	f100 0114 	add.w	r1, r0, #20
 800ab94:	f100 0210 	add.w	r2, r0, #16
 800ab98:	4618      	mov	r0, r3
 800ab9a:	4553      	cmp	r3, sl
 800ab9c:	db33      	blt.n	800ac06 <__lshift+0xb6>
 800ab9e:	6920      	ldr	r0, [r4, #16]
 800aba0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aba4:	f104 0314 	add.w	r3, r4, #20
 800aba8:	f019 091f 	ands.w	r9, r9, #31
 800abac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800abb4:	d02b      	beq.n	800ac0e <__lshift+0xbe>
 800abb6:	f1c9 0e20 	rsb	lr, r9, #32
 800abba:	468a      	mov	sl, r1
 800abbc:	2200      	movs	r2, #0
 800abbe:	6818      	ldr	r0, [r3, #0]
 800abc0:	fa00 f009 	lsl.w	r0, r0, r9
 800abc4:	4310      	orrs	r0, r2
 800abc6:	f84a 0b04 	str.w	r0, [sl], #4
 800abca:	f853 2b04 	ldr.w	r2, [r3], #4
 800abce:	459c      	cmp	ip, r3
 800abd0:	fa22 f20e 	lsr.w	r2, r2, lr
 800abd4:	d8f3      	bhi.n	800abbe <__lshift+0x6e>
 800abd6:	ebac 0304 	sub.w	r3, ip, r4
 800abda:	3b15      	subs	r3, #21
 800abdc:	f023 0303 	bic.w	r3, r3, #3
 800abe0:	3304      	adds	r3, #4
 800abe2:	f104 0015 	add.w	r0, r4, #21
 800abe6:	4584      	cmp	ip, r0
 800abe8:	bf38      	it	cc
 800abea:	2304      	movcc	r3, #4
 800abec:	50ca      	str	r2, [r1, r3]
 800abee:	b10a      	cbz	r2, 800abf4 <__lshift+0xa4>
 800abf0:	f108 0602 	add.w	r6, r8, #2
 800abf4:	3e01      	subs	r6, #1
 800abf6:	4638      	mov	r0, r7
 800abf8:	612e      	str	r6, [r5, #16]
 800abfa:	4621      	mov	r1, r4
 800abfc:	f7ff fdda 	bl	800a7b4 <_Bfree>
 800ac00:	4628      	mov	r0, r5
 800ac02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac06:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	e7c5      	b.n	800ab9a <__lshift+0x4a>
 800ac0e:	3904      	subs	r1, #4
 800ac10:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac14:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac18:	459c      	cmp	ip, r3
 800ac1a:	d8f9      	bhi.n	800ac10 <__lshift+0xc0>
 800ac1c:	e7ea      	b.n	800abf4 <__lshift+0xa4>
 800ac1e:	bf00      	nop
 800ac20:	0800d180 	.word	0x0800d180
 800ac24:	0800d191 	.word	0x0800d191

0800ac28 <__mcmp>:
 800ac28:	690a      	ldr	r2, [r1, #16]
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	6900      	ldr	r0, [r0, #16]
 800ac2e:	1a80      	subs	r0, r0, r2
 800ac30:	b530      	push	{r4, r5, lr}
 800ac32:	d10e      	bne.n	800ac52 <__mcmp+0x2a>
 800ac34:	3314      	adds	r3, #20
 800ac36:	3114      	adds	r1, #20
 800ac38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ac3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ac40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac48:	4295      	cmp	r5, r2
 800ac4a:	d003      	beq.n	800ac54 <__mcmp+0x2c>
 800ac4c:	d205      	bcs.n	800ac5a <__mcmp+0x32>
 800ac4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac52:	bd30      	pop	{r4, r5, pc}
 800ac54:	42a3      	cmp	r3, r4
 800ac56:	d3f3      	bcc.n	800ac40 <__mcmp+0x18>
 800ac58:	e7fb      	b.n	800ac52 <__mcmp+0x2a>
 800ac5a:	2001      	movs	r0, #1
 800ac5c:	e7f9      	b.n	800ac52 <__mcmp+0x2a>
	...

0800ac60 <__mdiff>:
 800ac60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac64:	4689      	mov	r9, r1
 800ac66:	4606      	mov	r6, r0
 800ac68:	4611      	mov	r1, r2
 800ac6a:	4648      	mov	r0, r9
 800ac6c:	4614      	mov	r4, r2
 800ac6e:	f7ff ffdb 	bl	800ac28 <__mcmp>
 800ac72:	1e05      	subs	r5, r0, #0
 800ac74:	d112      	bne.n	800ac9c <__mdiff+0x3c>
 800ac76:	4629      	mov	r1, r5
 800ac78:	4630      	mov	r0, r6
 800ac7a:	f7ff fd5b 	bl	800a734 <_Balloc>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	b928      	cbnz	r0, 800ac8e <__mdiff+0x2e>
 800ac82:	4b3f      	ldr	r3, [pc, #252]	@ (800ad80 <__mdiff+0x120>)
 800ac84:	f240 2137 	movw	r1, #567	@ 0x237
 800ac88:	483e      	ldr	r0, [pc, #248]	@ (800ad84 <__mdiff+0x124>)
 800ac8a:	f7fd fe0b 	bl	80088a4 <__assert_func>
 800ac8e:	2301      	movs	r3, #1
 800ac90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac94:	4610      	mov	r0, r2
 800ac96:	b003      	add	sp, #12
 800ac98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac9c:	bfbc      	itt	lt
 800ac9e:	464b      	movlt	r3, r9
 800aca0:	46a1      	movlt	r9, r4
 800aca2:	4630      	mov	r0, r6
 800aca4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aca8:	bfba      	itte	lt
 800acaa:	461c      	movlt	r4, r3
 800acac:	2501      	movlt	r5, #1
 800acae:	2500      	movge	r5, #0
 800acb0:	f7ff fd40 	bl	800a734 <_Balloc>
 800acb4:	4602      	mov	r2, r0
 800acb6:	b918      	cbnz	r0, 800acc0 <__mdiff+0x60>
 800acb8:	4b31      	ldr	r3, [pc, #196]	@ (800ad80 <__mdiff+0x120>)
 800acba:	f240 2145 	movw	r1, #581	@ 0x245
 800acbe:	e7e3      	b.n	800ac88 <__mdiff+0x28>
 800acc0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800acc4:	6926      	ldr	r6, [r4, #16]
 800acc6:	60c5      	str	r5, [r0, #12]
 800acc8:	f109 0310 	add.w	r3, r9, #16
 800accc:	f109 0514 	add.w	r5, r9, #20
 800acd0:	f104 0e14 	add.w	lr, r4, #20
 800acd4:	f100 0b14 	add.w	fp, r0, #20
 800acd8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800acdc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ace0:	9301      	str	r3, [sp, #4]
 800ace2:	46d9      	mov	r9, fp
 800ace4:	f04f 0c00 	mov.w	ip, #0
 800ace8:	9b01      	ldr	r3, [sp, #4]
 800acea:	f85e 0b04 	ldr.w	r0, [lr], #4
 800acee:	f853 af04 	ldr.w	sl, [r3, #4]!
 800acf2:	9301      	str	r3, [sp, #4]
 800acf4:	fa1f f38a 	uxth.w	r3, sl
 800acf8:	4619      	mov	r1, r3
 800acfa:	b283      	uxth	r3, r0
 800acfc:	1acb      	subs	r3, r1, r3
 800acfe:	0c00      	lsrs	r0, r0, #16
 800ad00:	4463      	add	r3, ip
 800ad02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ad06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ad10:	4576      	cmp	r6, lr
 800ad12:	f849 3b04 	str.w	r3, [r9], #4
 800ad16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad1a:	d8e5      	bhi.n	800ace8 <__mdiff+0x88>
 800ad1c:	1b33      	subs	r3, r6, r4
 800ad1e:	3b15      	subs	r3, #21
 800ad20:	f023 0303 	bic.w	r3, r3, #3
 800ad24:	3415      	adds	r4, #21
 800ad26:	3304      	adds	r3, #4
 800ad28:	42a6      	cmp	r6, r4
 800ad2a:	bf38      	it	cc
 800ad2c:	2304      	movcc	r3, #4
 800ad2e:	441d      	add	r5, r3
 800ad30:	445b      	add	r3, fp
 800ad32:	461e      	mov	r6, r3
 800ad34:	462c      	mov	r4, r5
 800ad36:	4544      	cmp	r4, r8
 800ad38:	d30e      	bcc.n	800ad58 <__mdiff+0xf8>
 800ad3a:	f108 0103 	add.w	r1, r8, #3
 800ad3e:	1b49      	subs	r1, r1, r5
 800ad40:	f021 0103 	bic.w	r1, r1, #3
 800ad44:	3d03      	subs	r5, #3
 800ad46:	45a8      	cmp	r8, r5
 800ad48:	bf38      	it	cc
 800ad4a:	2100      	movcc	r1, #0
 800ad4c:	440b      	add	r3, r1
 800ad4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad52:	b191      	cbz	r1, 800ad7a <__mdiff+0x11a>
 800ad54:	6117      	str	r7, [r2, #16]
 800ad56:	e79d      	b.n	800ac94 <__mdiff+0x34>
 800ad58:	f854 1b04 	ldr.w	r1, [r4], #4
 800ad5c:	46e6      	mov	lr, ip
 800ad5e:	0c08      	lsrs	r0, r1, #16
 800ad60:	fa1c fc81 	uxtah	ip, ip, r1
 800ad64:	4471      	add	r1, lr
 800ad66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ad6a:	b289      	uxth	r1, r1
 800ad6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ad70:	f846 1b04 	str.w	r1, [r6], #4
 800ad74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad78:	e7dd      	b.n	800ad36 <__mdiff+0xd6>
 800ad7a:	3f01      	subs	r7, #1
 800ad7c:	e7e7      	b.n	800ad4e <__mdiff+0xee>
 800ad7e:	bf00      	nop
 800ad80:	0800d180 	.word	0x0800d180
 800ad84:	0800d191 	.word	0x0800d191

0800ad88 <__d2b>:
 800ad88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ad8c:	460f      	mov	r7, r1
 800ad8e:	2101      	movs	r1, #1
 800ad90:	ec59 8b10 	vmov	r8, r9, d0
 800ad94:	4616      	mov	r6, r2
 800ad96:	f7ff fccd 	bl	800a734 <_Balloc>
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	b930      	cbnz	r0, 800adac <__d2b+0x24>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	4b23      	ldr	r3, [pc, #140]	@ (800ae30 <__d2b+0xa8>)
 800ada2:	4824      	ldr	r0, [pc, #144]	@ (800ae34 <__d2b+0xac>)
 800ada4:	f240 310f 	movw	r1, #783	@ 0x30f
 800ada8:	f7fd fd7c 	bl	80088a4 <__assert_func>
 800adac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800adb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800adb4:	b10d      	cbz	r5, 800adba <__d2b+0x32>
 800adb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800adba:	9301      	str	r3, [sp, #4]
 800adbc:	f1b8 0300 	subs.w	r3, r8, #0
 800adc0:	d023      	beq.n	800ae0a <__d2b+0x82>
 800adc2:	4668      	mov	r0, sp
 800adc4:	9300      	str	r3, [sp, #0]
 800adc6:	f7ff fd7c 	bl	800a8c2 <__lo0bits>
 800adca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800adce:	b1d0      	cbz	r0, 800ae06 <__d2b+0x7e>
 800add0:	f1c0 0320 	rsb	r3, r0, #32
 800add4:	fa02 f303 	lsl.w	r3, r2, r3
 800add8:	430b      	orrs	r3, r1
 800adda:	40c2      	lsrs	r2, r0
 800addc:	6163      	str	r3, [r4, #20]
 800adde:	9201      	str	r2, [sp, #4]
 800ade0:	9b01      	ldr	r3, [sp, #4]
 800ade2:	61a3      	str	r3, [r4, #24]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	bf0c      	ite	eq
 800ade8:	2201      	moveq	r2, #1
 800adea:	2202      	movne	r2, #2
 800adec:	6122      	str	r2, [r4, #16]
 800adee:	b1a5      	cbz	r5, 800ae1a <__d2b+0x92>
 800adf0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800adf4:	4405      	add	r5, r0
 800adf6:	603d      	str	r5, [r7, #0]
 800adf8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800adfc:	6030      	str	r0, [r6, #0]
 800adfe:	4620      	mov	r0, r4
 800ae00:	b003      	add	sp, #12
 800ae02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae06:	6161      	str	r1, [r4, #20]
 800ae08:	e7ea      	b.n	800ade0 <__d2b+0x58>
 800ae0a:	a801      	add	r0, sp, #4
 800ae0c:	f7ff fd59 	bl	800a8c2 <__lo0bits>
 800ae10:	9b01      	ldr	r3, [sp, #4]
 800ae12:	6163      	str	r3, [r4, #20]
 800ae14:	3020      	adds	r0, #32
 800ae16:	2201      	movs	r2, #1
 800ae18:	e7e8      	b.n	800adec <__d2b+0x64>
 800ae1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ae1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ae22:	6038      	str	r0, [r7, #0]
 800ae24:	6918      	ldr	r0, [r3, #16]
 800ae26:	f7ff fd2d 	bl	800a884 <__hi0bits>
 800ae2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ae2e:	e7e5      	b.n	800adfc <__d2b+0x74>
 800ae30:	0800d180 	.word	0x0800d180
 800ae34:	0800d191 	.word	0x0800d191

0800ae38 <__ssputs_r>:
 800ae38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae3c:	688e      	ldr	r6, [r1, #8]
 800ae3e:	461f      	mov	r7, r3
 800ae40:	42be      	cmp	r6, r7
 800ae42:	680b      	ldr	r3, [r1, #0]
 800ae44:	4682      	mov	sl, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	4690      	mov	r8, r2
 800ae4a:	d82d      	bhi.n	800aea8 <__ssputs_r+0x70>
 800ae4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae54:	d026      	beq.n	800aea4 <__ssputs_r+0x6c>
 800ae56:	6965      	ldr	r5, [r4, #20]
 800ae58:	6909      	ldr	r1, [r1, #16]
 800ae5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae5e:	eba3 0901 	sub.w	r9, r3, r1
 800ae62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae66:	1c7b      	adds	r3, r7, #1
 800ae68:	444b      	add	r3, r9
 800ae6a:	106d      	asrs	r5, r5, #1
 800ae6c:	429d      	cmp	r5, r3
 800ae6e:	bf38      	it	cc
 800ae70:	461d      	movcc	r5, r3
 800ae72:	0553      	lsls	r3, r2, #21
 800ae74:	d527      	bpl.n	800aec6 <__ssputs_r+0x8e>
 800ae76:	4629      	mov	r1, r5
 800ae78:	f7fd fd5c 	bl	8008934 <_malloc_r>
 800ae7c:	4606      	mov	r6, r0
 800ae7e:	b360      	cbz	r0, 800aeda <__ssputs_r+0xa2>
 800ae80:	6921      	ldr	r1, [r4, #16]
 800ae82:	464a      	mov	r2, r9
 800ae84:	f000 fc00 	bl	800b688 <memcpy>
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae92:	81a3      	strh	r3, [r4, #12]
 800ae94:	6126      	str	r6, [r4, #16]
 800ae96:	6165      	str	r5, [r4, #20]
 800ae98:	444e      	add	r6, r9
 800ae9a:	eba5 0509 	sub.w	r5, r5, r9
 800ae9e:	6026      	str	r6, [r4, #0]
 800aea0:	60a5      	str	r5, [r4, #8]
 800aea2:	463e      	mov	r6, r7
 800aea4:	42be      	cmp	r6, r7
 800aea6:	d900      	bls.n	800aeaa <__ssputs_r+0x72>
 800aea8:	463e      	mov	r6, r7
 800aeaa:	6820      	ldr	r0, [r4, #0]
 800aeac:	4632      	mov	r2, r6
 800aeae:	4641      	mov	r1, r8
 800aeb0:	f000 fb6a 	bl	800b588 <memmove>
 800aeb4:	68a3      	ldr	r3, [r4, #8]
 800aeb6:	1b9b      	subs	r3, r3, r6
 800aeb8:	60a3      	str	r3, [r4, #8]
 800aeba:	6823      	ldr	r3, [r4, #0]
 800aebc:	4433      	add	r3, r6
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	2000      	movs	r0, #0
 800aec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aec6:	462a      	mov	r2, r5
 800aec8:	f000 fc12 	bl	800b6f0 <_realloc_r>
 800aecc:	4606      	mov	r6, r0
 800aece:	2800      	cmp	r0, #0
 800aed0:	d1e0      	bne.n	800ae94 <__ssputs_r+0x5c>
 800aed2:	6921      	ldr	r1, [r4, #16]
 800aed4:	4650      	mov	r0, sl
 800aed6:	f7ff fbe3 	bl	800a6a0 <_free_r>
 800aeda:	230c      	movs	r3, #12
 800aedc:	f8ca 3000 	str.w	r3, [sl]
 800aee0:	89a3      	ldrh	r3, [r4, #12]
 800aee2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aee6:	81a3      	strh	r3, [r4, #12]
 800aee8:	f04f 30ff 	mov.w	r0, #4294967295
 800aeec:	e7e9      	b.n	800aec2 <__ssputs_r+0x8a>
	...

0800aef0 <_svfiprintf_r>:
 800aef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef4:	4698      	mov	r8, r3
 800aef6:	898b      	ldrh	r3, [r1, #12]
 800aef8:	061b      	lsls	r3, r3, #24
 800aefa:	b09d      	sub	sp, #116	@ 0x74
 800aefc:	4607      	mov	r7, r0
 800aefe:	460d      	mov	r5, r1
 800af00:	4614      	mov	r4, r2
 800af02:	d510      	bpl.n	800af26 <_svfiprintf_r+0x36>
 800af04:	690b      	ldr	r3, [r1, #16]
 800af06:	b973      	cbnz	r3, 800af26 <_svfiprintf_r+0x36>
 800af08:	2140      	movs	r1, #64	@ 0x40
 800af0a:	f7fd fd13 	bl	8008934 <_malloc_r>
 800af0e:	6028      	str	r0, [r5, #0]
 800af10:	6128      	str	r0, [r5, #16]
 800af12:	b930      	cbnz	r0, 800af22 <_svfiprintf_r+0x32>
 800af14:	230c      	movs	r3, #12
 800af16:	603b      	str	r3, [r7, #0]
 800af18:	f04f 30ff 	mov.w	r0, #4294967295
 800af1c:	b01d      	add	sp, #116	@ 0x74
 800af1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af22:	2340      	movs	r3, #64	@ 0x40
 800af24:	616b      	str	r3, [r5, #20]
 800af26:	2300      	movs	r3, #0
 800af28:	9309      	str	r3, [sp, #36]	@ 0x24
 800af2a:	2320      	movs	r3, #32
 800af2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af30:	f8cd 800c 	str.w	r8, [sp, #12]
 800af34:	2330      	movs	r3, #48	@ 0x30
 800af36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b0d4 <_svfiprintf_r+0x1e4>
 800af3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af3e:	f04f 0901 	mov.w	r9, #1
 800af42:	4623      	mov	r3, r4
 800af44:	469a      	mov	sl, r3
 800af46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af4a:	b10a      	cbz	r2, 800af50 <_svfiprintf_r+0x60>
 800af4c:	2a25      	cmp	r2, #37	@ 0x25
 800af4e:	d1f9      	bne.n	800af44 <_svfiprintf_r+0x54>
 800af50:	ebba 0b04 	subs.w	fp, sl, r4
 800af54:	d00b      	beq.n	800af6e <_svfiprintf_r+0x7e>
 800af56:	465b      	mov	r3, fp
 800af58:	4622      	mov	r2, r4
 800af5a:	4629      	mov	r1, r5
 800af5c:	4638      	mov	r0, r7
 800af5e:	f7ff ff6b 	bl	800ae38 <__ssputs_r>
 800af62:	3001      	adds	r0, #1
 800af64:	f000 80a7 	beq.w	800b0b6 <_svfiprintf_r+0x1c6>
 800af68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af6a:	445a      	add	r2, fp
 800af6c:	9209      	str	r2, [sp, #36]	@ 0x24
 800af6e:	f89a 3000 	ldrb.w	r3, [sl]
 800af72:	2b00      	cmp	r3, #0
 800af74:	f000 809f 	beq.w	800b0b6 <_svfiprintf_r+0x1c6>
 800af78:	2300      	movs	r3, #0
 800af7a:	f04f 32ff 	mov.w	r2, #4294967295
 800af7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af82:	f10a 0a01 	add.w	sl, sl, #1
 800af86:	9304      	str	r3, [sp, #16]
 800af88:	9307      	str	r3, [sp, #28]
 800af8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af8e:	931a      	str	r3, [sp, #104]	@ 0x68
 800af90:	4654      	mov	r4, sl
 800af92:	2205      	movs	r2, #5
 800af94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af98:	484e      	ldr	r0, [pc, #312]	@ (800b0d4 <_svfiprintf_r+0x1e4>)
 800af9a:	f7f6 f851 	bl	8001040 <memchr>
 800af9e:	9a04      	ldr	r2, [sp, #16]
 800afa0:	b9d8      	cbnz	r0, 800afda <_svfiprintf_r+0xea>
 800afa2:	06d0      	lsls	r0, r2, #27
 800afa4:	bf44      	itt	mi
 800afa6:	2320      	movmi	r3, #32
 800afa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afac:	0711      	lsls	r1, r2, #28
 800afae:	bf44      	itt	mi
 800afb0:	232b      	movmi	r3, #43	@ 0x2b
 800afb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afb6:	f89a 3000 	ldrb.w	r3, [sl]
 800afba:	2b2a      	cmp	r3, #42	@ 0x2a
 800afbc:	d015      	beq.n	800afea <_svfiprintf_r+0xfa>
 800afbe:	9a07      	ldr	r2, [sp, #28]
 800afc0:	4654      	mov	r4, sl
 800afc2:	2000      	movs	r0, #0
 800afc4:	f04f 0c0a 	mov.w	ip, #10
 800afc8:	4621      	mov	r1, r4
 800afca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afce:	3b30      	subs	r3, #48	@ 0x30
 800afd0:	2b09      	cmp	r3, #9
 800afd2:	d94b      	bls.n	800b06c <_svfiprintf_r+0x17c>
 800afd4:	b1b0      	cbz	r0, 800b004 <_svfiprintf_r+0x114>
 800afd6:	9207      	str	r2, [sp, #28]
 800afd8:	e014      	b.n	800b004 <_svfiprintf_r+0x114>
 800afda:	eba0 0308 	sub.w	r3, r0, r8
 800afde:	fa09 f303 	lsl.w	r3, r9, r3
 800afe2:	4313      	orrs	r3, r2
 800afe4:	9304      	str	r3, [sp, #16]
 800afe6:	46a2      	mov	sl, r4
 800afe8:	e7d2      	b.n	800af90 <_svfiprintf_r+0xa0>
 800afea:	9b03      	ldr	r3, [sp, #12]
 800afec:	1d19      	adds	r1, r3, #4
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	9103      	str	r1, [sp, #12]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	bfbb      	ittet	lt
 800aff6:	425b      	neglt	r3, r3
 800aff8:	f042 0202 	orrlt.w	r2, r2, #2
 800affc:	9307      	strge	r3, [sp, #28]
 800affe:	9307      	strlt	r3, [sp, #28]
 800b000:	bfb8      	it	lt
 800b002:	9204      	strlt	r2, [sp, #16]
 800b004:	7823      	ldrb	r3, [r4, #0]
 800b006:	2b2e      	cmp	r3, #46	@ 0x2e
 800b008:	d10a      	bne.n	800b020 <_svfiprintf_r+0x130>
 800b00a:	7863      	ldrb	r3, [r4, #1]
 800b00c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b00e:	d132      	bne.n	800b076 <_svfiprintf_r+0x186>
 800b010:	9b03      	ldr	r3, [sp, #12]
 800b012:	1d1a      	adds	r2, r3, #4
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	9203      	str	r2, [sp, #12]
 800b018:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b01c:	3402      	adds	r4, #2
 800b01e:	9305      	str	r3, [sp, #20]
 800b020:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b0e4 <_svfiprintf_r+0x1f4>
 800b024:	7821      	ldrb	r1, [r4, #0]
 800b026:	2203      	movs	r2, #3
 800b028:	4650      	mov	r0, sl
 800b02a:	f7f6 f809 	bl	8001040 <memchr>
 800b02e:	b138      	cbz	r0, 800b040 <_svfiprintf_r+0x150>
 800b030:	9b04      	ldr	r3, [sp, #16]
 800b032:	eba0 000a 	sub.w	r0, r0, sl
 800b036:	2240      	movs	r2, #64	@ 0x40
 800b038:	4082      	lsls	r2, r0
 800b03a:	4313      	orrs	r3, r2
 800b03c:	3401      	adds	r4, #1
 800b03e:	9304      	str	r3, [sp, #16]
 800b040:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b044:	4824      	ldr	r0, [pc, #144]	@ (800b0d8 <_svfiprintf_r+0x1e8>)
 800b046:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b04a:	2206      	movs	r2, #6
 800b04c:	f7f5 fff8 	bl	8001040 <memchr>
 800b050:	2800      	cmp	r0, #0
 800b052:	d036      	beq.n	800b0c2 <_svfiprintf_r+0x1d2>
 800b054:	4b21      	ldr	r3, [pc, #132]	@ (800b0dc <_svfiprintf_r+0x1ec>)
 800b056:	bb1b      	cbnz	r3, 800b0a0 <_svfiprintf_r+0x1b0>
 800b058:	9b03      	ldr	r3, [sp, #12]
 800b05a:	3307      	adds	r3, #7
 800b05c:	f023 0307 	bic.w	r3, r3, #7
 800b060:	3308      	adds	r3, #8
 800b062:	9303      	str	r3, [sp, #12]
 800b064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b066:	4433      	add	r3, r6
 800b068:	9309      	str	r3, [sp, #36]	@ 0x24
 800b06a:	e76a      	b.n	800af42 <_svfiprintf_r+0x52>
 800b06c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b070:	460c      	mov	r4, r1
 800b072:	2001      	movs	r0, #1
 800b074:	e7a8      	b.n	800afc8 <_svfiprintf_r+0xd8>
 800b076:	2300      	movs	r3, #0
 800b078:	3401      	adds	r4, #1
 800b07a:	9305      	str	r3, [sp, #20]
 800b07c:	4619      	mov	r1, r3
 800b07e:	f04f 0c0a 	mov.w	ip, #10
 800b082:	4620      	mov	r0, r4
 800b084:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b088:	3a30      	subs	r2, #48	@ 0x30
 800b08a:	2a09      	cmp	r2, #9
 800b08c:	d903      	bls.n	800b096 <_svfiprintf_r+0x1a6>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d0c6      	beq.n	800b020 <_svfiprintf_r+0x130>
 800b092:	9105      	str	r1, [sp, #20]
 800b094:	e7c4      	b.n	800b020 <_svfiprintf_r+0x130>
 800b096:	fb0c 2101 	mla	r1, ip, r1, r2
 800b09a:	4604      	mov	r4, r0
 800b09c:	2301      	movs	r3, #1
 800b09e:	e7f0      	b.n	800b082 <_svfiprintf_r+0x192>
 800b0a0:	ab03      	add	r3, sp, #12
 800b0a2:	9300      	str	r3, [sp, #0]
 800b0a4:	462a      	mov	r2, r5
 800b0a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b0e0 <_svfiprintf_r+0x1f0>)
 800b0a8:	a904      	add	r1, sp, #16
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	f7fd fd6e 	bl	8008b8c <_printf_float>
 800b0b0:	1c42      	adds	r2, r0, #1
 800b0b2:	4606      	mov	r6, r0
 800b0b4:	d1d6      	bne.n	800b064 <_svfiprintf_r+0x174>
 800b0b6:	89ab      	ldrh	r3, [r5, #12]
 800b0b8:	065b      	lsls	r3, r3, #25
 800b0ba:	f53f af2d 	bmi.w	800af18 <_svfiprintf_r+0x28>
 800b0be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0c0:	e72c      	b.n	800af1c <_svfiprintf_r+0x2c>
 800b0c2:	ab03      	add	r3, sp, #12
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	462a      	mov	r2, r5
 800b0c8:	4b05      	ldr	r3, [pc, #20]	@ (800b0e0 <_svfiprintf_r+0x1f0>)
 800b0ca:	a904      	add	r1, sp, #16
 800b0cc:	4638      	mov	r0, r7
 800b0ce:	f7fd fff5 	bl	80090bc <_printf_i>
 800b0d2:	e7ed      	b.n	800b0b0 <_svfiprintf_r+0x1c0>
 800b0d4:	0800d2e8 	.word	0x0800d2e8
 800b0d8:	0800d2f2 	.word	0x0800d2f2
 800b0dc:	08008b8d 	.word	0x08008b8d
 800b0e0:	0800ae39 	.word	0x0800ae39
 800b0e4:	0800d2ee 	.word	0x0800d2ee

0800b0e8 <__sfputc_r>:
 800b0e8:	6893      	ldr	r3, [r2, #8]
 800b0ea:	3b01      	subs	r3, #1
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	b410      	push	{r4}
 800b0f0:	6093      	str	r3, [r2, #8]
 800b0f2:	da08      	bge.n	800b106 <__sfputc_r+0x1e>
 800b0f4:	6994      	ldr	r4, [r2, #24]
 800b0f6:	42a3      	cmp	r3, r4
 800b0f8:	db01      	blt.n	800b0fe <__sfputc_r+0x16>
 800b0fa:	290a      	cmp	r1, #10
 800b0fc:	d103      	bne.n	800b106 <__sfputc_r+0x1e>
 800b0fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b102:	f7fe bb56 	b.w	80097b2 <__swbuf_r>
 800b106:	6813      	ldr	r3, [r2, #0]
 800b108:	1c58      	adds	r0, r3, #1
 800b10a:	6010      	str	r0, [r2, #0]
 800b10c:	7019      	strb	r1, [r3, #0]
 800b10e:	4608      	mov	r0, r1
 800b110:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b114:	4770      	bx	lr

0800b116 <__sfputs_r>:
 800b116:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b118:	4606      	mov	r6, r0
 800b11a:	460f      	mov	r7, r1
 800b11c:	4614      	mov	r4, r2
 800b11e:	18d5      	adds	r5, r2, r3
 800b120:	42ac      	cmp	r4, r5
 800b122:	d101      	bne.n	800b128 <__sfputs_r+0x12>
 800b124:	2000      	movs	r0, #0
 800b126:	e007      	b.n	800b138 <__sfputs_r+0x22>
 800b128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b12c:	463a      	mov	r2, r7
 800b12e:	4630      	mov	r0, r6
 800b130:	f7ff ffda 	bl	800b0e8 <__sfputc_r>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	d1f3      	bne.n	800b120 <__sfputs_r+0xa>
 800b138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b13c <_vfiprintf_r>:
 800b13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b140:	460d      	mov	r5, r1
 800b142:	b09d      	sub	sp, #116	@ 0x74
 800b144:	4614      	mov	r4, r2
 800b146:	4698      	mov	r8, r3
 800b148:	4606      	mov	r6, r0
 800b14a:	b118      	cbz	r0, 800b154 <_vfiprintf_r+0x18>
 800b14c:	6a03      	ldr	r3, [r0, #32]
 800b14e:	b90b      	cbnz	r3, 800b154 <_vfiprintf_r+0x18>
 800b150:	f7fe f960 	bl	8009414 <__sinit>
 800b154:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b156:	07d9      	lsls	r1, r3, #31
 800b158:	d405      	bmi.n	800b166 <_vfiprintf_r+0x2a>
 800b15a:	89ab      	ldrh	r3, [r5, #12]
 800b15c:	059a      	lsls	r2, r3, #22
 800b15e:	d402      	bmi.n	800b166 <_vfiprintf_r+0x2a>
 800b160:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b162:	f7fe fc48 	bl	80099f6 <__retarget_lock_acquire_recursive>
 800b166:	89ab      	ldrh	r3, [r5, #12]
 800b168:	071b      	lsls	r3, r3, #28
 800b16a:	d501      	bpl.n	800b170 <_vfiprintf_r+0x34>
 800b16c:	692b      	ldr	r3, [r5, #16]
 800b16e:	b99b      	cbnz	r3, 800b198 <_vfiprintf_r+0x5c>
 800b170:	4629      	mov	r1, r5
 800b172:	4630      	mov	r0, r6
 800b174:	f7fe fb5c 	bl	8009830 <__swsetup_r>
 800b178:	b170      	cbz	r0, 800b198 <_vfiprintf_r+0x5c>
 800b17a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b17c:	07dc      	lsls	r4, r3, #31
 800b17e:	d504      	bpl.n	800b18a <_vfiprintf_r+0x4e>
 800b180:	f04f 30ff 	mov.w	r0, #4294967295
 800b184:	b01d      	add	sp, #116	@ 0x74
 800b186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b18a:	89ab      	ldrh	r3, [r5, #12]
 800b18c:	0598      	lsls	r0, r3, #22
 800b18e:	d4f7      	bmi.n	800b180 <_vfiprintf_r+0x44>
 800b190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b192:	f7fe fc31 	bl	80099f8 <__retarget_lock_release_recursive>
 800b196:	e7f3      	b.n	800b180 <_vfiprintf_r+0x44>
 800b198:	2300      	movs	r3, #0
 800b19a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b19c:	2320      	movs	r3, #32
 800b19e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1a6:	2330      	movs	r3, #48	@ 0x30
 800b1a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b358 <_vfiprintf_r+0x21c>
 800b1ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b1b0:	f04f 0901 	mov.w	r9, #1
 800b1b4:	4623      	mov	r3, r4
 800b1b6:	469a      	mov	sl, r3
 800b1b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1bc:	b10a      	cbz	r2, 800b1c2 <_vfiprintf_r+0x86>
 800b1be:	2a25      	cmp	r2, #37	@ 0x25
 800b1c0:	d1f9      	bne.n	800b1b6 <_vfiprintf_r+0x7a>
 800b1c2:	ebba 0b04 	subs.w	fp, sl, r4
 800b1c6:	d00b      	beq.n	800b1e0 <_vfiprintf_r+0xa4>
 800b1c8:	465b      	mov	r3, fp
 800b1ca:	4622      	mov	r2, r4
 800b1cc:	4629      	mov	r1, r5
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	f7ff ffa1 	bl	800b116 <__sfputs_r>
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	f000 80a7 	beq.w	800b328 <_vfiprintf_r+0x1ec>
 800b1da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1dc:	445a      	add	r2, fp
 800b1de:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	f000 809f 	beq.w	800b328 <_vfiprintf_r+0x1ec>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b1f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1f4:	f10a 0a01 	add.w	sl, sl, #1
 800b1f8:	9304      	str	r3, [sp, #16]
 800b1fa:	9307      	str	r3, [sp, #28]
 800b1fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b200:	931a      	str	r3, [sp, #104]	@ 0x68
 800b202:	4654      	mov	r4, sl
 800b204:	2205      	movs	r2, #5
 800b206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b20a:	4853      	ldr	r0, [pc, #332]	@ (800b358 <_vfiprintf_r+0x21c>)
 800b20c:	f7f5 ff18 	bl	8001040 <memchr>
 800b210:	9a04      	ldr	r2, [sp, #16]
 800b212:	b9d8      	cbnz	r0, 800b24c <_vfiprintf_r+0x110>
 800b214:	06d1      	lsls	r1, r2, #27
 800b216:	bf44      	itt	mi
 800b218:	2320      	movmi	r3, #32
 800b21a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b21e:	0713      	lsls	r3, r2, #28
 800b220:	bf44      	itt	mi
 800b222:	232b      	movmi	r3, #43	@ 0x2b
 800b224:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b228:	f89a 3000 	ldrb.w	r3, [sl]
 800b22c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b22e:	d015      	beq.n	800b25c <_vfiprintf_r+0x120>
 800b230:	9a07      	ldr	r2, [sp, #28]
 800b232:	4654      	mov	r4, sl
 800b234:	2000      	movs	r0, #0
 800b236:	f04f 0c0a 	mov.w	ip, #10
 800b23a:	4621      	mov	r1, r4
 800b23c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b240:	3b30      	subs	r3, #48	@ 0x30
 800b242:	2b09      	cmp	r3, #9
 800b244:	d94b      	bls.n	800b2de <_vfiprintf_r+0x1a2>
 800b246:	b1b0      	cbz	r0, 800b276 <_vfiprintf_r+0x13a>
 800b248:	9207      	str	r2, [sp, #28]
 800b24a:	e014      	b.n	800b276 <_vfiprintf_r+0x13a>
 800b24c:	eba0 0308 	sub.w	r3, r0, r8
 800b250:	fa09 f303 	lsl.w	r3, r9, r3
 800b254:	4313      	orrs	r3, r2
 800b256:	9304      	str	r3, [sp, #16]
 800b258:	46a2      	mov	sl, r4
 800b25a:	e7d2      	b.n	800b202 <_vfiprintf_r+0xc6>
 800b25c:	9b03      	ldr	r3, [sp, #12]
 800b25e:	1d19      	adds	r1, r3, #4
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	9103      	str	r1, [sp, #12]
 800b264:	2b00      	cmp	r3, #0
 800b266:	bfbb      	ittet	lt
 800b268:	425b      	neglt	r3, r3
 800b26a:	f042 0202 	orrlt.w	r2, r2, #2
 800b26e:	9307      	strge	r3, [sp, #28]
 800b270:	9307      	strlt	r3, [sp, #28]
 800b272:	bfb8      	it	lt
 800b274:	9204      	strlt	r2, [sp, #16]
 800b276:	7823      	ldrb	r3, [r4, #0]
 800b278:	2b2e      	cmp	r3, #46	@ 0x2e
 800b27a:	d10a      	bne.n	800b292 <_vfiprintf_r+0x156>
 800b27c:	7863      	ldrb	r3, [r4, #1]
 800b27e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b280:	d132      	bne.n	800b2e8 <_vfiprintf_r+0x1ac>
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	1d1a      	adds	r2, r3, #4
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	9203      	str	r2, [sp, #12]
 800b28a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b28e:	3402      	adds	r4, #2
 800b290:	9305      	str	r3, [sp, #20]
 800b292:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b368 <_vfiprintf_r+0x22c>
 800b296:	7821      	ldrb	r1, [r4, #0]
 800b298:	2203      	movs	r2, #3
 800b29a:	4650      	mov	r0, sl
 800b29c:	f7f5 fed0 	bl	8001040 <memchr>
 800b2a0:	b138      	cbz	r0, 800b2b2 <_vfiprintf_r+0x176>
 800b2a2:	9b04      	ldr	r3, [sp, #16]
 800b2a4:	eba0 000a 	sub.w	r0, r0, sl
 800b2a8:	2240      	movs	r2, #64	@ 0x40
 800b2aa:	4082      	lsls	r2, r0
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	3401      	adds	r4, #1
 800b2b0:	9304      	str	r3, [sp, #16]
 800b2b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2b6:	4829      	ldr	r0, [pc, #164]	@ (800b35c <_vfiprintf_r+0x220>)
 800b2b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2bc:	2206      	movs	r2, #6
 800b2be:	f7f5 febf 	bl	8001040 <memchr>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	d03f      	beq.n	800b346 <_vfiprintf_r+0x20a>
 800b2c6:	4b26      	ldr	r3, [pc, #152]	@ (800b360 <_vfiprintf_r+0x224>)
 800b2c8:	bb1b      	cbnz	r3, 800b312 <_vfiprintf_r+0x1d6>
 800b2ca:	9b03      	ldr	r3, [sp, #12]
 800b2cc:	3307      	adds	r3, #7
 800b2ce:	f023 0307 	bic.w	r3, r3, #7
 800b2d2:	3308      	adds	r3, #8
 800b2d4:	9303      	str	r3, [sp, #12]
 800b2d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2d8:	443b      	add	r3, r7
 800b2da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2dc:	e76a      	b.n	800b1b4 <_vfiprintf_r+0x78>
 800b2de:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	2001      	movs	r0, #1
 800b2e6:	e7a8      	b.n	800b23a <_vfiprintf_r+0xfe>
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	3401      	adds	r4, #1
 800b2ec:	9305      	str	r3, [sp, #20]
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	f04f 0c0a 	mov.w	ip, #10
 800b2f4:	4620      	mov	r0, r4
 800b2f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2fa:	3a30      	subs	r2, #48	@ 0x30
 800b2fc:	2a09      	cmp	r2, #9
 800b2fe:	d903      	bls.n	800b308 <_vfiprintf_r+0x1cc>
 800b300:	2b00      	cmp	r3, #0
 800b302:	d0c6      	beq.n	800b292 <_vfiprintf_r+0x156>
 800b304:	9105      	str	r1, [sp, #20]
 800b306:	e7c4      	b.n	800b292 <_vfiprintf_r+0x156>
 800b308:	fb0c 2101 	mla	r1, ip, r1, r2
 800b30c:	4604      	mov	r4, r0
 800b30e:	2301      	movs	r3, #1
 800b310:	e7f0      	b.n	800b2f4 <_vfiprintf_r+0x1b8>
 800b312:	ab03      	add	r3, sp, #12
 800b314:	9300      	str	r3, [sp, #0]
 800b316:	462a      	mov	r2, r5
 800b318:	4b12      	ldr	r3, [pc, #72]	@ (800b364 <_vfiprintf_r+0x228>)
 800b31a:	a904      	add	r1, sp, #16
 800b31c:	4630      	mov	r0, r6
 800b31e:	f7fd fc35 	bl	8008b8c <_printf_float>
 800b322:	4607      	mov	r7, r0
 800b324:	1c78      	adds	r0, r7, #1
 800b326:	d1d6      	bne.n	800b2d6 <_vfiprintf_r+0x19a>
 800b328:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b32a:	07d9      	lsls	r1, r3, #31
 800b32c:	d405      	bmi.n	800b33a <_vfiprintf_r+0x1fe>
 800b32e:	89ab      	ldrh	r3, [r5, #12]
 800b330:	059a      	lsls	r2, r3, #22
 800b332:	d402      	bmi.n	800b33a <_vfiprintf_r+0x1fe>
 800b334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b336:	f7fe fb5f 	bl	80099f8 <__retarget_lock_release_recursive>
 800b33a:	89ab      	ldrh	r3, [r5, #12]
 800b33c:	065b      	lsls	r3, r3, #25
 800b33e:	f53f af1f 	bmi.w	800b180 <_vfiprintf_r+0x44>
 800b342:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b344:	e71e      	b.n	800b184 <_vfiprintf_r+0x48>
 800b346:	ab03      	add	r3, sp, #12
 800b348:	9300      	str	r3, [sp, #0]
 800b34a:	462a      	mov	r2, r5
 800b34c:	4b05      	ldr	r3, [pc, #20]	@ (800b364 <_vfiprintf_r+0x228>)
 800b34e:	a904      	add	r1, sp, #16
 800b350:	4630      	mov	r0, r6
 800b352:	f7fd feb3 	bl	80090bc <_printf_i>
 800b356:	e7e4      	b.n	800b322 <_vfiprintf_r+0x1e6>
 800b358:	0800d2e8 	.word	0x0800d2e8
 800b35c:	0800d2f2 	.word	0x0800d2f2
 800b360:	08008b8d 	.word	0x08008b8d
 800b364:	0800b117 	.word	0x0800b117
 800b368:	0800d2ee 	.word	0x0800d2ee

0800b36c <__sflush_r>:
 800b36c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b374:	0716      	lsls	r6, r2, #28
 800b376:	4605      	mov	r5, r0
 800b378:	460c      	mov	r4, r1
 800b37a:	d454      	bmi.n	800b426 <__sflush_r+0xba>
 800b37c:	684b      	ldr	r3, [r1, #4]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	dc02      	bgt.n	800b388 <__sflush_r+0x1c>
 800b382:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b384:	2b00      	cmp	r3, #0
 800b386:	dd48      	ble.n	800b41a <__sflush_r+0xae>
 800b388:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b38a:	2e00      	cmp	r6, #0
 800b38c:	d045      	beq.n	800b41a <__sflush_r+0xae>
 800b38e:	2300      	movs	r3, #0
 800b390:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b394:	682f      	ldr	r7, [r5, #0]
 800b396:	6a21      	ldr	r1, [r4, #32]
 800b398:	602b      	str	r3, [r5, #0]
 800b39a:	d030      	beq.n	800b3fe <__sflush_r+0x92>
 800b39c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b39e:	89a3      	ldrh	r3, [r4, #12]
 800b3a0:	0759      	lsls	r1, r3, #29
 800b3a2:	d505      	bpl.n	800b3b0 <__sflush_r+0x44>
 800b3a4:	6863      	ldr	r3, [r4, #4]
 800b3a6:	1ad2      	subs	r2, r2, r3
 800b3a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b3aa:	b10b      	cbz	r3, 800b3b0 <__sflush_r+0x44>
 800b3ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b3ae:	1ad2      	subs	r2, r2, r3
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3b4:	6a21      	ldr	r1, [r4, #32]
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	47b0      	blx	r6
 800b3ba:	1c43      	adds	r3, r0, #1
 800b3bc:	89a3      	ldrh	r3, [r4, #12]
 800b3be:	d106      	bne.n	800b3ce <__sflush_r+0x62>
 800b3c0:	6829      	ldr	r1, [r5, #0]
 800b3c2:	291d      	cmp	r1, #29
 800b3c4:	d82b      	bhi.n	800b41e <__sflush_r+0xb2>
 800b3c6:	4a2a      	ldr	r2, [pc, #168]	@ (800b470 <__sflush_r+0x104>)
 800b3c8:	410a      	asrs	r2, r1
 800b3ca:	07d6      	lsls	r6, r2, #31
 800b3cc:	d427      	bmi.n	800b41e <__sflush_r+0xb2>
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	6062      	str	r2, [r4, #4]
 800b3d2:	04d9      	lsls	r1, r3, #19
 800b3d4:	6922      	ldr	r2, [r4, #16]
 800b3d6:	6022      	str	r2, [r4, #0]
 800b3d8:	d504      	bpl.n	800b3e4 <__sflush_r+0x78>
 800b3da:	1c42      	adds	r2, r0, #1
 800b3dc:	d101      	bne.n	800b3e2 <__sflush_r+0x76>
 800b3de:	682b      	ldr	r3, [r5, #0]
 800b3e0:	b903      	cbnz	r3, 800b3e4 <__sflush_r+0x78>
 800b3e2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b3e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b3e6:	602f      	str	r7, [r5, #0]
 800b3e8:	b1b9      	cbz	r1, 800b41a <__sflush_r+0xae>
 800b3ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b3ee:	4299      	cmp	r1, r3
 800b3f0:	d002      	beq.n	800b3f8 <__sflush_r+0x8c>
 800b3f2:	4628      	mov	r0, r5
 800b3f4:	f7ff f954 	bl	800a6a0 <_free_r>
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	6363      	str	r3, [r4, #52]	@ 0x34
 800b3fc:	e00d      	b.n	800b41a <__sflush_r+0xae>
 800b3fe:	2301      	movs	r3, #1
 800b400:	4628      	mov	r0, r5
 800b402:	47b0      	blx	r6
 800b404:	4602      	mov	r2, r0
 800b406:	1c50      	adds	r0, r2, #1
 800b408:	d1c9      	bne.n	800b39e <__sflush_r+0x32>
 800b40a:	682b      	ldr	r3, [r5, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d0c6      	beq.n	800b39e <__sflush_r+0x32>
 800b410:	2b1d      	cmp	r3, #29
 800b412:	d001      	beq.n	800b418 <__sflush_r+0xac>
 800b414:	2b16      	cmp	r3, #22
 800b416:	d11e      	bne.n	800b456 <__sflush_r+0xea>
 800b418:	602f      	str	r7, [r5, #0]
 800b41a:	2000      	movs	r0, #0
 800b41c:	e022      	b.n	800b464 <__sflush_r+0xf8>
 800b41e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b422:	b21b      	sxth	r3, r3
 800b424:	e01b      	b.n	800b45e <__sflush_r+0xf2>
 800b426:	690f      	ldr	r7, [r1, #16]
 800b428:	2f00      	cmp	r7, #0
 800b42a:	d0f6      	beq.n	800b41a <__sflush_r+0xae>
 800b42c:	0793      	lsls	r3, r2, #30
 800b42e:	680e      	ldr	r6, [r1, #0]
 800b430:	bf08      	it	eq
 800b432:	694b      	ldreq	r3, [r1, #20]
 800b434:	600f      	str	r7, [r1, #0]
 800b436:	bf18      	it	ne
 800b438:	2300      	movne	r3, #0
 800b43a:	eba6 0807 	sub.w	r8, r6, r7
 800b43e:	608b      	str	r3, [r1, #8]
 800b440:	f1b8 0f00 	cmp.w	r8, #0
 800b444:	dde9      	ble.n	800b41a <__sflush_r+0xae>
 800b446:	6a21      	ldr	r1, [r4, #32]
 800b448:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b44a:	4643      	mov	r3, r8
 800b44c:	463a      	mov	r2, r7
 800b44e:	4628      	mov	r0, r5
 800b450:	47b0      	blx	r6
 800b452:	2800      	cmp	r0, #0
 800b454:	dc08      	bgt.n	800b468 <__sflush_r+0xfc>
 800b456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b45a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b45e:	81a3      	strh	r3, [r4, #12]
 800b460:	f04f 30ff 	mov.w	r0, #4294967295
 800b464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b468:	4407      	add	r7, r0
 800b46a:	eba8 0800 	sub.w	r8, r8, r0
 800b46e:	e7e7      	b.n	800b440 <__sflush_r+0xd4>
 800b470:	dfbffffe 	.word	0xdfbffffe

0800b474 <_fflush_r>:
 800b474:	b538      	push	{r3, r4, r5, lr}
 800b476:	690b      	ldr	r3, [r1, #16]
 800b478:	4605      	mov	r5, r0
 800b47a:	460c      	mov	r4, r1
 800b47c:	b913      	cbnz	r3, 800b484 <_fflush_r+0x10>
 800b47e:	2500      	movs	r5, #0
 800b480:	4628      	mov	r0, r5
 800b482:	bd38      	pop	{r3, r4, r5, pc}
 800b484:	b118      	cbz	r0, 800b48e <_fflush_r+0x1a>
 800b486:	6a03      	ldr	r3, [r0, #32]
 800b488:	b90b      	cbnz	r3, 800b48e <_fflush_r+0x1a>
 800b48a:	f7fd ffc3 	bl	8009414 <__sinit>
 800b48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d0f3      	beq.n	800b47e <_fflush_r+0xa>
 800b496:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b498:	07d0      	lsls	r0, r2, #31
 800b49a:	d404      	bmi.n	800b4a6 <_fflush_r+0x32>
 800b49c:	0599      	lsls	r1, r3, #22
 800b49e:	d402      	bmi.n	800b4a6 <_fflush_r+0x32>
 800b4a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4a2:	f7fe faa8 	bl	80099f6 <__retarget_lock_acquire_recursive>
 800b4a6:	4628      	mov	r0, r5
 800b4a8:	4621      	mov	r1, r4
 800b4aa:	f7ff ff5f 	bl	800b36c <__sflush_r>
 800b4ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4b0:	07da      	lsls	r2, r3, #31
 800b4b2:	4605      	mov	r5, r0
 800b4b4:	d4e4      	bmi.n	800b480 <_fflush_r+0xc>
 800b4b6:	89a3      	ldrh	r3, [r4, #12]
 800b4b8:	059b      	lsls	r3, r3, #22
 800b4ba:	d4e1      	bmi.n	800b480 <_fflush_r+0xc>
 800b4bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4be:	f7fe fa9b 	bl	80099f8 <__retarget_lock_release_recursive>
 800b4c2:	e7dd      	b.n	800b480 <_fflush_r+0xc>

0800b4c4 <__swhatbuf_r>:
 800b4c4:	b570      	push	{r4, r5, r6, lr}
 800b4c6:	460c      	mov	r4, r1
 800b4c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4cc:	2900      	cmp	r1, #0
 800b4ce:	b096      	sub	sp, #88	@ 0x58
 800b4d0:	4615      	mov	r5, r2
 800b4d2:	461e      	mov	r6, r3
 800b4d4:	da0d      	bge.n	800b4f2 <__swhatbuf_r+0x2e>
 800b4d6:	89a3      	ldrh	r3, [r4, #12]
 800b4d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b4dc:	f04f 0100 	mov.w	r1, #0
 800b4e0:	bf14      	ite	ne
 800b4e2:	2340      	movne	r3, #64	@ 0x40
 800b4e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	6031      	str	r1, [r6, #0]
 800b4ec:	602b      	str	r3, [r5, #0]
 800b4ee:	b016      	add	sp, #88	@ 0x58
 800b4f0:	bd70      	pop	{r4, r5, r6, pc}
 800b4f2:	466a      	mov	r2, sp
 800b4f4:	f000 f892 	bl	800b61c <_fstat_r>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	dbec      	blt.n	800b4d6 <__swhatbuf_r+0x12>
 800b4fc:	9901      	ldr	r1, [sp, #4]
 800b4fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b502:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b506:	4259      	negs	r1, r3
 800b508:	4159      	adcs	r1, r3
 800b50a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b50e:	e7eb      	b.n	800b4e8 <__swhatbuf_r+0x24>

0800b510 <__smakebuf_r>:
 800b510:	898b      	ldrh	r3, [r1, #12]
 800b512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b514:	079d      	lsls	r5, r3, #30
 800b516:	4606      	mov	r6, r0
 800b518:	460c      	mov	r4, r1
 800b51a:	d507      	bpl.n	800b52c <__smakebuf_r+0x1c>
 800b51c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b520:	6023      	str	r3, [r4, #0]
 800b522:	6123      	str	r3, [r4, #16]
 800b524:	2301      	movs	r3, #1
 800b526:	6163      	str	r3, [r4, #20]
 800b528:	b003      	add	sp, #12
 800b52a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b52c:	ab01      	add	r3, sp, #4
 800b52e:	466a      	mov	r2, sp
 800b530:	f7ff ffc8 	bl	800b4c4 <__swhatbuf_r>
 800b534:	9f00      	ldr	r7, [sp, #0]
 800b536:	4605      	mov	r5, r0
 800b538:	4639      	mov	r1, r7
 800b53a:	4630      	mov	r0, r6
 800b53c:	f7fd f9fa 	bl	8008934 <_malloc_r>
 800b540:	b948      	cbnz	r0, 800b556 <__smakebuf_r+0x46>
 800b542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b546:	059a      	lsls	r2, r3, #22
 800b548:	d4ee      	bmi.n	800b528 <__smakebuf_r+0x18>
 800b54a:	f023 0303 	bic.w	r3, r3, #3
 800b54e:	f043 0302 	orr.w	r3, r3, #2
 800b552:	81a3      	strh	r3, [r4, #12]
 800b554:	e7e2      	b.n	800b51c <__smakebuf_r+0xc>
 800b556:	89a3      	ldrh	r3, [r4, #12]
 800b558:	6020      	str	r0, [r4, #0]
 800b55a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b55e:	81a3      	strh	r3, [r4, #12]
 800b560:	9b01      	ldr	r3, [sp, #4]
 800b562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b566:	b15b      	cbz	r3, 800b580 <__smakebuf_r+0x70>
 800b568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b56c:	4630      	mov	r0, r6
 800b56e:	f000 f867 	bl	800b640 <_isatty_r>
 800b572:	b128      	cbz	r0, 800b580 <__smakebuf_r+0x70>
 800b574:	89a3      	ldrh	r3, [r4, #12]
 800b576:	f023 0303 	bic.w	r3, r3, #3
 800b57a:	f043 0301 	orr.w	r3, r3, #1
 800b57e:	81a3      	strh	r3, [r4, #12]
 800b580:	89a3      	ldrh	r3, [r4, #12]
 800b582:	431d      	orrs	r5, r3
 800b584:	81a5      	strh	r5, [r4, #12]
 800b586:	e7cf      	b.n	800b528 <__smakebuf_r+0x18>

0800b588 <memmove>:
 800b588:	4288      	cmp	r0, r1
 800b58a:	b510      	push	{r4, lr}
 800b58c:	eb01 0402 	add.w	r4, r1, r2
 800b590:	d902      	bls.n	800b598 <memmove+0x10>
 800b592:	4284      	cmp	r4, r0
 800b594:	4623      	mov	r3, r4
 800b596:	d807      	bhi.n	800b5a8 <memmove+0x20>
 800b598:	1e43      	subs	r3, r0, #1
 800b59a:	42a1      	cmp	r1, r4
 800b59c:	d008      	beq.n	800b5b0 <memmove+0x28>
 800b59e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5a6:	e7f8      	b.n	800b59a <memmove+0x12>
 800b5a8:	4402      	add	r2, r0
 800b5aa:	4601      	mov	r1, r0
 800b5ac:	428a      	cmp	r2, r1
 800b5ae:	d100      	bne.n	800b5b2 <memmove+0x2a>
 800b5b0:	bd10      	pop	{r4, pc}
 800b5b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5ba:	e7f7      	b.n	800b5ac <memmove+0x24>

0800b5bc <_raise_r>:
 800b5bc:	291f      	cmp	r1, #31
 800b5be:	b538      	push	{r3, r4, r5, lr}
 800b5c0:	4605      	mov	r5, r0
 800b5c2:	460c      	mov	r4, r1
 800b5c4:	d904      	bls.n	800b5d0 <_raise_r+0x14>
 800b5c6:	2316      	movs	r3, #22
 800b5c8:	6003      	str	r3, [r0, #0]
 800b5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ce:	bd38      	pop	{r3, r4, r5, pc}
 800b5d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b5d2:	b112      	cbz	r2, 800b5da <_raise_r+0x1e>
 800b5d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5d8:	b94b      	cbnz	r3, 800b5ee <_raise_r+0x32>
 800b5da:	4628      	mov	r0, r5
 800b5dc:	f000 f852 	bl	800b684 <_getpid_r>
 800b5e0:	4622      	mov	r2, r4
 800b5e2:	4601      	mov	r1, r0
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5ea:	f000 b839 	b.w	800b660 <_kill_r>
 800b5ee:	2b01      	cmp	r3, #1
 800b5f0:	d00a      	beq.n	800b608 <_raise_r+0x4c>
 800b5f2:	1c59      	adds	r1, r3, #1
 800b5f4:	d103      	bne.n	800b5fe <_raise_r+0x42>
 800b5f6:	2316      	movs	r3, #22
 800b5f8:	6003      	str	r3, [r0, #0]
 800b5fa:	2001      	movs	r0, #1
 800b5fc:	e7e7      	b.n	800b5ce <_raise_r+0x12>
 800b5fe:	2100      	movs	r1, #0
 800b600:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b604:	4620      	mov	r0, r4
 800b606:	4798      	blx	r3
 800b608:	2000      	movs	r0, #0
 800b60a:	e7e0      	b.n	800b5ce <_raise_r+0x12>

0800b60c <raise>:
 800b60c:	4b02      	ldr	r3, [pc, #8]	@ (800b618 <raise+0xc>)
 800b60e:	4601      	mov	r1, r0
 800b610:	6818      	ldr	r0, [r3, #0]
 800b612:	f7ff bfd3 	b.w	800b5bc <_raise_r>
 800b616:	bf00      	nop
 800b618:	20000024 	.word	0x20000024

0800b61c <_fstat_r>:
 800b61c:	b538      	push	{r3, r4, r5, lr}
 800b61e:	4d07      	ldr	r5, [pc, #28]	@ (800b63c <_fstat_r+0x20>)
 800b620:	2300      	movs	r3, #0
 800b622:	4604      	mov	r4, r0
 800b624:	4608      	mov	r0, r1
 800b626:	4611      	mov	r1, r2
 800b628:	602b      	str	r3, [r5, #0]
 800b62a:	f7f6 fdf8 	bl	800221e <_fstat>
 800b62e:	1c43      	adds	r3, r0, #1
 800b630:	d102      	bne.n	800b638 <_fstat_r+0x1c>
 800b632:	682b      	ldr	r3, [r5, #0]
 800b634:	b103      	cbz	r3, 800b638 <_fstat_r+0x1c>
 800b636:	6023      	str	r3, [r4, #0]
 800b638:	bd38      	pop	{r3, r4, r5, pc}
 800b63a:	bf00      	nop
 800b63c:	20000acc 	.word	0x20000acc

0800b640 <_isatty_r>:
 800b640:	b538      	push	{r3, r4, r5, lr}
 800b642:	4d06      	ldr	r5, [pc, #24]	@ (800b65c <_isatty_r+0x1c>)
 800b644:	2300      	movs	r3, #0
 800b646:	4604      	mov	r4, r0
 800b648:	4608      	mov	r0, r1
 800b64a:	602b      	str	r3, [r5, #0]
 800b64c:	f7f6 fdec 	bl	8002228 <_isatty>
 800b650:	1c43      	adds	r3, r0, #1
 800b652:	d102      	bne.n	800b65a <_isatty_r+0x1a>
 800b654:	682b      	ldr	r3, [r5, #0]
 800b656:	b103      	cbz	r3, 800b65a <_isatty_r+0x1a>
 800b658:	6023      	str	r3, [r4, #0]
 800b65a:	bd38      	pop	{r3, r4, r5, pc}
 800b65c:	20000acc 	.word	0x20000acc

0800b660 <_kill_r>:
 800b660:	b538      	push	{r3, r4, r5, lr}
 800b662:	4d07      	ldr	r5, [pc, #28]	@ (800b680 <_kill_r+0x20>)
 800b664:	2300      	movs	r3, #0
 800b666:	4604      	mov	r4, r0
 800b668:	4608      	mov	r0, r1
 800b66a:	4611      	mov	r1, r2
 800b66c:	602b      	str	r3, [r5, #0]
 800b66e:	f7f6 fdc5 	bl	80021fc <_kill>
 800b672:	1c43      	adds	r3, r0, #1
 800b674:	d102      	bne.n	800b67c <_kill_r+0x1c>
 800b676:	682b      	ldr	r3, [r5, #0]
 800b678:	b103      	cbz	r3, 800b67c <_kill_r+0x1c>
 800b67a:	6023      	str	r3, [r4, #0]
 800b67c:	bd38      	pop	{r3, r4, r5, pc}
 800b67e:	bf00      	nop
 800b680:	20000acc 	.word	0x20000acc

0800b684 <_getpid_r>:
 800b684:	f7f6 bdb8 	b.w	80021f8 <_getpid>

0800b688 <memcpy>:
 800b688:	440a      	add	r2, r1
 800b68a:	4291      	cmp	r1, r2
 800b68c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b690:	d100      	bne.n	800b694 <memcpy+0xc>
 800b692:	4770      	bx	lr
 800b694:	b510      	push	{r4, lr}
 800b696:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b69a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b69e:	4291      	cmp	r1, r2
 800b6a0:	d1f9      	bne.n	800b696 <memcpy+0xe>
 800b6a2:	bd10      	pop	{r4, pc}

0800b6a4 <_calloc_r>:
 800b6a4:	b570      	push	{r4, r5, r6, lr}
 800b6a6:	fba1 5402 	umull	r5, r4, r1, r2
 800b6aa:	b93c      	cbnz	r4, 800b6bc <_calloc_r+0x18>
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	f7fd f941 	bl	8008934 <_malloc_r>
 800b6b2:	4606      	mov	r6, r0
 800b6b4:	b928      	cbnz	r0, 800b6c2 <_calloc_r+0x1e>
 800b6b6:	2600      	movs	r6, #0
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	bd70      	pop	{r4, r5, r6, pc}
 800b6bc:	220c      	movs	r2, #12
 800b6be:	6002      	str	r2, [r0, #0]
 800b6c0:	e7f9      	b.n	800b6b6 <_calloc_r+0x12>
 800b6c2:	462a      	mov	r2, r5
 800b6c4:	4621      	mov	r1, r4
 800b6c6:	f7fe f909 	bl	80098dc <memset>
 800b6ca:	e7f5      	b.n	800b6b8 <_calloc_r+0x14>

0800b6cc <__ascii_mbtowc>:
 800b6cc:	b082      	sub	sp, #8
 800b6ce:	b901      	cbnz	r1, 800b6d2 <__ascii_mbtowc+0x6>
 800b6d0:	a901      	add	r1, sp, #4
 800b6d2:	b142      	cbz	r2, 800b6e6 <__ascii_mbtowc+0x1a>
 800b6d4:	b14b      	cbz	r3, 800b6ea <__ascii_mbtowc+0x1e>
 800b6d6:	7813      	ldrb	r3, [r2, #0]
 800b6d8:	600b      	str	r3, [r1, #0]
 800b6da:	7812      	ldrb	r2, [r2, #0]
 800b6dc:	1e10      	subs	r0, r2, #0
 800b6de:	bf18      	it	ne
 800b6e0:	2001      	movne	r0, #1
 800b6e2:	b002      	add	sp, #8
 800b6e4:	4770      	bx	lr
 800b6e6:	4610      	mov	r0, r2
 800b6e8:	e7fb      	b.n	800b6e2 <__ascii_mbtowc+0x16>
 800b6ea:	f06f 0001 	mvn.w	r0, #1
 800b6ee:	e7f8      	b.n	800b6e2 <__ascii_mbtowc+0x16>

0800b6f0 <_realloc_r>:
 800b6f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6f4:	4680      	mov	r8, r0
 800b6f6:	4615      	mov	r5, r2
 800b6f8:	460c      	mov	r4, r1
 800b6fa:	b921      	cbnz	r1, 800b706 <_realloc_r+0x16>
 800b6fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b700:	4611      	mov	r1, r2
 800b702:	f7fd b917 	b.w	8008934 <_malloc_r>
 800b706:	b92a      	cbnz	r2, 800b714 <_realloc_r+0x24>
 800b708:	f7fe ffca 	bl	800a6a0 <_free_r>
 800b70c:	2400      	movs	r4, #0
 800b70e:	4620      	mov	r0, r4
 800b710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b714:	f000 f827 	bl	800b766 <_malloc_usable_size_r>
 800b718:	4285      	cmp	r5, r0
 800b71a:	4606      	mov	r6, r0
 800b71c:	d802      	bhi.n	800b724 <_realloc_r+0x34>
 800b71e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b722:	d8f4      	bhi.n	800b70e <_realloc_r+0x1e>
 800b724:	4629      	mov	r1, r5
 800b726:	4640      	mov	r0, r8
 800b728:	f7fd f904 	bl	8008934 <_malloc_r>
 800b72c:	4607      	mov	r7, r0
 800b72e:	2800      	cmp	r0, #0
 800b730:	d0ec      	beq.n	800b70c <_realloc_r+0x1c>
 800b732:	42b5      	cmp	r5, r6
 800b734:	462a      	mov	r2, r5
 800b736:	4621      	mov	r1, r4
 800b738:	bf28      	it	cs
 800b73a:	4632      	movcs	r2, r6
 800b73c:	f7ff ffa4 	bl	800b688 <memcpy>
 800b740:	4621      	mov	r1, r4
 800b742:	4640      	mov	r0, r8
 800b744:	f7fe ffac 	bl	800a6a0 <_free_r>
 800b748:	463c      	mov	r4, r7
 800b74a:	e7e0      	b.n	800b70e <_realloc_r+0x1e>

0800b74c <__ascii_wctomb>:
 800b74c:	4603      	mov	r3, r0
 800b74e:	4608      	mov	r0, r1
 800b750:	b141      	cbz	r1, 800b764 <__ascii_wctomb+0x18>
 800b752:	2aff      	cmp	r2, #255	@ 0xff
 800b754:	d904      	bls.n	800b760 <__ascii_wctomb+0x14>
 800b756:	228a      	movs	r2, #138	@ 0x8a
 800b758:	601a      	str	r2, [r3, #0]
 800b75a:	f04f 30ff 	mov.w	r0, #4294967295
 800b75e:	4770      	bx	lr
 800b760:	700a      	strb	r2, [r1, #0]
 800b762:	2001      	movs	r0, #1
 800b764:	4770      	bx	lr

0800b766 <_malloc_usable_size_r>:
 800b766:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b76a:	1f18      	subs	r0, r3, #4
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	bfbc      	itt	lt
 800b770:	580b      	ldrlt	r3, [r1, r0]
 800b772:	18c0      	addlt	r0, r0, r3
 800b774:	4770      	bx	lr
	...

0800b778 <cos>:
 800b778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b77a:	ec53 2b10 	vmov	r2, r3, d0
 800b77e:	4826      	ldr	r0, [pc, #152]	@ (800b818 <cos+0xa0>)
 800b780:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b784:	4281      	cmp	r1, r0
 800b786:	d806      	bhi.n	800b796 <cos+0x1e>
 800b788:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b810 <cos+0x98>
 800b78c:	b005      	add	sp, #20
 800b78e:	f85d eb04 	ldr.w	lr, [sp], #4
 800b792:	f000 b8a1 	b.w	800b8d8 <__kernel_cos>
 800b796:	4821      	ldr	r0, [pc, #132]	@ (800b81c <cos+0xa4>)
 800b798:	4281      	cmp	r1, r0
 800b79a:	d908      	bls.n	800b7ae <cos+0x36>
 800b79c:	4610      	mov	r0, r2
 800b79e:	4619      	mov	r1, r3
 800b7a0:	f7f5 fcaa 	bl	80010f8 <__aeabi_dsub>
 800b7a4:	ec41 0b10 	vmov	d0, r0, r1
 800b7a8:	b005      	add	sp, #20
 800b7aa:	f85d fb04 	ldr.w	pc, [sp], #4
 800b7ae:	4668      	mov	r0, sp
 800b7b0:	f000 fa16 	bl	800bbe0 <__ieee754_rem_pio2>
 800b7b4:	f000 0003 	and.w	r0, r0, #3
 800b7b8:	2801      	cmp	r0, #1
 800b7ba:	d00b      	beq.n	800b7d4 <cos+0x5c>
 800b7bc:	2802      	cmp	r0, #2
 800b7be:	d015      	beq.n	800b7ec <cos+0x74>
 800b7c0:	b9d8      	cbnz	r0, 800b7fa <cos+0x82>
 800b7c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b7c6:	ed9d 0b00 	vldr	d0, [sp]
 800b7ca:	f000 f885 	bl	800b8d8 <__kernel_cos>
 800b7ce:	ec51 0b10 	vmov	r0, r1, d0
 800b7d2:	e7e7      	b.n	800b7a4 <cos+0x2c>
 800b7d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b7d8:	ed9d 0b00 	vldr	d0, [sp]
 800b7dc:	f000 f944 	bl	800ba68 <__kernel_sin>
 800b7e0:	ec53 2b10 	vmov	r2, r3, d0
 800b7e4:	4610      	mov	r0, r2
 800b7e6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b7ea:	e7db      	b.n	800b7a4 <cos+0x2c>
 800b7ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b7f0:	ed9d 0b00 	vldr	d0, [sp]
 800b7f4:	f000 f870 	bl	800b8d8 <__kernel_cos>
 800b7f8:	e7f2      	b.n	800b7e0 <cos+0x68>
 800b7fa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b7fe:	ed9d 0b00 	vldr	d0, [sp]
 800b802:	2001      	movs	r0, #1
 800b804:	f000 f930 	bl	800ba68 <__kernel_sin>
 800b808:	e7e1      	b.n	800b7ce <cos+0x56>
 800b80a:	bf00      	nop
 800b80c:	f3af 8000 	nop.w
	...
 800b818:	3fe921fb 	.word	0x3fe921fb
 800b81c:	7fefffff 	.word	0x7fefffff

0800b820 <fabs>:
 800b820:	ec51 0b10 	vmov	r0, r1, d0
 800b824:	4602      	mov	r2, r0
 800b826:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b82a:	ec43 2b10 	vmov	d0, r2, r3
 800b82e:	4770      	bx	lr

0800b830 <sin>:
 800b830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b832:	ec53 2b10 	vmov	r2, r3, d0
 800b836:	4826      	ldr	r0, [pc, #152]	@ (800b8d0 <sin+0xa0>)
 800b838:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b83c:	4281      	cmp	r1, r0
 800b83e:	d807      	bhi.n	800b850 <sin+0x20>
 800b840:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b8c8 <sin+0x98>
 800b844:	2000      	movs	r0, #0
 800b846:	b005      	add	sp, #20
 800b848:	f85d eb04 	ldr.w	lr, [sp], #4
 800b84c:	f000 b90c 	b.w	800ba68 <__kernel_sin>
 800b850:	4820      	ldr	r0, [pc, #128]	@ (800b8d4 <sin+0xa4>)
 800b852:	4281      	cmp	r1, r0
 800b854:	d908      	bls.n	800b868 <sin+0x38>
 800b856:	4610      	mov	r0, r2
 800b858:	4619      	mov	r1, r3
 800b85a:	f7f5 fc4d 	bl	80010f8 <__aeabi_dsub>
 800b85e:	ec41 0b10 	vmov	d0, r0, r1
 800b862:	b005      	add	sp, #20
 800b864:	f85d fb04 	ldr.w	pc, [sp], #4
 800b868:	4668      	mov	r0, sp
 800b86a:	f000 f9b9 	bl	800bbe0 <__ieee754_rem_pio2>
 800b86e:	f000 0003 	and.w	r0, r0, #3
 800b872:	2801      	cmp	r0, #1
 800b874:	d00c      	beq.n	800b890 <sin+0x60>
 800b876:	2802      	cmp	r0, #2
 800b878:	d011      	beq.n	800b89e <sin+0x6e>
 800b87a:	b9e8      	cbnz	r0, 800b8b8 <sin+0x88>
 800b87c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b880:	ed9d 0b00 	vldr	d0, [sp]
 800b884:	2001      	movs	r0, #1
 800b886:	f000 f8ef 	bl	800ba68 <__kernel_sin>
 800b88a:	ec51 0b10 	vmov	r0, r1, d0
 800b88e:	e7e6      	b.n	800b85e <sin+0x2e>
 800b890:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b894:	ed9d 0b00 	vldr	d0, [sp]
 800b898:	f000 f81e 	bl	800b8d8 <__kernel_cos>
 800b89c:	e7f5      	b.n	800b88a <sin+0x5a>
 800b89e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8a2:	ed9d 0b00 	vldr	d0, [sp]
 800b8a6:	2001      	movs	r0, #1
 800b8a8:	f000 f8de 	bl	800ba68 <__kernel_sin>
 800b8ac:	ec53 2b10 	vmov	r2, r3, d0
 800b8b0:	4610      	mov	r0, r2
 800b8b2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b8b6:	e7d2      	b.n	800b85e <sin+0x2e>
 800b8b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8bc:	ed9d 0b00 	vldr	d0, [sp]
 800b8c0:	f000 f80a 	bl	800b8d8 <__kernel_cos>
 800b8c4:	e7f2      	b.n	800b8ac <sin+0x7c>
 800b8c6:	bf00      	nop
	...
 800b8d0:	3fe921fb 	.word	0x3fe921fb
 800b8d4:	7fefffff 	.word	0x7fefffff

0800b8d8 <__kernel_cos>:
 800b8d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8dc:	ec57 6b10 	vmov	r6, r7, d0
 800b8e0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b8e4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b8e8:	ed8d 1b00 	vstr	d1, [sp]
 800b8ec:	d206      	bcs.n	800b8fc <__kernel_cos+0x24>
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	4639      	mov	r1, r7
 800b8f2:	f7f6 f869 	bl	80019c8 <__aeabi_d2iz>
 800b8f6:	2800      	cmp	r0, #0
 800b8f8:	f000 8088 	beq.w	800ba0c <__kernel_cos+0x134>
 800b8fc:	4632      	mov	r2, r6
 800b8fe:	463b      	mov	r3, r7
 800b900:	4630      	mov	r0, r6
 800b902:	4639      	mov	r1, r7
 800b904:	f7f5 fdb0 	bl	8001468 <__aeabi_dmul>
 800b908:	4b51      	ldr	r3, [pc, #324]	@ (800ba50 <__kernel_cos+0x178>)
 800b90a:	2200      	movs	r2, #0
 800b90c:	4604      	mov	r4, r0
 800b90e:	460d      	mov	r5, r1
 800b910:	f7f5 fdaa 	bl	8001468 <__aeabi_dmul>
 800b914:	a340      	add	r3, pc, #256	@ (adr r3, 800ba18 <__kernel_cos+0x140>)
 800b916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91a:	4682      	mov	sl, r0
 800b91c:	468b      	mov	fp, r1
 800b91e:	4620      	mov	r0, r4
 800b920:	4629      	mov	r1, r5
 800b922:	f7f5 fda1 	bl	8001468 <__aeabi_dmul>
 800b926:	a33e      	add	r3, pc, #248	@ (adr r3, 800ba20 <__kernel_cos+0x148>)
 800b928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92c:	f7f5 fbe6 	bl	80010fc <__adddf3>
 800b930:	4622      	mov	r2, r4
 800b932:	462b      	mov	r3, r5
 800b934:	f7f5 fd98 	bl	8001468 <__aeabi_dmul>
 800b938:	a33b      	add	r3, pc, #236	@ (adr r3, 800ba28 <__kernel_cos+0x150>)
 800b93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93e:	f7f5 fbdb 	bl	80010f8 <__aeabi_dsub>
 800b942:	4622      	mov	r2, r4
 800b944:	462b      	mov	r3, r5
 800b946:	f7f5 fd8f 	bl	8001468 <__aeabi_dmul>
 800b94a:	a339      	add	r3, pc, #228	@ (adr r3, 800ba30 <__kernel_cos+0x158>)
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f7f5 fbd4 	bl	80010fc <__adddf3>
 800b954:	4622      	mov	r2, r4
 800b956:	462b      	mov	r3, r5
 800b958:	f7f5 fd86 	bl	8001468 <__aeabi_dmul>
 800b95c:	a336      	add	r3, pc, #216	@ (adr r3, 800ba38 <__kernel_cos+0x160>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	f7f5 fbc9 	bl	80010f8 <__aeabi_dsub>
 800b966:	4622      	mov	r2, r4
 800b968:	462b      	mov	r3, r5
 800b96a:	f7f5 fd7d 	bl	8001468 <__aeabi_dmul>
 800b96e:	a334      	add	r3, pc, #208	@ (adr r3, 800ba40 <__kernel_cos+0x168>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f5 fbc2 	bl	80010fc <__adddf3>
 800b978:	4622      	mov	r2, r4
 800b97a:	462b      	mov	r3, r5
 800b97c:	f7f5 fd74 	bl	8001468 <__aeabi_dmul>
 800b980:	4622      	mov	r2, r4
 800b982:	462b      	mov	r3, r5
 800b984:	f7f5 fd70 	bl	8001468 <__aeabi_dmul>
 800b988:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b98c:	4604      	mov	r4, r0
 800b98e:	460d      	mov	r5, r1
 800b990:	4630      	mov	r0, r6
 800b992:	4639      	mov	r1, r7
 800b994:	f7f5 fd68 	bl	8001468 <__aeabi_dmul>
 800b998:	460b      	mov	r3, r1
 800b99a:	4602      	mov	r2, r0
 800b99c:	4629      	mov	r1, r5
 800b99e:	4620      	mov	r0, r4
 800b9a0:	f7f5 fbaa 	bl	80010f8 <__aeabi_dsub>
 800b9a4:	4b2b      	ldr	r3, [pc, #172]	@ (800ba54 <__kernel_cos+0x17c>)
 800b9a6:	4598      	cmp	r8, r3
 800b9a8:	4606      	mov	r6, r0
 800b9aa:	460f      	mov	r7, r1
 800b9ac:	d810      	bhi.n	800b9d0 <__kernel_cos+0xf8>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	4650      	mov	r0, sl
 800b9b4:	4659      	mov	r1, fp
 800b9b6:	f7f5 fb9f 	bl	80010f8 <__aeabi_dsub>
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	4926      	ldr	r1, [pc, #152]	@ (800ba58 <__kernel_cos+0x180>)
 800b9be:	4602      	mov	r2, r0
 800b9c0:	2000      	movs	r0, #0
 800b9c2:	f7f5 fb99 	bl	80010f8 <__aeabi_dsub>
 800b9c6:	ec41 0b10 	vmov	d0, r0, r1
 800b9ca:	b003      	add	sp, #12
 800b9cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d0:	4b22      	ldr	r3, [pc, #136]	@ (800ba5c <__kernel_cos+0x184>)
 800b9d2:	4921      	ldr	r1, [pc, #132]	@ (800ba58 <__kernel_cos+0x180>)
 800b9d4:	4598      	cmp	r8, r3
 800b9d6:	bf8c      	ite	hi
 800b9d8:	4d21      	ldrhi	r5, [pc, #132]	@ (800ba60 <__kernel_cos+0x188>)
 800b9da:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b9de:	2400      	movs	r4, #0
 800b9e0:	4622      	mov	r2, r4
 800b9e2:	462b      	mov	r3, r5
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	f7f5 fb87 	bl	80010f8 <__aeabi_dsub>
 800b9ea:	4622      	mov	r2, r4
 800b9ec:	4680      	mov	r8, r0
 800b9ee:	4689      	mov	r9, r1
 800b9f0:	462b      	mov	r3, r5
 800b9f2:	4650      	mov	r0, sl
 800b9f4:	4659      	mov	r1, fp
 800b9f6:	f7f5 fb7f 	bl	80010f8 <__aeabi_dsub>
 800b9fa:	4632      	mov	r2, r6
 800b9fc:	463b      	mov	r3, r7
 800b9fe:	f7f5 fb7b 	bl	80010f8 <__aeabi_dsub>
 800ba02:	4602      	mov	r2, r0
 800ba04:	460b      	mov	r3, r1
 800ba06:	4640      	mov	r0, r8
 800ba08:	4649      	mov	r1, r9
 800ba0a:	e7da      	b.n	800b9c2 <__kernel_cos+0xea>
 800ba0c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800ba48 <__kernel_cos+0x170>
 800ba10:	e7db      	b.n	800b9ca <__kernel_cos+0xf2>
 800ba12:	bf00      	nop
 800ba14:	f3af 8000 	nop.w
 800ba18:	be8838d4 	.word	0xbe8838d4
 800ba1c:	bda8fae9 	.word	0xbda8fae9
 800ba20:	bdb4b1c4 	.word	0xbdb4b1c4
 800ba24:	3e21ee9e 	.word	0x3e21ee9e
 800ba28:	809c52ad 	.word	0x809c52ad
 800ba2c:	3e927e4f 	.word	0x3e927e4f
 800ba30:	19cb1590 	.word	0x19cb1590
 800ba34:	3efa01a0 	.word	0x3efa01a0
 800ba38:	16c15177 	.word	0x16c15177
 800ba3c:	3f56c16c 	.word	0x3f56c16c
 800ba40:	5555554c 	.word	0x5555554c
 800ba44:	3fa55555 	.word	0x3fa55555
 800ba48:	00000000 	.word	0x00000000
 800ba4c:	3ff00000 	.word	0x3ff00000
 800ba50:	3fe00000 	.word	0x3fe00000
 800ba54:	3fd33332 	.word	0x3fd33332
 800ba58:	3ff00000 	.word	0x3ff00000
 800ba5c:	3fe90000 	.word	0x3fe90000
 800ba60:	3fd20000 	.word	0x3fd20000
 800ba64:	00000000 	.word	0x00000000

0800ba68 <__kernel_sin>:
 800ba68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba6c:	ec55 4b10 	vmov	r4, r5, d0
 800ba70:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ba74:	b085      	sub	sp, #20
 800ba76:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800ba7a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800ba7e:	4680      	mov	r8, r0
 800ba80:	d205      	bcs.n	800ba8e <__kernel_sin+0x26>
 800ba82:	4620      	mov	r0, r4
 800ba84:	4629      	mov	r1, r5
 800ba86:	f7f5 ff9f 	bl	80019c8 <__aeabi_d2iz>
 800ba8a:	2800      	cmp	r0, #0
 800ba8c:	d052      	beq.n	800bb34 <__kernel_sin+0xcc>
 800ba8e:	4622      	mov	r2, r4
 800ba90:	462b      	mov	r3, r5
 800ba92:	4620      	mov	r0, r4
 800ba94:	4629      	mov	r1, r5
 800ba96:	f7f5 fce7 	bl	8001468 <__aeabi_dmul>
 800ba9a:	4682      	mov	sl, r0
 800ba9c:	468b      	mov	fp, r1
 800ba9e:	4602      	mov	r2, r0
 800baa0:	460b      	mov	r3, r1
 800baa2:	4620      	mov	r0, r4
 800baa4:	4629      	mov	r1, r5
 800baa6:	f7f5 fcdf 	bl	8001468 <__aeabi_dmul>
 800baaa:	a342      	add	r3, pc, #264	@ (adr r3, 800bbb4 <__kernel_sin+0x14c>)
 800baac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab0:	e9cd 0100 	strd	r0, r1, [sp]
 800bab4:	4650      	mov	r0, sl
 800bab6:	4659      	mov	r1, fp
 800bab8:	f7f5 fcd6 	bl	8001468 <__aeabi_dmul>
 800babc:	a33f      	add	r3, pc, #252	@ (adr r3, 800bbbc <__kernel_sin+0x154>)
 800babe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac2:	f7f5 fb19 	bl	80010f8 <__aeabi_dsub>
 800bac6:	4652      	mov	r2, sl
 800bac8:	465b      	mov	r3, fp
 800baca:	f7f5 fccd 	bl	8001468 <__aeabi_dmul>
 800bace:	a33d      	add	r3, pc, #244	@ (adr r3, 800bbc4 <__kernel_sin+0x15c>)
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	f7f5 fb12 	bl	80010fc <__adddf3>
 800bad8:	4652      	mov	r2, sl
 800bada:	465b      	mov	r3, fp
 800badc:	f7f5 fcc4 	bl	8001468 <__aeabi_dmul>
 800bae0:	a33a      	add	r3, pc, #232	@ (adr r3, 800bbcc <__kernel_sin+0x164>)
 800bae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae6:	f7f5 fb07 	bl	80010f8 <__aeabi_dsub>
 800baea:	4652      	mov	r2, sl
 800baec:	465b      	mov	r3, fp
 800baee:	f7f5 fcbb 	bl	8001468 <__aeabi_dmul>
 800baf2:	a338      	add	r3, pc, #224	@ (adr r3, 800bbd4 <__kernel_sin+0x16c>)
 800baf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf8:	f7f5 fb00 	bl	80010fc <__adddf3>
 800bafc:	4606      	mov	r6, r0
 800bafe:	460f      	mov	r7, r1
 800bb00:	f1b8 0f00 	cmp.w	r8, #0
 800bb04:	d11b      	bne.n	800bb3e <__kernel_sin+0xd6>
 800bb06:	4602      	mov	r2, r0
 800bb08:	460b      	mov	r3, r1
 800bb0a:	4650      	mov	r0, sl
 800bb0c:	4659      	mov	r1, fp
 800bb0e:	f7f5 fcab 	bl	8001468 <__aeabi_dmul>
 800bb12:	a325      	add	r3, pc, #148	@ (adr r3, 800bba8 <__kernel_sin+0x140>)
 800bb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb18:	f7f5 faee 	bl	80010f8 <__aeabi_dsub>
 800bb1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb20:	f7f5 fca2 	bl	8001468 <__aeabi_dmul>
 800bb24:	4602      	mov	r2, r0
 800bb26:	460b      	mov	r3, r1
 800bb28:	4620      	mov	r0, r4
 800bb2a:	4629      	mov	r1, r5
 800bb2c:	f7f5 fae6 	bl	80010fc <__adddf3>
 800bb30:	4604      	mov	r4, r0
 800bb32:	460d      	mov	r5, r1
 800bb34:	ec45 4b10 	vmov	d0, r4, r5
 800bb38:	b005      	add	sp, #20
 800bb3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb42:	4b1b      	ldr	r3, [pc, #108]	@ (800bbb0 <__kernel_sin+0x148>)
 800bb44:	2200      	movs	r2, #0
 800bb46:	f7f5 fc8f 	bl	8001468 <__aeabi_dmul>
 800bb4a:	4632      	mov	r2, r6
 800bb4c:	4680      	mov	r8, r0
 800bb4e:	4689      	mov	r9, r1
 800bb50:	463b      	mov	r3, r7
 800bb52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb56:	f7f5 fc87 	bl	8001468 <__aeabi_dmul>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	460b      	mov	r3, r1
 800bb5e:	4640      	mov	r0, r8
 800bb60:	4649      	mov	r1, r9
 800bb62:	f7f5 fac9 	bl	80010f8 <__aeabi_dsub>
 800bb66:	4652      	mov	r2, sl
 800bb68:	465b      	mov	r3, fp
 800bb6a:	f7f5 fc7d 	bl	8001468 <__aeabi_dmul>
 800bb6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb72:	f7f5 fac1 	bl	80010f8 <__aeabi_dsub>
 800bb76:	a30c      	add	r3, pc, #48	@ (adr r3, 800bba8 <__kernel_sin+0x140>)
 800bb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7c:	4606      	mov	r6, r0
 800bb7e:	460f      	mov	r7, r1
 800bb80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb84:	f7f5 fc70 	bl	8001468 <__aeabi_dmul>
 800bb88:	4602      	mov	r2, r0
 800bb8a:	460b      	mov	r3, r1
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	4639      	mov	r1, r7
 800bb90:	f7f5 fab4 	bl	80010fc <__adddf3>
 800bb94:	4602      	mov	r2, r0
 800bb96:	460b      	mov	r3, r1
 800bb98:	4620      	mov	r0, r4
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	f7f5 faac 	bl	80010f8 <__aeabi_dsub>
 800bba0:	e7c6      	b.n	800bb30 <__kernel_sin+0xc8>
 800bba2:	bf00      	nop
 800bba4:	f3af 8000 	nop.w
 800bba8:	55555549 	.word	0x55555549
 800bbac:	3fc55555 	.word	0x3fc55555
 800bbb0:	3fe00000 	.word	0x3fe00000
 800bbb4:	5acfd57c 	.word	0x5acfd57c
 800bbb8:	3de5d93a 	.word	0x3de5d93a
 800bbbc:	8a2b9ceb 	.word	0x8a2b9ceb
 800bbc0:	3e5ae5e6 	.word	0x3e5ae5e6
 800bbc4:	57b1fe7d 	.word	0x57b1fe7d
 800bbc8:	3ec71de3 	.word	0x3ec71de3
 800bbcc:	19c161d5 	.word	0x19c161d5
 800bbd0:	3f2a01a0 	.word	0x3f2a01a0
 800bbd4:	1110f8a6 	.word	0x1110f8a6
 800bbd8:	3f811111 	.word	0x3f811111
 800bbdc:	00000000 	.word	0x00000000

0800bbe0 <__ieee754_rem_pio2>:
 800bbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbe4:	ec57 6b10 	vmov	r6, r7, d0
 800bbe8:	4bc5      	ldr	r3, [pc, #788]	@ (800bf00 <__ieee754_rem_pio2+0x320>)
 800bbea:	b08d      	sub	sp, #52	@ 0x34
 800bbec:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bbf0:	4598      	cmp	r8, r3
 800bbf2:	4604      	mov	r4, r0
 800bbf4:	9704      	str	r7, [sp, #16]
 800bbf6:	d807      	bhi.n	800bc08 <__ieee754_rem_pio2+0x28>
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	ed80 0b00 	vstr	d0, [r0]
 800bc00:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bc04:	2500      	movs	r5, #0
 800bc06:	e028      	b.n	800bc5a <__ieee754_rem_pio2+0x7a>
 800bc08:	4bbe      	ldr	r3, [pc, #760]	@ (800bf04 <__ieee754_rem_pio2+0x324>)
 800bc0a:	4598      	cmp	r8, r3
 800bc0c:	d878      	bhi.n	800bd00 <__ieee754_rem_pio2+0x120>
 800bc0e:	9b04      	ldr	r3, [sp, #16]
 800bc10:	4dbd      	ldr	r5, [pc, #756]	@ (800bf08 <__ieee754_rem_pio2+0x328>)
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	4630      	mov	r0, r6
 800bc16:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bec8 <__ieee754_rem_pio2+0x2e8>)
 800bc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1c:	4639      	mov	r1, r7
 800bc1e:	dd38      	ble.n	800bc92 <__ieee754_rem_pio2+0xb2>
 800bc20:	f7f5 fa6a 	bl	80010f8 <__aeabi_dsub>
 800bc24:	45a8      	cmp	r8, r5
 800bc26:	4606      	mov	r6, r0
 800bc28:	460f      	mov	r7, r1
 800bc2a:	d01a      	beq.n	800bc62 <__ieee754_rem_pio2+0x82>
 800bc2c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800bed0 <__ieee754_rem_pio2+0x2f0>)
 800bc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc32:	f7f5 fa61 	bl	80010f8 <__aeabi_dsub>
 800bc36:	4602      	mov	r2, r0
 800bc38:	460b      	mov	r3, r1
 800bc3a:	4680      	mov	r8, r0
 800bc3c:	4689      	mov	r9, r1
 800bc3e:	4630      	mov	r0, r6
 800bc40:	4639      	mov	r1, r7
 800bc42:	f7f5 fa59 	bl	80010f8 <__aeabi_dsub>
 800bc46:	a3a2      	add	r3, pc, #648	@ (adr r3, 800bed0 <__ieee754_rem_pio2+0x2f0>)
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	f7f5 fa54 	bl	80010f8 <__aeabi_dsub>
 800bc50:	e9c4 8900 	strd	r8, r9, [r4]
 800bc54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bc58:	2501      	movs	r5, #1
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	b00d      	add	sp, #52	@ 0x34
 800bc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc62:	a39d      	add	r3, pc, #628	@ (adr r3, 800bed8 <__ieee754_rem_pio2+0x2f8>)
 800bc64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc68:	f7f5 fa46 	bl	80010f8 <__aeabi_dsub>
 800bc6c:	a39c      	add	r3, pc, #624	@ (adr r3, 800bee0 <__ieee754_rem_pio2+0x300>)
 800bc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc72:	4606      	mov	r6, r0
 800bc74:	460f      	mov	r7, r1
 800bc76:	f7f5 fa3f 	bl	80010f8 <__aeabi_dsub>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	4680      	mov	r8, r0
 800bc80:	4689      	mov	r9, r1
 800bc82:	4630      	mov	r0, r6
 800bc84:	4639      	mov	r1, r7
 800bc86:	f7f5 fa37 	bl	80010f8 <__aeabi_dsub>
 800bc8a:	a395      	add	r3, pc, #596	@ (adr r3, 800bee0 <__ieee754_rem_pio2+0x300>)
 800bc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc90:	e7dc      	b.n	800bc4c <__ieee754_rem_pio2+0x6c>
 800bc92:	f7f5 fa33 	bl	80010fc <__adddf3>
 800bc96:	45a8      	cmp	r8, r5
 800bc98:	4606      	mov	r6, r0
 800bc9a:	460f      	mov	r7, r1
 800bc9c:	d018      	beq.n	800bcd0 <__ieee754_rem_pio2+0xf0>
 800bc9e:	a38c      	add	r3, pc, #560	@ (adr r3, 800bed0 <__ieee754_rem_pio2+0x2f0>)
 800bca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca4:	f7f5 fa2a 	bl	80010fc <__adddf3>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	460b      	mov	r3, r1
 800bcac:	4680      	mov	r8, r0
 800bcae:	4689      	mov	r9, r1
 800bcb0:	4630      	mov	r0, r6
 800bcb2:	4639      	mov	r1, r7
 800bcb4:	f7f5 fa20 	bl	80010f8 <__aeabi_dsub>
 800bcb8:	a385      	add	r3, pc, #532	@ (adr r3, 800bed0 <__ieee754_rem_pio2+0x2f0>)
 800bcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbe:	f7f5 fa1d 	bl	80010fc <__adddf3>
 800bcc2:	f04f 35ff 	mov.w	r5, #4294967295
 800bcc6:	e9c4 8900 	strd	r8, r9, [r4]
 800bcca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bcce:	e7c4      	b.n	800bc5a <__ieee754_rem_pio2+0x7a>
 800bcd0:	a381      	add	r3, pc, #516	@ (adr r3, 800bed8 <__ieee754_rem_pio2+0x2f8>)
 800bcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd6:	f7f5 fa11 	bl	80010fc <__adddf3>
 800bcda:	a381      	add	r3, pc, #516	@ (adr r3, 800bee0 <__ieee754_rem_pio2+0x300>)
 800bcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce0:	4606      	mov	r6, r0
 800bce2:	460f      	mov	r7, r1
 800bce4:	f7f5 fa0a 	bl	80010fc <__adddf3>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	4680      	mov	r8, r0
 800bcee:	4689      	mov	r9, r1
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	4639      	mov	r1, r7
 800bcf4:	f7f5 fa00 	bl	80010f8 <__aeabi_dsub>
 800bcf8:	a379      	add	r3, pc, #484	@ (adr r3, 800bee0 <__ieee754_rem_pio2+0x300>)
 800bcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfe:	e7de      	b.n	800bcbe <__ieee754_rem_pio2+0xde>
 800bd00:	4b82      	ldr	r3, [pc, #520]	@ (800bf0c <__ieee754_rem_pio2+0x32c>)
 800bd02:	4598      	cmp	r8, r3
 800bd04:	f200 80d1 	bhi.w	800beaa <__ieee754_rem_pio2+0x2ca>
 800bd08:	f7ff fd8a 	bl	800b820 <fabs>
 800bd0c:	ec57 6b10 	vmov	r6, r7, d0
 800bd10:	a375      	add	r3, pc, #468	@ (adr r3, 800bee8 <__ieee754_rem_pio2+0x308>)
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	4630      	mov	r0, r6
 800bd18:	4639      	mov	r1, r7
 800bd1a:	f7f5 fba5 	bl	8001468 <__aeabi_dmul>
 800bd1e:	4b7c      	ldr	r3, [pc, #496]	@ (800bf10 <__ieee754_rem_pio2+0x330>)
 800bd20:	2200      	movs	r2, #0
 800bd22:	f7f5 f9eb 	bl	80010fc <__adddf3>
 800bd26:	f7f5 fe4f 	bl	80019c8 <__aeabi_d2iz>
 800bd2a:	4605      	mov	r5, r0
 800bd2c:	f7f5 fb32 	bl	8001394 <__aeabi_i2d>
 800bd30:	4602      	mov	r2, r0
 800bd32:	460b      	mov	r3, r1
 800bd34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd38:	a363      	add	r3, pc, #396	@ (adr r3, 800bec8 <__ieee754_rem_pio2+0x2e8>)
 800bd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3e:	f7f5 fb93 	bl	8001468 <__aeabi_dmul>
 800bd42:	4602      	mov	r2, r0
 800bd44:	460b      	mov	r3, r1
 800bd46:	4630      	mov	r0, r6
 800bd48:	4639      	mov	r1, r7
 800bd4a:	f7f5 f9d5 	bl	80010f8 <__aeabi_dsub>
 800bd4e:	a360      	add	r3, pc, #384	@ (adr r3, 800bed0 <__ieee754_rem_pio2+0x2f0>)
 800bd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd54:	4682      	mov	sl, r0
 800bd56:	468b      	mov	fp, r1
 800bd58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd5c:	f7f5 fb84 	bl	8001468 <__aeabi_dmul>
 800bd60:	2d1f      	cmp	r5, #31
 800bd62:	4606      	mov	r6, r0
 800bd64:	460f      	mov	r7, r1
 800bd66:	dc0c      	bgt.n	800bd82 <__ieee754_rem_pio2+0x1a2>
 800bd68:	4b6a      	ldr	r3, [pc, #424]	@ (800bf14 <__ieee754_rem_pio2+0x334>)
 800bd6a:	1e6a      	subs	r2, r5, #1
 800bd6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd70:	4543      	cmp	r3, r8
 800bd72:	d006      	beq.n	800bd82 <__ieee754_rem_pio2+0x1a2>
 800bd74:	4632      	mov	r2, r6
 800bd76:	463b      	mov	r3, r7
 800bd78:	4650      	mov	r0, sl
 800bd7a:	4659      	mov	r1, fp
 800bd7c:	f7f5 f9bc 	bl	80010f8 <__aeabi_dsub>
 800bd80:	e00e      	b.n	800bda0 <__ieee754_rem_pio2+0x1c0>
 800bd82:	463b      	mov	r3, r7
 800bd84:	4632      	mov	r2, r6
 800bd86:	4650      	mov	r0, sl
 800bd88:	4659      	mov	r1, fp
 800bd8a:	f7f5 f9b5 	bl	80010f8 <__aeabi_dsub>
 800bd8e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bd92:	9305      	str	r3, [sp, #20]
 800bd94:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd98:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bd9c:	2b10      	cmp	r3, #16
 800bd9e:	dc02      	bgt.n	800bda6 <__ieee754_rem_pio2+0x1c6>
 800bda0:	e9c4 0100 	strd	r0, r1, [r4]
 800bda4:	e039      	b.n	800be1a <__ieee754_rem_pio2+0x23a>
 800bda6:	a34c      	add	r3, pc, #304	@ (adr r3, 800bed8 <__ieee754_rem_pio2+0x2f8>)
 800bda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdb0:	f7f5 fb5a 	bl	8001468 <__aeabi_dmul>
 800bdb4:	4606      	mov	r6, r0
 800bdb6:	460f      	mov	r7, r1
 800bdb8:	4602      	mov	r2, r0
 800bdba:	460b      	mov	r3, r1
 800bdbc:	4650      	mov	r0, sl
 800bdbe:	4659      	mov	r1, fp
 800bdc0:	f7f5 f99a 	bl	80010f8 <__aeabi_dsub>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	4680      	mov	r8, r0
 800bdca:	4689      	mov	r9, r1
 800bdcc:	4650      	mov	r0, sl
 800bdce:	4659      	mov	r1, fp
 800bdd0:	f7f5 f992 	bl	80010f8 <__aeabi_dsub>
 800bdd4:	4632      	mov	r2, r6
 800bdd6:	463b      	mov	r3, r7
 800bdd8:	f7f5 f98e 	bl	80010f8 <__aeabi_dsub>
 800bddc:	a340      	add	r3, pc, #256	@ (adr r3, 800bee0 <__ieee754_rem_pio2+0x300>)
 800bdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde2:	4606      	mov	r6, r0
 800bde4:	460f      	mov	r7, r1
 800bde6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdea:	f7f5 fb3d 	bl	8001468 <__aeabi_dmul>
 800bdee:	4632      	mov	r2, r6
 800bdf0:	463b      	mov	r3, r7
 800bdf2:	f7f5 f981 	bl	80010f8 <__aeabi_dsub>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	460f      	mov	r7, r1
 800bdfe:	4640      	mov	r0, r8
 800be00:	4649      	mov	r1, r9
 800be02:	f7f5 f979 	bl	80010f8 <__aeabi_dsub>
 800be06:	9a05      	ldr	r2, [sp, #20]
 800be08:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be0c:	1ad3      	subs	r3, r2, r3
 800be0e:	2b31      	cmp	r3, #49	@ 0x31
 800be10:	dc20      	bgt.n	800be54 <__ieee754_rem_pio2+0x274>
 800be12:	e9c4 0100 	strd	r0, r1, [r4]
 800be16:	46c2      	mov	sl, r8
 800be18:	46cb      	mov	fp, r9
 800be1a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800be1e:	4650      	mov	r0, sl
 800be20:	4642      	mov	r2, r8
 800be22:	464b      	mov	r3, r9
 800be24:	4659      	mov	r1, fp
 800be26:	f7f5 f967 	bl	80010f8 <__aeabi_dsub>
 800be2a:	463b      	mov	r3, r7
 800be2c:	4632      	mov	r2, r6
 800be2e:	f7f5 f963 	bl	80010f8 <__aeabi_dsub>
 800be32:	9b04      	ldr	r3, [sp, #16]
 800be34:	2b00      	cmp	r3, #0
 800be36:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be3a:	f6bf af0e 	bge.w	800bc5a <__ieee754_rem_pio2+0x7a>
 800be3e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800be42:	6063      	str	r3, [r4, #4]
 800be44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be48:	f8c4 8000 	str.w	r8, [r4]
 800be4c:	60a0      	str	r0, [r4, #8]
 800be4e:	60e3      	str	r3, [r4, #12]
 800be50:	426d      	negs	r5, r5
 800be52:	e702      	b.n	800bc5a <__ieee754_rem_pio2+0x7a>
 800be54:	a326      	add	r3, pc, #152	@ (adr r3, 800bef0 <__ieee754_rem_pio2+0x310>)
 800be56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be5e:	f7f5 fb03 	bl	8001468 <__aeabi_dmul>
 800be62:	4606      	mov	r6, r0
 800be64:	460f      	mov	r7, r1
 800be66:	4602      	mov	r2, r0
 800be68:	460b      	mov	r3, r1
 800be6a:	4640      	mov	r0, r8
 800be6c:	4649      	mov	r1, r9
 800be6e:	f7f5 f943 	bl	80010f8 <__aeabi_dsub>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	4682      	mov	sl, r0
 800be78:	468b      	mov	fp, r1
 800be7a:	4640      	mov	r0, r8
 800be7c:	4649      	mov	r1, r9
 800be7e:	f7f5 f93b 	bl	80010f8 <__aeabi_dsub>
 800be82:	4632      	mov	r2, r6
 800be84:	463b      	mov	r3, r7
 800be86:	f7f5 f937 	bl	80010f8 <__aeabi_dsub>
 800be8a:	a31b      	add	r3, pc, #108	@ (adr r3, 800bef8 <__ieee754_rem_pio2+0x318>)
 800be8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be98:	f7f5 fae6 	bl	8001468 <__aeabi_dmul>
 800be9c:	4632      	mov	r2, r6
 800be9e:	463b      	mov	r3, r7
 800bea0:	f7f5 f92a 	bl	80010f8 <__aeabi_dsub>
 800bea4:	4606      	mov	r6, r0
 800bea6:	460f      	mov	r7, r1
 800bea8:	e764      	b.n	800bd74 <__ieee754_rem_pio2+0x194>
 800beaa:	4b1b      	ldr	r3, [pc, #108]	@ (800bf18 <__ieee754_rem_pio2+0x338>)
 800beac:	4598      	cmp	r8, r3
 800beae:	d935      	bls.n	800bf1c <__ieee754_rem_pio2+0x33c>
 800beb0:	4632      	mov	r2, r6
 800beb2:	463b      	mov	r3, r7
 800beb4:	4630      	mov	r0, r6
 800beb6:	4639      	mov	r1, r7
 800beb8:	f7f5 f91e 	bl	80010f8 <__aeabi_dsub>
 800bebc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bec0:	e9c4 0100 	strd	r0, r1, [r4]
 800bec4:	e69e      	b.n	800bc04 <__ieee754_rem_pio2+0x24>
 800bec6:	bf00      	nop
 800bec8:	54400000 	.word	0x54400000
 800becc:	3ff921fb 	.word	0x3ff921fb
 800bed0:	1a626331 	.word	0x1a626331
 800bed4:	3dd0b461 	.word	0x3dd0b461
 800bed8:	1a600000 	.word	0x1a600000
 800bedc:	3dd0b461 	.word	0x3dd0b461
 800bee0:	2e037073 	.word	0x2e037073
 800bee4:	3ba3198a 	.word	0x3ba3198a
 800bee8:	6dc9c883 	.word	0x6dc9c883
 800beec:	3fe45f30 	.word	0x3fe45f30
 800bef0:	2e000000 	.word	0x2e000000
 800bef4:	3ba3198a 	.word	0x3ba3198a
 800bef8:	252049c1 	.word	0x252049c1
 800befc:	397b839a 	.word	0x397b839a
 800bf00:	3fe921fb 	.word	0x3fe921fb
 800bf04:	4002d97b 	.word	0x4002d97b
 800bf08:	3ff921fb 	.word	0x3ff921fb
 800bf0c:	413921fb 	.word	0x413921fb
 800bf10:	3fe00000 	.word	0x3fe00000
 800bf14:	0800d404 	.word	0x0800d404
 800bf18:	7fefffff 	.word	0x7fefffff
 800bf1c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bf20:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800bf24:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bf28:	4630      	mov	r0, r6
 800bf2a:	460f      	mov	r7, r1
 800bf2c:	f7f5 fd4c 	bl	80019c8 <__aeabi_d2iz>
 800bf30:	f7f5 fa30 	bl	8001394 <__aeabi_i2d>
 800bf34:	4602      	mov	r2, r0
 800bf36:	460b      	mov	r3, r1
 800bf38:	4630      	mov	r0, r6
 800bf3a:	4639      	mov	r1, r7
 800bf3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf40:	f7f5 f8da 	bl	80010f8 <__aeabi_dsub>
 800bf44:	4b22      	ldr	r3, [pc, #136]	@ (800bfd0 <__ieee754_rem_pio2+0x3f0>)
 800bf46:	2200      	movs	r2, #0
 800bf48:	f7f5 fa8e 	bl	8001468 <__aeabi_dmul>
 800bf4c:	460f      	mov	r7, r1
 800bf4e:	4606      	mov	r6, r0
 800bf50:	f7f5 fd3a 	bl	80019c8 <__aeabi_d2iz>
 800bf54:	f7f5 fa1e 	bl	8001394 <__aeabi_i2d>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	4639      	mov	r1, r7
 800bf60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bf64:	f7f5 f8c8 	bl	80010f8 <__aeabi_dsub>
 800bf68:	4b19      	ldr	r3, [pc, #100]	@ (800bfd0 <__ieee754_rem_pio2+0x3f0>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	f7f5 fa7c 	bl	8001468 <__aeabi_dmul>
 800bf70:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bf74:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bf78:	f04f 0803 	mov.w	r8, #3
 800bf7c:	2600      	movs	r6, #0
 800bf7e:	2700      	movs	r7, #0
 800bf80:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bf84:	4632      	mov	r2, r6
 800bf86:	463b      	mov	r3, r7
 800bf88:	46c2      	mov	sl, r8
 800bf8a:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf8e:	f7f5 fcd3 	bl	8001938 <__aeabi_dcmpeq>
 800bf92:	2800      	cmp	r0, #0
 800bf94:	d1f4      	bne.n	800bf80 <__ieee754_rem_pio2+0x3a0>
 800bf96:	4b0f      	ldr	r3, [pc, #60]	@ (800bfd4 <__ieee754_rem_pio2+0x3f4>)
 800bf98:	9301      	str	r3, [sp, #4]
 800bf9a:	2302      	movs	r3, #2
 800bf9c:	9300      	str	r3, [sp, #0]
 800bf9e:	462a      	mov	r2, r5
 800bfa0:	4653      	mov	r3, sl
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	a806      	add	r0, sp, #24
 800bfa6:	f000 f817 	bl	800bfd8 <__kernel_rem_pio2>
 800bfaa:	9b04      	ldr	r3, [sp, #16]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	4605      	mov	r5, r0
 800bfb0:	f6bf ae53 	bge.w	800bc5a <__ieee754_rem_pio2+0x7a>
 800bfb4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800bfb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bfbc:	e9c4 2300 	strd	r2, r3, [r4]
 800bfc0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800bfc4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bfc8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bfcc:	e740      	b.n	800be50 <__ieee754_rem_pio2+0x270>
 800bfce:	bf00      	nop
 800bfd0:	41700000 	.word	0x41700000
 800bfd4:	0800d484 	.word	0x0800d484

0800bfd8 <__kernel_rem_pio2>:
 800bfd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfdc:	ed2d 8b02 	vpush	{d8}
 800bfe0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800bfe4:	f112 0f14 	cmn.w	r2, #20
 800bfe8:	9306      	str	r3, [sp, #24]
 800bfea:	9104      	str	r1, [sp, #16]
 800bfec:	4bbe      	ldr	r3, [pc, #760]	@ (800c2e8 <__kernel_rem_pio2+0x310>)
 800bfee:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800bff0:	9008      	str	r0, [sp, #32]
 800bff2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	9b06      	ldr	r3, [sp, #24]
 800bffa:	f103 33ff 	add.w	r3, r3, #4294967295
 800bffe:	bfa8      	it	ge
 800c000:	1ed4      	subge	r4, r2, #3
 800c002:	9305      	str	r3, [sp, #20]
 800c004:	bfb2      	itee	lt
 800c006:	2400      	movlt	r4, #0
 800c008:	2318      	movge	r3, #24
 800c00a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c00e:	f06f 0317 	mvn.w	r3, #23
 800c012:	fb04 3303 	mla	r3, r4, r3, r3
 800c016:	eb03 0b02 	add.w	fp, r3, r2
 800c01a:	9b00      	ldr	r3, [sp, #0]
 800c01c:	9a05      	ldr	r2, [sp, #20]
 800c01e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800c2d8 <__kernel_rem_pio2+0x300>
 800c022:	eb03 0802 	add.w	r8, r3, r2
 800c026:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c028:	1aa7      	subs	r7, r4, r2
 800c02a:	ae20      	add	r6, sp, #128	@ 0x80
 800c02c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c030:	2500      	movs	r5, #0
 800c032:	4545      	cmp	r5, r8
 800c034:	dd13      	ble.n	800c05e <__kernel_rem_pio2+0x86>
 800c036:	9b06      	ldr	r3, [sp, #24]
 800c038:	aa20      	add	r2, sp, #128	@ 0x80
 800c03a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c03e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c042:	f04f 0800 	mov.w	r8, #0
 800c046:	9b00      	ldr	r3, [sp, #0]
 800c048:	4598      	cmp	r8, r3
 800c04a:	dc31      	bgt.n	800c0b0 <__kernel_rem_pio2+0xd8>
 800c04c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800c2d8 <__kernel_rem_pio2+0x300>
 800c050:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c054:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c058:	462f      	mov	r7, r5
 800c05a:	2600      	movs	r6, #0
 800c05c:	e01b      	b.n	800c096 <__kernel_rem_pio2+0xbe>
 800c05e:	42ef      	cmn	r7, r5
 800c060:	d407      	bmi.n	800c072 <__kernel_rem_pio2+0x9a>
 800c062:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c066:	f7f5 f995 	bl	8001394 <__aeabi_i2d>
 800c06a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c06e:	3501      	adds	r5, #1
 800c070:	e7df      	b.n	800c032 <__kernel_rem_pio2+0x5a>
 800c072:	ec51 0b18 	vmov	r0, r1, d8
 800c076:	e7f8      	b.n	800c06a <__kernel_rem_pio2+0x92>
 800c078:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c07c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c080:	f7f5 f9f2 	bl	8001468 <__aeabi_dmul>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c08c:	f7f5 f836 	bl	80010fc <__adddf3>
 800c090:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c094:	3601      	adds	r6, #1
 800c096:	9b05      	ldr	r3, [sp, #20]
 800c098:	429e      	cmp	r6, r3
 800c09a:	f1a7 0708 	sub.w	r7, r7, #8
 800c09e:	ddeb      	ble.n	800c078 <__kernel_rem_pio2+0xa0>
 800c0a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c0a4:	f108 0801 	add.w	r8, r8, #1
 800c0a8:	ecaa 7b02 	vstmia	sl!, {d7}
 800c0ac:	3508      	adds	r5, #8
 800c0ae:	e7ca      	b.n	800c046 <__kernel_rem_pio2+0x6e>
 800c0b0:	9b00      	ldr	r3, [sp, #0]
 800c0b2:	f8dd 8000 	ldr.w	r8, [sp]
 800c0b6:	aa0c      	add	r2, sp, #48	@ 0x30
 800c0b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c0bc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c0c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0c6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c0ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c0cc:	ab98      	add	r3, sp, #608	@ 0x260
 800c0ce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c0d2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c0d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c0da:	ac0c      	add	r4, sp, #48	@ 0x30
 800c0dc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c0de:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c0e2:	46a1      	mov	r9, r4
 800c0e4:	46c2      	mov	sl, r8
 800c0e6:	f1ba 0f00 	cmp.w	sl, #0
 800c0ea:	f1a5 0508 	sub.w	r5, r5, #8
 800c0ee:	dc77      	bgt.n	800c1e0 <__kernel_rem_pio2+0x208>
 800c0f0:	4658      	mov	r0, fp
 800c0f2:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c0f6:	f000 fac7 	bl	800c688 <scalbn>
 800c0fa:	ec57 6b10 	vmov	r6, r7, d0
 800c0fe:	2200      	movs	r2, #0
 800c100:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c104:	4630      	mov	r0, r6
 800c106:	4639      	mov	r1, r7
 800c108:	f7f5 f9ae 	bl	8001468 <__aeabi_dmul>
 800c10c:	ec41 0b10 	vmov	d0, r0, r1
 800c110:	f000 fb3a 	bl	800c788 <floor>
 800c114:	4b75      	ldr	r3, [pc, #468]	@ (800c2ec <__kernel_rem_pio2+0x314>)
 800c116:	ec51 0b10 	vmov	r0, r1, d0
 800c11a:	2200      	movs	r2, #0
 800c11c:	f7f5 f9a4 	bl	8001468 <__aeabi_dmul>
 800c120:	4602      	mov	r2, r0
 800c122:	460b      	mov	r3, r1
 800c124:	4630      	mov	r0, r6
 800c126:	4639      	mov	r1, r7
 800c128:	f7f4 ffe6 	bl	80010f8 <__aeabi_dsub>
 800c12c:	460f      	mov	r7, r1
 800c12e:	4606      	mov	r6, r0
 800c130:	f7f5 fc4a 	bl	80019c8 <__aeabi_d2iz>
 800c134:	9002      	str	r0, [sp, #8]
 800c136:	f7f5 f92d 	bl	8001394 <__aeabi_i2d>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	4630      	mov	r0, r6
 800c140:	4639      	mov	r1, r7
 800c142:	f7f4 ffd9 	bl	80010f8 <__aeabi_dsub>
 800c146:	f1bb 0f00 	cmp.w	fp, #0
 800c14a:	4606      	mov	r6, r0
 800c14c:	460f      	mov	r7, r1
 800c14e:	dd6c      	ble.n	800c22a <__kernel_rem_pio2+0x252>
 800c150:	f108 31ff 	add.w	r1, r8, #4294967295
 800c154:	ab0c      	add	r3, sp, #48	@ 0x30
 800c156:	9d02      	ldr	r5, [sp, #8]
 800c158:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c15c:	f1cb 0018 	rsb	r0, fp, #24
 800c160:	fa43 f200 	asr.w	r2, r3, r0
 800c164:	4415      	add	r5, r2
 800c166:	4082      	lsls	r2, r0
 800c168:	1a9b      	subs	r3, r3, r2
 800c16a:	aa0c      	add	r2, sp, #48	@ 0x30
 800c16c:	9502      	str	r5, [sp, #8]
 800c16e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c172:	f1cb 0217 	rsb	r2, fp, #23
 800c176:	fa43 f902 	asr.w	r9, r3, r2
 800c17a:	f1b9 0f00 	cmp.w	r9, #0
 800c17e:	dd64      	ble.n	800c24a <__kernel_rem_pio2+0x272>
 800c180:	9b02      	ldr	r3, [sp, #8]
 800c182:	2200      	movs	r2, #0
 800c184:	3301      	adds	r3, #1
 800c186:	9302      	str	r3, [sp, #8]
 800c188:	4615      	mov	r5, r2
 800c18a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c18e:	4590      	cmp	r8, r2
 800c190:	f300 80b8 	bgt.w	800c304 <__kernel_rem_pio2+0x32c>
 800c194:	f1bb 0f00 	cmp.w	fp, #0
 800c198:	dd07      	ble.n	800c1aa <__kernel_rem_pio2+0x1d2>
 800c19a:	f1bb 0f01 	cmp.w	fp, #1
 800c19e:	f000 80bf 	beq.w	800c320 <__kernel_rem_pio2+0x348>
 800c1a2:	f1bb 0f02 	cmp.w	fp, #2
 800c1a6:	f000 80c6 	beq.w	800c336 <__kernel_rem_pio2+0x35e>
 800c1aa:	f1b9 0f02 	cmp.w	r9, #2
 800c1ae:	d14c      	bne.n	800c24a <__kernel_rem_pio2+0x272>
 800c1b0:	4632      	mov	r2, r6
 800c1b2:	463b      	mov	r3, r7
 800c1b4:	494e      	ldr	r1, [pc, #312]	@ (800c2f0 <__kernel_rem_pio2+0x318>)
 800c1b6:	2000      	movs	r0, #0
 800c1b8:	f7f4 ff9e 	bl	80010f8 <__aeabi_dsub>
 800c1bc:	4606      	mov	r6, r0
 800c1be:	460f      	mov	r7, r1
 800c1c0:	2d00      	cmp	r5, #0
 800c1c2:	d042      	beq.n	800c24a <__kernel_rem_pio2+0x272>
 800c1c4:	4658      	mov	r0, fp
 800c1c6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800c2e0 <__kernel_rem_pio2+0x308>
 800c1ca:	f000 fa5d 	bl	800c688 <scalbn>
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	4639      	mov	r1, r7
 800c1d2:	ec53 2b10 	vmov	r2, r3, d0
 800c1d6:	f7f4 ff8f 	bl	80010f8 <__aeabi_dsub>
 800c1da:	4606      	mov	r6, r0
 800c1dc:	460f      	mov	r7, r1
 800c1de:	e034      	b.n	800c24a <__kernel_rem_pio2+0x272>
 800c1e0:	4b44      	ldr	r3, [pc, #272]	@ (800c2f4 <__kernel_rem_pio2+0x31c>)
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1e8:	f7f5 f93e 	bl	8001468 <__aeabi_dmul>
 800c1ec:	f7f5 fbec 	bl	80019c8 <__aeabi_d2iz>
 800c1f0:	f7f5 f8d0 	bl	8001394 <__aeabi_i2d>
 800c1f4:	4b40      	ldr	r3, [pc, #256]	@ (800c2f8 <__kernel_rem_pio2+0x320>)
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	4606      	mov	r6, r0
 800c1fa:	460f      	mov	r7, r1
 800c1fc:	f7f5 f934 	bl	8001468 <__aeabi_dmul>
 800c200:	4602      	mov	r2, r0
 800c202:	460b      	mov	r3, r1
 800c204:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c208:	f7f4 ff76 	bl	80010f8 <__aeabi_dsub>
 800c20c:	f7f5 fbdc 	bl	80019c8 <__aeabi_d2iz>
 800c210:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c214:	f849 0b04 	str.w	r0, [r9], #4
 800c218:	4639      	mov	r1, r7
 800c21a:	4630      	mov	r0, r6
 800c21c:	f7f4 ff6e 	bl	80010fc <__adddf3>
 800c220:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c224:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c228:	e75d      	b.n	800c0e6 <__kernel_rem_pio2+0x10e>
 800c22a:	d107      	bne.n	800c23c <__kernel_rem_pio2+0x264>
 800c22c:	f108 33ff 	add.w	r3, r8, #4294967295
 800c230:	aa0c      	add	r2, sp, #48	@ 0x30
 800c232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c236:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c23a:	e79e      	b.n	800c17a <__kernel_rem_pio2+0x1a2>
 800c23c:	4b2f      	ldr	r3, [pc, #188]	@ (800c2fc <__kernel_rem_pio2+0x324>)
 800c23e:	2200      	movs	r2, #0
 800c240:	f7f5 fb98 	bl	8001974 <__aeabi_dcmpge>
 800c244:	2800      	cmp	r0, #0
 800c246:	d143      	bne.n	800c2d0 <__kernel_rem_pio2+0x2f8>
 800c248:	4681      	mov	r9, r0
 800c24a:	2200      	movs	r2, #0
 800c24c:	2300      	movs	r3, #0
 800c24e:	4630      	mov	r0, r6
 800c250:	4639      	mov	r1, r7
 800c252:	f7f5 fb71 	bl	8001938 <__aeabi_dcmpeq>
 800c256:	2800      	cmp	r0, #0
 800c258:	f000 80bf 	beq.w	800c3da <__kernel_rem_pio2+0x402>
 800c25c:	f108 33ff 	add.w	r3, r8, #4294967295
 800c260:	2200      	movs	r2, #0
 800c262:	9900      	ldr	r1, [sp, #0]
 800c264:	428b      	cmp	r3, r1
 800c266:	da6e      	bge.n	800c346 <__kernel_rem_pio2+0x36e>
 800c268:	2a00      	cmp	r2, #0
 800c26a:	f000 8089 	beq.w	800c380 <__kernel_rem_pio2+0x3a8>
 800c26e:	f108 38ff 	add.w	r8, r8, #4294967295
 800c272:	ab0c      	add	r3, sp, #48	@ 0x30
 800c274:	f1ab 0b18 	sub.w	fp, fp, #24
 800c278:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d0f6      	beq.n	800c26e <__kernel_rem_pio2+0x296>
 800c280:	4658      	mov	r0, fp
 800c282:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800c2e0 <__kernel_rem_pio2+0x308>
 800c286:	f000 f9ff 	bl	800c688 <scalbn>
 800c28a:	f108 0301 	add.w	r3, r8, #1
 800c28e:	00da      	lsls	r2, r3, #3
 800c290:	9205      	str	r2, [sp, #20]
 800c292:	ec55 4b10 	vmov	r4, r5, d0
 800c296:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c298:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800c2f4 <__kernel_rem_pio2+0x31c>
 800c29c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c2a0:	4646      	mov	r6, r8
 800c2a2:	f04f 0a00 	mov.w	sl, #0
 800c2a6:	2e00      	cmp	r6, #0
 800c2a8:	f280 80cf 	bge.w	800c44a <__kernel_rem_pio2+0x472>
 800c2ac:	4644      	mov	r4, r8
 800c2ae:	2c00      	cmp	r4, #0
 800c2b0:	f2c0 80fd 	blt.w	800c4ae <__kernel_rem_pio2+0x4d6>
 800c2b4:	4b12      	ldr	r3, [pc, #72]	@ (800c300 <__kernel_rem_pio2+0x328>)
 800c2b6:	461f      	mov	r7, r3
 800c2b8:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c2ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c2be:	9306      	str	r3, [sp, #24]
 800c2c0:	f04f 0a00 	mov.w	sl, #0
 800c2c4:	f04f 0b00 	mov.w	fp, #0
 800c2c8:	2600      	movs	r6, #0
 800c2ca:	eba8 0504 	sub.w	r5, r8, r4
 800c2ce:	e0e2      	b.n	800c496 <__kernel_rem_pio2+0x4be>
 800c2d0:	f04f 0902 	mov.w	r9, #2
 800c2d4:	e754      	b.n	800c180 <__kernel_rem_pio2+0x1a8>
 800c2d6:	bf00      	nop
	...
 800c2e4:	3ff00000 	.word	0x3ff00000
 800c2e8:	0800d5d0 	.word	0x0800d5d0
 800c2ec:	40200000 	.word	0x40200000
 800c2f0:	3ff00000 	.word	0x3ff00000
 800c2f4:	3e700000 	.word	0x3e700000
 800c2f8:	41700000 	.word	0x41700000
 800c2fc:	3fe00000 	.word	0x3fe00000
 800c300:	0800d590 	.word	0x0800d590
 800c304:	f854 3b04 	ldr.w	r3, [r4], #4
 800c308:	b945      	cbnz	r5, 800c31c <__kernel_rem_pio2+0x344>
 800c30a:	b123      	cbz	r3, 800c316 <__kernel_rem_pio2+0x33e>
 800c30c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c310:	f844 3c04 	str.w	r3, [r4, #-4]
 800c314:	2301      	movs	r3, #1
 800c316:	3201      	adds	r2, #1
 800c318:	461d      	mov	r5, r3
 800c31a:	e738      	b.n	800c18e <__kernel_rem_pio2+0x1b6>
 800c31c:	1acb      	subs	r3, r1, r3
 800c31e:	e7f7      	b.n	800c310 <__kernel_rem_pio2+0x338>
 800c320:	f108 32ff 	add.w	r2, r8, #4294967295
 800c324:	ab0c      	add	r3, sp, #48	@ 0x30
 800c326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c32a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c32e:	a90c      	add	r1, sp, #48	@ 0x30
 800c330:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c334:	e739      	b.n	800c1aa <__kernel_rem_pio2+0x1d2>
 800c336:	f108 32ff 	add.w	r2, r8, #4294967295
 800c33a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c33c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c340:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c344:	e7f3      	b.n	800c32e <__kernel_rem_pio2+0x356>
 800c346:	a90c      	add	r1, sp, #48	@ 0x30
 800c348:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c34c:	3b01      	subs	r3, #1
 800c34e:	430a      	orrs	r2, r1
 800c350:	e787      	b.n	800c262 <__kernel_rem_pio2+0x28a>
 800c352:	3401      	adds	r4, #1
 800c354:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c358:	2a00      	cmp	r2, #0
 800c35a:	d0fa      	beq.n	800c352 <__kernel_rem_pio2+0x37a>
 800c35c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c35e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c362:	eb0d 0503 	add.w	r5, sp, r3
 800c366:	9b06      	ldr	r3, [sp, #24]
 800c368:	aa20      	add	r2, sp, #128	@ 0x80
 800c36a:	4443      	add	r3, r8
 800c36c:	f108 0701 	add.w	r7, r8, #1
 800c370:	3d98      	subs	r5, #152	@ 0x98
 800c372:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c376:	4444      	add	r4, r8
 800c378:	42bc      	cmp	r4, r7
 800c37a:	da04      	bge.n	800c386 <__kernel_rem_pio2+0x3ae>
 800c37c:	46a0      	mov	r8, r4
 800c37e:	e6a2      	b.n	800c0c6 <__kernel_rem_pio2+0xee>
 800c380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c382:	2401      	movs	r4, #1
 800c384:	e7e6      	b.n	800c354 <__kernel_rem_pio2+0x37c>
 800c386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c388:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c38c:	f7f5 f802 	bl	8001394 <__aeabi_i2d>
 800c390:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800c658 <__kernel_rem_pio2+0x680>
 800c394:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c398:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c39c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c3a0:	46b2      	mov	sl, r6
 800c3a2:	f04f 0800 	mov.w	r8, #0
 800c3a6:	9b05      	ldr	r3, [sp, #20]
 800c3a8:	4598      	cmp	r8, r3
 800c3aa:	dd05      	ble.n	800c3b8 <__kernel_rem_pio2+0x3e0>
 800c3ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c3b0:	3701      	adds	r7, #1
 800c3b2:	eca5 7b02 	vstmia	r5!, {d7}
 800c3b6:	e7df      	b.n	800c378 <__kernel_rem_pio2+0x3a0>
 800c3b8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c3bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c3c0:	f7f5 f852 	bl	8001468 <__aeabi_dmul>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3cc:	f7f4 fe96 	bl	80010fc <__adddf3>
 800c3d0:	f108 0801 	add.w	r8, r8, #1
 800c3d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3d8:	e7e5      	b.n	800c3a6 <__kernel_rem_pio2+0x3ce>
 800c3da:	f1cb 0000 	rsb	r0, fp, #0
 800c3de:	ec47 6b10 	vmov	d0, r6, r7
 800c3e2:	f000 f951 	bl	800c688 <scalbn>
 800c3e6:	ec55 4b10 	vmov	r4, r5, d0
 800c3ea:	4b9d      	ldr	r3, [pc, #628]	@ (800c660 <__kernel_rem_pio2+0x688>)
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	4629      	mov	r1, r5
 800c3f2:	f7f5 fabf 	bl	8001974 <__aeabi_dcmpge>
 800c3f6:	b300      	cbz	r0, 800c43a <__kernel_rem_pio2+0x462>
 800c3f8:	4b9a      	ldr	r3, [pc, #616]	@ (800c664 <__kernel_rem_pio2+0x68c>)
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	4629      	mov	r1, r5
 800c400:	f7f5 f832 	bl	8001468 <__aeabi_dmul>
 800c404:	f7f5 fae0 	bl	80019c8 <__aeabi_d2iz>
 800c408:	4606      	mov	r6, r0
 800c40a:	f7f4 ffc3 	bl	8001394 <__aeabi_i2d>
 800c40e:	4b94      	ldr	r3, [pc, #592]	@ (800c660 <__kernel_rem_pio2+0x688>)
 800c410:	2200      	movs	r2, #0
 800c412:	f7f5 f829 	bl	8001468 <__aeabi_dmul>
 800c416:	460b      	mov	r3, r1
 800c418:	4602      	mov	r2, r0
 800c41a:	4629      	mov	r1, r5
 800c41c:	4620      	mov	r0, r4
 800c41e:	f7f4 fe6b 	bl	80010f8 <__aeabi_dsub>
 800c422:	f7f5 fad1 	bl	80019c8 <__aeabi_d2iz>
 800c426:	ab0c      	add	r3, sp, #48	@ 0x30
 800c428:	f10b 0b18 	add.w	fp, fp, #24
 800c42c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c430:	f108 0801 	add.w	r8, r8, #1
 800c434:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c438:	e722      	b.n	800c280 <__kernel_rem_pio2+0x2a8>
 800c43a:	4620      	mov	r0, r4
 800c43c:	4629      	mov	r1, r5
 800c43e:	f7f5 fac3 	bl	80019c8 <__aeabi_d2iz>
 800c442:	ab0c      	add	r3, sp, #48	@ 0x30
 800c444:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c448:	e71a      	b.n	800c280 <__kernel_rem_pio2+0x2a8>
 800c44a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c44c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c450:	f7f4 ffa0 	bl	8001394 <__aeabi_i2d>
 800c454:	4622      	mov	r2, r4
 800c456:	462b      	mov	r3, r5
 800c458:	f7f5 f806 	bl	8001468 <__aeabi_dmul>
 800c45c:	4652      	mov	r2, sl
 800c45e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c462:	465b      	mov	r3, fp
 800c464:	4620      	mov	r0, r4
 800c466:	4629      	mov	r1, r5
 800c468:	f7f4 fffe 	bl	8001468 <__aeabi_dmul>
 800c46c:	3e01      	subs	r6, #1
 800c46e:	4604      	mov	r4, r0
 800c470:	460d      	mov	r5, r1
 800c472:	e718      	b.n	800c2a6 <__kernel_rem_pio2+0x2ce>
 800c474:	9906      	ldr	r1, [sp, #24]
 800c476:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c47a:	9106      	str	r1, [sp, #24]
 800c47c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c480:	f7f4 fff2 	bl	8001468 <__aeabi_dmul>
 800c484:	4602      	mov	r2, r0
 800c486:	460b      	mov	r3, r1
 800c488:	4650      	mov	r0, sl
 800c48a:	4659      	mov	r1, fp
 800c48c:	f7f4 fe36 	bl	80010fc <__adddf3>
 800c490:	3601      	adds	r6, #1
 800c492:	4682      	mov	sl, r0
 800c494:	468b      	mov	fp, r1
 800c496:	9b00      	ldr	r3, [sp, #0]
 800c498:	429e      	cmp	r6, r3
 800c49a:	dc01      	bgt.n	800c4a0 <__kernel_rem_pio2+0x4c8>
 800c49c:	42b5      	cmp	r5, r6
 800c49e:	dae9      	bge.n	800c474 <__kernel_rem_pio2+0x49c>
 800c4a0:	ab48      	add	r3, sp, #288	@ 0x120
 800c4a2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c4a6:	e9c5 ab00 	strd	sl, fp, [r5]
 800c4aa:	3c01      	subs	r4, #1
 800c4ac:	e6ff      	b.n	800c2ae <__kernel_rem_pio2+0x2d6>
 800c4ae:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c4b0:	2b02      	cmp	r3, #2
 800c4b2:	dc0b      	bgt.n	800c4cc <__kernel_rem_pio2+0x4f4>
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	dc39      	bgt.n	800c52c <__kernel_rem_pio2+0x554>
 800c4b8:	d05d      	beq.n	800c576 <__kernel_rem_pio2+0x59e>
 800c4ba:	9b02      	ldr	r3, [sp, #8]
 800c4bc:	f003 0007 	and.w	r0, r3, #7
 800c4c0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c4c4:	ecbd 8b02 	vpop	{d8}
 800c4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4cc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c4ce:	2b03      	cmp	r3, #3
 800c4d0:	d1f3      	bne.n	800c4ba <__kernel_rem_pio2+0x4e2>
 800c4d2:	9b05      	ldr	r3, [sp, #20]
 800c4d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c4d8:	eb0d 0403 	add.w	r4, sp, r3
 800c4dc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c4e0:	4625      	mov	r5, r4
 800c4e2:	46c2      	mov	sl, r8
 800c4e4:	f1ba 0f00 	cmp.w	sl, #0
 800c4e8:	f1a5 0508 	sub.w	r5, r5, #8
 800c4ec:	dc6b      	bgt.n	800c5c6 <__kernel_rem_pio2+0x5ee>
 800c4ee:	4645      	mov	r5, r8
 800c4f0:	2d01      	cmp	r5, #1
 800c4f2:	f1a4 0408 	sub.w	r4, r4, #8
 800c4f6:	f300 8087 	bgt.w	800c608 <__kernel_rem_pio2+0x630>
 800c4fa:	9c05      	ldr	r4, [sp, #20]
 800c4fc:	ab48      	add	r3, sp, #288	@ 0x120
 800c4fe:	441c      	add	r4, r3
 800c500:	2000      	movs	r0, #0
 800c502:	2100      	movs	r1, #0
 800c504:	f1b8 0f01 	cmp.w	r8, #1
 800c508:	f300 809c 	bgt.w	800c644 <__kernel_rem_pio2+0x66c>
 800c50c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800c510:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800c514:	f1b9 0f00 	cmp.w	r9, #0
 800c518:	f040 80a6 	bne.w	800c668 <__kernel_rem_pio2+0x690>
 800c51c:	9b04      	ldr	r3, [sp, #16]
 800c51e:	e9c3 7800 	strd	r7, r8, [r3]
 800c522:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c526:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c52a:	e7c6      	b.n	800c4ba <__kernel_rem_pio2+0x4e2>
 800c52c:	9d05      	ldr	r5, [sp, #20]
 800c52e:	ab48      	add	r3, sp, #288	@ 0x120
 800c530:	441d      	add	r5, r3
 800c532:	4644      	mov	r4, r8
 800c534:	2000      	movs	r0, #0
 800c536:	2100      	movs	r1, #0
 800c538:	2c00      	cmp	r4, #0
 800c53a:	da35      	bge.n	800c5a8 <__kernel_rem_pio2+0x5d0>
 800c53c:	f1b9 0f00 	cmp.w	r9, #0
 800c540:	d038      	beq.n	800c5b4 <__kernel_rem_pio2+0x5dc>
 800c542:	4602      	mov	r2, r0
 800c544:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c548:	9c04      	ldr	r4, [sp, #16]
 800c54a:	e9c4 2300 	strd	r2, r3, [r4]
 800c54e:	4602      	mov	r2, r0
 800c550:	460b      	mov	r3, r1
 800c552:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c556:	f7f4 fdcf 	bl	80010f8 <__aeabi_dsub>
 800c55a:	ad4a      	add	r5, sp, #296	@ 0x128
 800c55c:	2401      	movs	r4, #1
 800c55e:	45a0      	cmp	r8, r4
 800c560:	da2b      	bge.n	800c5ba <__kernel_rem_pio2+0x5e2>
 800c562:	f1b9 0f00 	cmp.w	r9, #0
 800c566:	d002      	beq.n	800c56e <__kernel_rem_pio2+0x596>
 800c568:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c56c:	4619      	mov	r1, r3
 800c56e:	9b04      	ldr	r3, [sp, #16]
 800c570:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c574:	e7a1      	b.n	800c4ba <__kernel_rem_pio2+0x4e2>
 800c576:	9c05      	ldr	r4, [sp, #20]
 800c578:	ab48      	add	r3, sp, #288	@ 0x120
 800c57a:	441c      	add	r4, r3
 800c57c:	2000      	movs	r0, #0
 800c57e:	2100      	movs	r1, #0
 800c580:	f1b8 0f00 	cmp.w	r8, #0
 800c584:	da09      	bge.n	800c59a <__kernel_rem_pio2+0x5c2>
 800c586:	f1b9 0f00 	cmp.w	r9, #0
 800c58a:	d002      	beq.n	800c592 <__kernel_rem_pio2+0x5ba>
 800c58c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c590:	4619      	mov	r1, r3
 800c592:	9b04      	ldr	r3, [sp, #16]
 800c594:	e9c3 0100 	strd	r0, r1, [r3]
 800c598:	e78f      	b.n	800c4ba <__kernel_rem_pio2+0x4e2>
 800c59a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c59e:	f7f4 fdad 	bl	80010fc <__adddf3>
 800c5a2:	f108 38ff 	add.w	r8, r8, #4294967295
 800c5a6:	e7eb      	b.n	800c580 <__kernel_rem_pio2+0x5a8>
 800c5a8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c5ac:	f7f4 fda6 	bl	80010fc <__adddf3>
 800c5b0:	3c01      	subs	r4, #1
 800c5b2:	e7c1      	b.n	800c538 <__kernel_rem_pio2+0x560>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	e7c6      	b.n	800c548 <__kernel_rem_pio2+0x570>
 800c5ba:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c5be:	f7f4 fd9d 	bl	80010fc <__adddf3>
 800c5c2:	3401      	adds	r4, #1
 800c5c4:	e7cb      	b.n	800c55e <__kernel_rem_pio2+0x586>
 800c5c6:	ed95 7b00 	vldr	d7, [r5]
 800c5ca:	ed8d 7b00 	vstr	d7, [sp]
 800c5ce:	ed95 7b02 	vldr	d7, [r5, #8]
 800c5d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5d6:	ec53 2b17 	vmov	r2, r3, d7
 800c5da:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c5de:	f7f4 fd8d 	bl	80010fc <__adddf3>
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	4606      	mov	r6, r0
 800c5e8:	460f      	mov	r7, r1
 800c5ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5ee:	f7f4 fd83 	bl	80010f8 <__aeabi_dsub>
 800c5f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c5f6:	f7f4 fd81 	bl	80010fc <__adddf3>
 800c5fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c5fe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c602:	e9c5 6700 	strd	r6, r7, [r5]
 800c606:	e76d      	b.n	800c4e4 <__kernel_rem_pio2+0x50c>
 800c608:	ed94 7b00 	vldr	d7, [r4]
 800c60c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c610:	ec51 0b17 	vmov	r0, r1, d7
 800c614:	4652      	mov	r2, sl
 800c616:	465b      	mov	r3, fp
 800c618:	ed8d 7b00 	vstr	d7, [sp]
 800c61c:	f7f4 fd6e 	bl	80010fc <__adddf3>
 800c620:	4602      	mov	r2, r0
 800c622:	460b      	mov	r3, r1
 800c624:	4606      	mov	r6, r0
 800c626:	460f      	mov	r7, r1
 800c628:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c62c:	f7f4 fd64 	bl	80010f8 <__aeabi_dsub>
 800c630:	4652      	mov	r2, sl
 800c632:	465b      	mov	r3, fp
 800c634:	f7f4 fd62 	bl	80010fc <__adddf3>
 800c638:	3d01      	subs	r5, #1
 800c63a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c63e:	e9c4 6700 	strd	r6, r7, [r4]
 800c642:	e755      	b.n	800c4f0 <__kernel_rem_pio2+0x518>
 800c644:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c648:	f7f4 fd58 	bl	80010fc <__adddf3>
 800c64c:	f108 38ff 	add.w	r8, r8, #4294967295
 800c650:	e758      	b.n	800c504 <__kernel_rem_pio2+0x52c>
 800c652:	bf00      	nop
 800c654:	f3af 8000 	nop.w
	...
 800c660:	41700000 	.word	0x41700000
 800c664:	3e700000 	.word	0x3e700000
 800c668:	9b04      	ldr	r3, [sp, #16]
 800c66a:	9a04      	ldr	r2, [sp, #16]
 800c66c:	601f      	str	r7, [r3, #0]
 800c66e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c672:	605c      	str	r4, [r3, #4]
 800c674:	609d      	str	r5, [r3, #8]
 800c676:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c67a:	60d3      	str	r3, [r2, #12]
 800c67c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c680:	6110      	str	r0, [r2, #16]
 800c682:	6153      	str	r3, [r2, #20]
 800c684:	e719      	b.n	800c4ba <__kernel_rem_pio2+0x4e2>
 800c686:	bf00      	nop

0800c688 <scalbn>:
 800c688:	b570      	push	{r4, r5, r6, lr}
 800c68a:	ec55 4b10 	vmov	r4, r5, d0
 800c68e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c692:	4606      	mov	r6, r0
 800c694:	462b      	mov	r3, r5
 800c696:	b991      	cbnz	r1, 800c6be <scalbn+0x36>
 800c698:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c69c:	4323      	orrs	r3, r4
 800c69e:	d03d      	beq.n	800c71c <scalbn+0x94>
 800c6a0:	4b35      	ldr	r3, [pc, #212]	@ (800c778 <scalbn+0xf0>)
 800c6a2:	4620      	mov	r0, r4
 800c6a4:	4629      	mov	r1, r5
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	f7f4 fede 	bl	8001468 <__aeabi_dmul>
 800c6ac:	4b33      	ldr	r3, [pc, #204]	@ (800c77c <scalbn+0xf4>)
 800c6ae:	429e      	cmp	r6, r3
 800c6b0:	4604      	mov	r4, r0
 800c6b2:	460d      	mov	r5, r1
 800c6b4:	da0f      	bge.n	800c6d6 <scalbn+0x4e>
 800c6b6:	a328      	add	r3, pc, #160	@ (adr r3, 800c758 <scalbn+0xd0>)
 800c6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6bc:	e01e      	b.n	800c6fc <scalbn+0x74>
 800c6be:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c6c2:	4291      	cmp	r1, r2
 800c6c4:	d10b      	bne.n	800c6de <scalbn+0x56>
 800c6c6:	4622      	mov	r2, r4
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	4629      	mov	r1, r5
 800c6cc:	f7f4 fd16 	bl	80010fc <__adddf3>
 800c6d0:	4604      	mov	r4, r0
 800c6d2:	460d      	mov	r5, r1
 800c6d4:	e022      	b.n	800c71c <scalbn+0x94>
 800c6d6:	460b      	mov	r3, r1
 800c6d8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c6dc:	3936      	subs	r1, #54	@ 0x36
 800c6de:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c6e2:	4296      	cmp	r6, r2
 800c6e4:	dd0d      	ble.n	800c702 <scalbn+0x7a>
 800c6e6:	2d00      	cmp	r5, #0
 800c6e8:	a11d      	add	r1, pc, #116	@ (adr r1, 800c760 <scalbn+0xd8>)
 800c6ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6ee:	da02      	bge.n	800c6f6 <scalbn+0x6e>
 800c6f0:	a11d      	add	r1, pc, #116	@ (adr r1, 800c768 <scalbn+0xe0>)
 800c6f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6f6:	a31a      	add	r3, pc, #104	@ (adr r3, 800c760 <scalbn+0xd8>)
 800c6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fc:	f7f4 feb4 	bl	8001468 <__aeabi_dmul>
 800c700:	e7e6      	b.n	800c6d0 <scalbn+0x48>
 800c702:	1872      	adds	r2, r6, r1
 800c704:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c708:	428a      	cmp	r2, r1
 800c70a:	dcec      	bgt.n	800c6e6 <scalbn+0x5e>
 800c70c:	2a00      	cmp	r2, #0
 800c70e:	dd08      	ble.n	800c722 <scalbn+0x9a>
 800c710:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c714:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c718:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c71c:	ec45 4b10 	vmov	d0, r4, r5
 800c720:	bd70      	pop	{r4, r5, r6, pc}
 800c722:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c726:	da08      	bge.n	800c73a <scalbn+0xb2>
 800c728:	2d00      	cmp	r5, #0
 800c72a:	a10b      	add	r1, pc, #44	@ (adr r1, 800c758 <scalbn+0xd0>)
 800c72c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c730:	dac1      	bge.n	800c6b6 <scalbn+0x2e>
 800c732:	a10f      	add	r1, pc, #60	@ (adr r1, 800c770 <scalbn+0xe8>)
 800c734:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c738:	e7bd      	b.n	800c6b6 <scalbn+0x2e>
 800c73a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c73e:	3236      	adds	r2, #54	@ 0x36
 800c740:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c744:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c748:	4620      	mov	r0, r4
 800c74a:	4b0d      	ldr	r3, [pc, #52]	@ (800c780 <scalbn+0xf8>)
 800c74c:	4629      	mov	r1, r5
 800c74e:	2200      	movs	r2, #0
 800c750:	e7d4      	b.n	800c6fc <scalbn+0x74>
 800c752:	bf00      	nop
 800c754:	f3af 8000 	nop.w
 800c758:	c2f8f359 	.word	0xc2f8f359
 800c75c:	01a56e1f 	.word	0x01a56e1f
 800c760:	8800759c 	.word	0x8800759c
 800c764:	7e37e43c 	.word	0x7e37e43c
 800c768:	8800759c 	.word	0x8800759c
 800c76c:	fe37e43c 	.word	0xfe37e43c
 800c770:	c2f8f359 	.word	0xc2f8f359
 800c774:	81a56e1f 	.word	0x81a56e1f
 800c778:	43500000 	.word	0x43500000
 800c77c:	ffff3cb0 	.word	0xffff3cb0
 800c780:	3c900000 	.word	0x3c900000
 800c784:	00000000 	.word	0x00000000

0800c788 <floor>:
 800c788:	ec51 0b10 	vmov	r0, r1, d0
 800c78c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c794:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c798:	2e13      	cmp	r6, #19
 800c79a:	460c      	mov	r4, r1
 800c79c:	4605      	mov	r5, r0
 800c79e:	4680      	mov	r8, r0
 800c7a0:	dc34      	bgt.n	800c80c <floor+0x84>
 800c7a2:	2e00      	cmp	r6, #0
 800c7a4:	da17      	bge.n	800c7d6 <floor+0x4e>
 800c7a6:	a332      	add	r3, pc, #200	@ (adr r3, 800c870 <floor+0xe8>)
 800c7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ac:	f7f4 fca6 	bl	80010fc <__adddf3>
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	f7f5 f8e8 	bl	8001988 <__aeabi_dcmpgt>
 800c7b8:	b150      	cbz	r0, 800c7d0 <floor+0x48>
 800c7ba:	2c00      	cmp	r4, #0
 800c7bc:	da55      	bge.n	800c86a <floor+0xe2>
 800c7be:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c7c2:	432c      	orrs	r4, r5
 800c7c4:	2500      	movs	r5, #0
 800c7c6:	42ac      	cmp	r4, r5
 800c7c8:	4c2b      	ldr	r4, [pc, #172]	@ (800c878 <floor+0xf0>)
 800c7ca:	bf08      	it	eq
 800c7cc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c7d0:	4621      	mov	r1, r4
 800c7d2:	4628      	mov	r0, r5
 800c7d4:	e023      	b.n	800c81e <floor+0x96>
 800c7d6:	4f29      	ldr	r7, [pc, #164]	@ (800c87c <floor+0xf4>)
 800c7d8:	4137      	asrs	r7, r6
 800c7da:	ea01 0307 	and.w	r3, r1, r7
 800c7de:	4303      	orrs	r3, r0
 800c7e0:	d01d      	beq.n	800c81e <floor+0x96>
 800c7e2:	a323      	add	r3, pc, #140	@ (adr r3, 800c870 <floor+0xe8>)
 800c7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e8:	f7f4 fc88 	bl	80010fc <__adddf3>
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	f7f5 f8ca 	bl	8001988 <__aeabi_dcmpgt>
 800c7f4:	2800      	cmp	r0, #0
 800c7f6:	d0eb      	beq.n	800c7d0 <floor+0x48>
 800c7f8:	2c00      	cmp	r4, #0
 800c7fa:	bfbe      	ittt	lt
 800c7fc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c800:	4133      	asrlt	r3, r6
 800c802:	18e4      	addlt	r4, r4, r3
 800c804:	ea24 0407 	bic.w	r4, r4, r7
 800c808:	2500      	movs	r5, #0
 800c80a:	e7e1      	b.n	800c7d0 <floor+0x48>
 800c80c:	2e33      	cmp	r6, #51	@ 0x33
 800c80e:	dd0a      	ble.n	800c826 <floor+0x9e>
 800c810:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c814:	d103      	bne.n	800c81e <floor+0x96>
 800c816:	4602      	mov	r2, r0
 800c818:	460b      	mov	r3, r1
 800c81a:	f7f4 fc6f 	bl	80010fc <__adddf3>
 800c81e:	ec41 0b10 	vmov	d0, r0, r1
 800c822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c826:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c82a:	f04f 37ff 	mov.w	r7, #4294967295
 800c82e:	40df      	lsrs	r7, r3
 800c830:	4207      	tst	r7, r0
 800c832:	d0f4      	beq.n	800c81e <floor+0x96>
 800c834:	a30e      	add	r3, pc, #56	@ (adr r3, 800c870 <floor+0xe8>)
 800c836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c83a:	f7f4 fc5f 	bl	80010fc <__adddf3>
 800c83e:	2200      	movs	r2, #0
 800c840:	2300      	movs	r3, #0
 800c842:	f7f5 f8a1 	bl	8001988 <__aeabi_dcmpgt>
 800c846:	2800      	cmp	r0, #0
 800c848:	d0c2      	beq.n	800c7d0 <floor+0x48>
 800c84a:	2c00      	cmp	r4, #0
 800c84c:	da0a      	bge.n	800c864 <floor+0xdc>
 800c84e:	2e14      	cmp	r6, #20
 800c850:	d101      	bne.n	800c856 <floor+0xce>
 800c852:	3401      	adds	r4, #1
 800c854:	e006      	b.n	800c864 <floor+0xdc>
 800c856:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c85a:	2301      	movs	r3, #1
 800c85c:	40b3      	lsls	r3, r6
 800c85e:	441d      	add	r5, r3
 800c860:	4545      	cmp	r5, r8
 800c862:	d3f6      	bcc.n	800c852 <floor+0xca>
 800c864:	ea25 0507 	bic.w	r5, r5, r7
 800c868:	e7b2      	b.n	800c7d0 <floor+0x48>
 800c86a:	2500      	movs	r5, #0
 800c86c:	462c      	mov	r4, r5
 800c86e:	e7af      	b.n	800c7d0 <floor+0x48>
 800c870:	8800759c 	.word	0x8800759c
 800c874:	7e37e43c 	.word	0x7e37e43c
 800c878:	bff00000 	.word	0xbff00000
 800c87c:	000fffff 	.word	0x000fffff

0800c880 <_init>:
 800c880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c882:	bf00      	nop
 800c884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c886:	bc08      	pop	{r3}
 800c888:	469e      	mov	lr, r3
 800c88a:	4770      	bx	lr

0800c88c <_fini>:
 800c88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c88e:	bf00      	nop
 800c890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c892:	bc08      	pop	{r3}
 800c894:	469e      	mov	lr, r3
 800c896:	4770      	bx	lr
