==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.671 seconds; peak allocated memory: 3.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
ERROR: [HLS 200-101] 'set_part': Argument 'value' requires a value!
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.9 seconds; peak allocated memory: 7.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] Analyzing design file 'source/AESfunctions.cpp' ... 
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:162:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:163:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:164:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:165:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:166:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:205:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:206:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:207:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:208:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:209:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:210:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:211:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:252:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.256 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (source/AESfunctions.cpp:14:19) in function 'InvSubBytes' completely with a factor of 16 (source/AESfunctions.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_6_1' (source/AESfunctions.cpp:6:18) in function 'SubBytes' completely with a factor of 16 (source/AESfunctions.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_1' (source/AESfunctions.cpp:146:20) in function 'AddRoundKey' completely with a factor of 16 (source/AESfunctions.cpp:144:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.09 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AES_Encrypt' into 'AES_Full' (source/AESfunctions.cpp:254).
INFO: [XFORM 203-603] Inlining function 'AES_Decrypt' into 'AES_Full' (source/AESfunctions.cpp:257).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.176 GB.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:170) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:178) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:189) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:215) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:222) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:233) in function 'AES_Full' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvMixColumns' (source/AESfunctions.cpp:101).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvShiftRows' (source/AESfunctions.cpp:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (source/AESfunctions.cpp:74).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ShiftRows' (source/AESfunctions.cpp:20).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_1' (source/AESfunctions.cpp:139) in function 'InvMixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (source/AESfunctions.cpp:69) in function 'InvShiftRows' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (source/AESfunctions.cpp:96) in function 'MixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_1' (source/AESfunctions.cpp:42) in function 'ShiftRows' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:103) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (source/AESfunctions.cpp:74)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (source/AESfunctions.cpp:101)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:8:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:140:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:148:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:172:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state.1' (source/AESfunctions.cpp:217:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Full' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148', source/AESfunctions.cpp:148 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:148) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_1', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_2', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_3', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_10', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_14', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'store' operation ('state_addr_97_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_15', source/AESfunctions.cpp:148 on array 'state' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 17, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.313 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_5', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_7', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_5_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_5', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_13_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_13', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('s_box_load', source/AESfunctions.cpp:8) on array 's_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 's_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_22_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_16', source/AESfunctions.cpp:25 on array 'state' and 'load' operation ('state_load_22', source/AESfunctions.cpp:35) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_19', source/AESfunctions.cpp:30) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_20', source/AESfunctions.cpp:31) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_23', source/AESfunctions.cpp:36) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_18_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_21', source/AESfunctions.cpp:34 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_21_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_24', source/AESfunctions.cpp:39 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_28', source/AESfunctions.cpp:77) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_33', source/AESfunctions.cpp:82) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_31_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln83_2', source/AESfunctions.cpp:83 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_39_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln93_2', source/AESfunctions.cpp:93 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('mul03_load_7', source/AESfunctions.cpp:85) on array 'mul03' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul03'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.365 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_63_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_57', source/AESfunctions.cpp:52 on array 'state' and 'load' operation ('state_load_63', source/AESfunctions.cpp:62) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_60', source/AESfunctions.cpp:57) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_61', source/AESfunctions.cpp:58) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_64', source/AESfunctions.cpp:63) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_60_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_66', source/AESfunctions.cpp:67 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_65', source/AESfunctions.cpp:66 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'InvShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvSubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_46', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_48', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_46_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_5', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_54_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_13', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('inverted_s_box_load', source/AESfunctions.cpp:16) on array 'inverted_s_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'inverted_s_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvSubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load_74', source/AESfunctions.cpp:114) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_72_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln116', source/AESfunctions.cpp:116 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_80_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln134', source/AESfunctions.cpp:134 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('mul09_load_11', source/AESfunctions.cpp:128) on array 'mul09' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul09'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.501 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy1' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds2' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o3' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_inverse_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/expandedKey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/Nr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Full' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode_cipher', 'mode_inverse_cipher', 'data_in', 'Nr', 'data_out', 'expandedKey', 'return' and 'ap_local_deadlock' to AXI-Lite port CRTLS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.176 GB.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul02_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul03_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul09_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Full_state_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.572 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 1.176 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Full.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Full.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 122.64 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 2 seconds. Elapsed time: 31.068 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 3 seconds. Total elapsed time: 35.379 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.788 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.602 seconds; peak allocated memory: 1.255 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Analyzing design file 'source/AESfunctions.cpp' ... 
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:162:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:163:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:164:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:165:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:166:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:205:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:206:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:207:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:208:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:209:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:210:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:211:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:252:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.388 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (source/AESfunctions.cpp:14:19) in function 'InvSubBytes' completely with a factor of 16 (source/AESfunctions.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_6_1' (source/AESfunctions.cpp:6:18) in function 'SubBytes' completely with a factor of 16 (source/AESfunctions.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_1' (source/AESfunctions.cpp:146:20) in function 'AddRoundKey' completely with a factor of 16 (source/AESfunctions.cpp:144:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.007 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AES_Encrypt' into 'AES_Full' (source/AESfunctions.cpp:254).
INFO: [XFORM 203-603] Inlining function 'AES_Decrypt' into 'AES_Full' (source/AESfunctions.cpp:257).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.252 GB.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:170) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:178) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:189) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:215) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:222) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:233) in function 'AES_Full' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvMixColumns' (source/AESfunctions.cpp:101).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvShiftRows' (source/AESfunctions.cpp:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (source/AESfunctions.cpp:74).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ShiftRows' (source/AESfunctions.cpp:20).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_1' (source/AESfunctions.cpp:139) in function 'InvMixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (source/AESfunctions.cpp:69) in function 'InvShiftRows' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (source/AESfunctions.cpp:96) in function 'MixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_1' (source/AESfunctions.cpp:42) in function 'ShiftRows' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:103) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (source/AESfunctions.cpp:74)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (source/AESfunctions.cpp:101)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:8:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:140:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:148:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:172:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state.1' (source/AESfunctions.cpp:217:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Full' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148', source/AESfunctions.cpp:148 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:148) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_1', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_2', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_3', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_10', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_14', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'store' operation ('state_addr_97_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_15', source/AESfunctions.cpp:148 on array 'state' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 17, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_5', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_7', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_5_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_5', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_13_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_13', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('s_box_load', source/AESfunctions.cpp:8) on array 's_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 's_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_22_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_16', source/AESfunctions.cpp:25 on array 'state' and 'load' operation ('state_load_22', source/AESfunctions.cpp:35) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_19', source/AESfunctions.cpp:30) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_20', source/AESfunctions.cpp:31) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_23', source/AESfunctions.cpp:36) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_18_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_21', source/AESfunctions.cpp:34 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_21_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_24', source/AESfunctions.cpp:39 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_28', source/AESfunctions.cpp:77) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_33', source/AESfunctions.cpp:82) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_31_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln83_2', source/AESfunctions.cpp:83 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_39_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln93_2', source/AESfunctions.cpp:93 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('mul03_load_7', source/AESfunctions.cpp:85) on array 'mul03' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul03'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_63_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_57', source/AESfunctions.cpp:52 on array 'state' and 'load' operation ('state_load_63', source/AESfunctions.cpp:62) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_60', source/AESfunctions.cpp:57) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_61', source/AESfunctions.cpp:58) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_64', source/AESfunctions.cpp:63) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_60_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_66', source/AESfunctions.cpp:67 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_65', source/AESfunctions.cpp:66 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'InvShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvSubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_46', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_48', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_46_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_5', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_54_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_13', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('inverted_s_box_load', source/AESfunctions.cpp:16) on array 'inverted_s_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'inverted_s_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvSubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load_74', source/AESfunctions.cpp:114) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_72_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln116', source/AESfunctions.cpp:116 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_80_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln134', source/AESfunctions.cpp:134 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('mul09_load_11', source/AESfunctions.cpp:128) on array 'mul09' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul09'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.404 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy1' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds2' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o3' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_inverse_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/expandedKey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/Nr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Full' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode_cipher', 'mode_inverse_cipher', 'data_in', 'Nr', 'data_out', 'expandedKey', 'return' and 'ap_local_deadlock' to AXI-Lite port CRTLS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.252 GB.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul02_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul03_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul09_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Full_state_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.453 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.252 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Full.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Full.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 122.64 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 29.902 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 3 seconds. Total elapsed time: 32.816 seconds; peak allocated memory: 1.252 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Analyzing design file 'source/AESfunctions.cpp' ... 
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:162:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:163:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:164:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:165:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:166:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:205:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:206:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:207:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:208:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:209:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:210:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:211:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:252:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.676 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (source/AESfunctions.cpp:14:19) in function 'InvSubBytes' completely with a factor of 16 (source/AESfunctions.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_6_1' (source/AESfunctions.cpp:6:18) in function 'SubBytes' completely with a factor of 16 (source/AESfunctions.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_1' (source/AESfunctions.cpp:146:20) in function 'AddRoundKey' completely with a factor of 16 (source/AESfunctions.cpp:144:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AES_Encrypt' into 'AES_Full' (source/AESfunctions.cpp:254).
INFO: [XFORM 203-603] Inlining function 'AES_Decrypt' into 'AES_Full' (source/AESfunctions.cpp:257).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.217 GB.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:170) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:178) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:189) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:215) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:222) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:233) in function 'AES_Full' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvMixColumns' (source/AESfunctions.cpp:101).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvShiftRows' (source/AESfunctions.cpp:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (source/AESfunctions.cpp:74).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ShiftRows' (source/AESfunctions.cpp:20).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_1' (source/AESfunctions.cpp:139) in function 'InvMixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (source/AESfunctions.cpp:69) in function 'InvShiftRows' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (source/AESfunctions.cpp:96) in function 'MixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_1' (source/AESfunctions.cpp:42) in function 'ShiftRows' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:103) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (source/AESfunctions.cpp:74)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (source/AESfunctions.cpp:101)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:8:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:140:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:148:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:172:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state.1' (source/AESfunctions.cpp:217:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Full' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148', source/AESfunctions.cpp:148 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:148) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_1', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_2', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_3', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_10', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_14', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'store' operation ('state_addr_97_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_15', source/AESfunctions.cpp:148 on array 'state' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 17, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.629 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_5', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_7', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_5_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_5', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_13_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_13', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('s_box_load', source/AESfunctions.cpp:8) on array 's_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 's_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_22_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_16', source/AESfunctions.cpp:25 on array 'state' and 'load' operation ('state_load_22', source/AESfunctions.cpp:35) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_19', source/AESfunctions.cpp:30) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_20', source/AESfunctions.cpp:31) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_23', source/AESfunctions.cpp:36) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_18_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_21', source/AESfunctions.cpp:34 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_21_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_24', source/AESfunctions.cpp:39 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_28', source/AESfunctions.cpp:77) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_33', source/AESfunctions.cpp:82) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_31_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln83_2', source/AESfunctions.cpp:83 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_39_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln93_2', source/AESfunctions.cpp:93 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('mul03_load_7', source/AESfunctions.cpp:85) on array 'mul03' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul03'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_63_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_57', source/AESfunctions.cpp:52 on array 'state' and 'load' operation ('state_load_63', source/AESfunctions.cpp:62) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_60', source/AESfunctions.cpp:57) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_61', source/AESfunctions.cpp:58) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_64', source/AESfunctions.cpp:63) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_60_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_66', source/AESfunctions.cpp:67 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_65', source/AESfunctions.cpp:66 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'InvShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvSubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_46', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_48', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_46_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_5', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_54_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_13', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('inverted_s_box_load', source/AESfunctions.cpp:16) on array 'inverted_s_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'inverted_s_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvSubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load_74', source/AESfunctions.cpp:114) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_72_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln116', source/AESfunctions.cpp:116 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_80_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln134', source/AESfunctions.cpp:134 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('mul09_load_11', source/AESfunctions.cpp:128) on array 'mul09' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul09'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.514 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy1' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds2' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o3' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_inverse_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/expandedKey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/Nr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Full' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode_cipher', 'mode_inverse_cipher', 'data_in', 'Nr', 'data_out', 'expandedKey', 'return' and 'ap_local_deadlock' to AXI-Lite port CRTLS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.217 GB.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul02_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul03_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul09_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Full_state_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.528 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.217 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Full.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Full.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 2 seconds. Elapsed time: 34.313 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 3 seconds. Total elapsed time: 38.496 seconds; peak allocated memory: 1.217 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 28.111 seconds; current allocated memory: 0.512 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 30.798 seconds; peak allocated memory: 1.255 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.347 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.024 seconds; peak allocated memory: 1.255 GB.
