POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ROL,ADD,DB,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,INC,OR,DB,CMP,DB,DB,CMP,MOV,DB,DB,DB,MOV,CMP,DB,PUSH,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,XCHG,ADD,CWDE,POP,ADD,ADD,ADD,ADD,LOCK,AND,ADD,ADD,ADD,ADD,SUB,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,PUSH,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,AND,ADD,CMP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,FSUB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SBB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,DB,JZ,ADD,MOV,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD