vendor_name = ModelSim
source_file = 1, /export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v
source_file = 1, /export/home/016/a0165336/project/SIMPLE/test_module_test/phase_counter.v
source_file = 1, /export/home/016/a0165336/project/SIMPLE/test_module_test/control_unit.v
design_name = test_module_test
instance = comp, \display1[0]~output , display1[0]~output, test_module_test, 1
instance = comp, \display1[1]~output , display1[1]~output, test_module_test, 1
instance = comp, \display1[2]~output , display1[2]~output, test_module_test, 1
instance = comp, \display1[3]~output , display1[3]~output, test_module_test, 1
instance = comp, \display1[4]~output , display1[4]~output, test_module_test, 1
instance = comp, \display1[5]~output , display1[5]~output, test_module_test, 1
instance = comp, \display1[6]~output , display1[6]~output, test_module_test, 1
instance = comp, \display1[7]~output , display1[7]~output, test_module_test, 1
instance = comp, \display2[0]~output , display2[0]~output, test_module_test, 1
instance = comp, \display2[1]~output , display2[1]~output, test_module_test, 1
instance = comp, \display2[2]~output , display2[2]~output, test_module_test, 1
instance = comp, \display2[3]~output , display2[3]~output, test_module_test, 1
instance = comp, \display2[4]~output , display2[4]~output, test_module_test, 1
instance = comp, \display2[5]~output , display2[5]~output, test_module_test, 1
instance = comp, \display2[6]~output , display2[6]~output, test_module_test, 1
instance = comp, \display2[7]~output , display2[7]~output, test_module_test, 1
instance = comp, \display3[0]~output , display3[0]~output, test_module_test, 1
instance = comp, \display3[1]~output , display3[1]~output, test_module_test, 1
instance = comp, \display3[2]~output , display3[2]~output, test_module_test, 1
instance = comp, \display3[3]~output , display3[3]~output, test_module_test, 1
instance = comp, \display3[4]~output , display3[4]~output, test_module_test, 1
instance = comp, \display3[5]~output , display3[5]~output, test_module_test, 1
instance = comp, \display3[6]~output , display3[6]~output, test_module_test, 1
instance = comp, \display3[7]~output , display3[7]~output, test_module_test, 1
instance = comp, \selecter~output , selecter~output, test_module_test, 1
instance = comp, \clock~input , clock~input, test_module_test, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, test_module_test, 1
instance = comp, \phase_counter|phase~0 , phase_counter|phase~0, test_module_test, 1
instance = comp, \reset~input , reset~input, test_module_test, 1
instance = comp, \phase_counter|phase[0] , phase_counter|phase[0], test_module_test, 1
instance = comp, \phase_counter|phase[1]~1 , phase_counter|phase[1]~1, test_module_test, 1
instance = comp, \phase_counter|phase[1] , phase_counter|phase[1], test_module_test, 1
instance = comp, \phase_counter|phase~2 , phase_counter|phase~2, test_module_test, 1
instance = comp, \phase_counter|phase[2] , phase_counter|phase[2], test_module_test, 1
instance = comp, \WideOr2~0 , WideOr2~0, test_module_test, 1
instance = comp, \Decoder1~0 , Decoder1~0, test_module_test, 1
instance = comp, \WideOr1~0 , WideOr1~0, test_module_test, 1
instance = comp, \WideOr0~0 , WideOr0~0, test_module_test, 1
instance = comp, \adjustSevenSegment3_8~0 , adjustSevenSegment3_8~0, test_module_test, 1
instance = comp, \Decoder0~0 , Decoder0~0, test_module_test, 1
instance = comp, \exec~input , exec~input, test_module_test, 1
instance = comp, \control_unit|running~0 , control_unit|running~0, test_module_test, 1
instance = comp, \control_unit|p1~0 , control_unit|p1~0, test_module_test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
