# 1 "arch/arm/boot/dts/imx6sll-lpddr3-arm2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6sll-lpddr3-arm2.dts"
# 9 "arch/arm/boot/dts/imx6sll-lpddr3-arm2.dts"
/dts-v1/;

# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm/boot/dts/imx6sll-lpddr3-arm2.dts" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 13 "arch/arm/boot/dts/imx6sll-lpddr3-arm2.dts" 2
# 1 "arch/arm/boot/dts/imx6sll.dtsi" 1
# 10 "arch/arm/boot/dts/imx6sll.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/imx6sll-clock.h" 1
# 11 "arch/arm/boot/dts/imx6sll.dtsi" 2

# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm/boot/dts/imx6sll.dtsi" 2
# 1 "arch/arm/boot/dts/imx6sll-pinfunc.h" 1
# 14 "arch/arm/boot/dts/imx6sll.dtsi" 2
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 15 "arch/arm/boot/dts/imx6sll.dtsi" 2

/ {
 aliases {
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi3 = &ecspi3;
  spi4 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1275000
    792000 1175000
    396000 1075000
    198000 975000
   >;
   fsl,soc-operating-points = <

    996000 1275000
    792000 1175000
    396000 1175000
    198000 1175000
   >;
   clock-latency = <61036>;
   fsl,low-power-run;
   clocks = <&clks 73>,
     <&clks 37>,
     <&clks 51>,
     <&clks 52>,
     <&clks 24>,
     <&clks 10>,
     <&clks 17>,
     <&clks 3>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys", "pll1", "pll1_bypass",
          "pll1_bypass_src";
  };
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
  interrupt-parent = <&intc>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil: clock@0 {
   compatible = "fixed-clock";
   reg = <0>;
   #clock-cells = <0>;
   clock-frequency = <32768>;
   clock-output-names = "ckil";
  };

  osc: clock@1 {
   compatible = "fixed-clock";
   reg = <1>;
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "osc";
  };

  ipp_di0: clock@2 {
   compatible = "fixed-clock";
   reg = <2>;
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "ipp_di0";
  };

  ipp_di1: clock@3 {
   compatible = "fixed-clock";
   reg = <3>;
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "ipp_di1";
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 37>, <&clks 47>,
     <&clks 25>, <&clks 73>,
     <&clks 26>, <&clks 74>,
     <&clks 55>, <&clks 77>,
     <&clks 57>, <&clks 2>,
     <&clks 80>, <&clks 79>,
     <&clks 75>, <&clks 56>,
     <&clks 76>, <&clks 58>,
     <&clks 51>, <&clks 131>, <&clks 3>,
     <&clks 17>, <&clks 24>, <&clks 52>,
     <&clks 10>;
   clock-names = "pll2_pfd2_396m", "pll2_198m", "pll2_bus", "arm", "pll3_usb_otg",
          "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
          "ahb", "ocram", "periph2", "periph2_pre", "periph2_clk2", "periph2_clk2_sel",
          "step", "mmdc", "pll1_bypass_src", "pll1_bypass", "pll1_sys", "pll1_sw", "pll1";
   fsl,max_ddr_freq = <400000000>;
  };

  ocrams: sram@00900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x00900000 0x4000>;
  };

  ocrams_ddr: sram@00904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x00904000 0x1000>;
  };

  ocram: sram@00905000 {
   compatible = "mmio-sram";
   reg = <0x00905000 0x1B000>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  aips1: aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba: spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx6sl-spdif", "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>, <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 144>,
       <&clks 2>,
       <&clks 143>,
       <&clks 0>,
       <&clks 0>,
       <&clks 0>,
       <&clks 81>,
       <&clks 0>,
       <&clks 0>,
       <&clks 142>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "dma";
     status = "disabled";
    };

    ecspi1: ecspi@02008000 {
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 106>,
       <&clks 106>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi2: ecspi@0200c000 {
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 107>,
       <&clks 107>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi3: ecspi@02010000 {
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 108>,
       <&clks 108>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi4: ecspi@02014000 {
     compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 109>,
       <&clks 109>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart4: serial@02018000 {
     compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02018000 0x4000>;
     interrupts =<0 29 4>;
     dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 112>,
       <&clks 113>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 151>,
       <&clks 152>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart2: serial@02024000 {
     compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02024000 0x4000>;
     interrupts = <0 27 4>;
     dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 104>,
       <&clks 105>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ssi1: ssi@02028000 {
     compatible = "fsl,imx6sll-ssi", "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     dmas = <&sdma 37 22 0>, <&sdma 38 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     clocks = <&clks 146>,
       <&clks 145>;
     clock-names = "ipg", "baud";
     status = "disabled";
    };

    ssi2: ssi2@0202c000 {
     compatible = "fsl,imx6sll-ssi", "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     dmas = <&sdma 41 22 0>, <&sdma 42 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     clocks = <&clks 148>,
       <&clks 147>;
     clock-names = "ipg", "baud";
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     compatible = "fsl,imx6sll-ssi", "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     dmas = <&sdma 45 22 0>, <&sdma 46 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     clocks = <&clks 150>,
       <&clks 149>;
     clock-names = "ipg", "baud";
     status = "disabled";
    };

    uart3: serial@02034000 {
     compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02034000 0x4000>;
     interrupts = <0 28 4>;
     dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
     dma-name = "rx", "tx";
     clocks = <&clks 110>,
       <&clks 111>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   pwm1: pwm@02080000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 134>,
      <&clks 134>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm2: pwm@02084000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 135>,
      <&clks 135>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm3: pwm@02088000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 136>,
      <&clks 136>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm4: pwm@0208c000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 137>,
      <&clks 137>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   gpt1: gpt@02098000 {
    compatible = "fsl,imx6sll-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 116>,
      <&clks 173>;
    clock-names = "ipg", "osc_per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@020b0000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@020b8000 {
    compatible = "fsl,imx6sll-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 140>;
    status = "disabled";
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6sll-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 130>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6sll-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 141>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6sll-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
    clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
    clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6sll-anatop",
          "fsl,imx6q-anatop",
          "syscon", "simple-bus";
    reg = <0x020c8000 0x4000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    reg_3p0: regulator-3p0@120 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2625000>;
     regulator-max-microvolt = <3400000>;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6sll-tempmon", "fsl,imx6sx-tempmon";
    interrupts = <0 49 4>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 26>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6sll-usbphy", "fsl,imx6ul-usbphy",
      "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 40 4>;
    clocks = <&clks 31>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6sll-usbphy", "fsl,imx6ul-usbphy",
      "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 41 4>;
    clocks = <&clks 32>;
    phy-reg_3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   snvs: snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>, <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     mask = <0x61>;
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     linux,keycode = <116>;
     wakeup;
    };
   };

   epit1: epit@020d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@020d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: src@020d8000 {
    compatible = "fsl,imx6sll-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6sll-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    fsl,mf-mix-wakeup-irq = <0x7c00000 0x7d00 0x0 0x1400640>;
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6sll-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   gpr: iomuxc-gpr@020e4000 {
    compatible = "fsl,imx6sll-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e4000 0x4000>;
   };

   csi: csi@020e8000 {
    compatible = "fsl,imx6sll-csi", "fsl,imx6s-csi";
    reg = <0x020e8000 0x4000>;
    interrupts = <0 7 4>;
    clocks = <&clks 0>,
      <&clks 118>,
      <&clks 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6ul-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 139>,
      <&clks 139>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    iram = <&ocram>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };

   pxp: pxp@020f0000 {
    compatible = "fsl,imx6ull-pxp-dma", "fsl,imx7d-pxp-dma";
    reg = <0x020f0000 0x4000>;
    interrupts = <0 98 4>,
     <0 102 4>;
    clocks = <&clks 0>,
      <&clks 124>;
    clock-names = "pxp_ipg", "pxp_axi";
    status = "disabled";
   };

   epdc: epdc@020f4000 {
    compatible = "fsl,imx6sll-epdc", "fsl,imx7d-epdc";
    reg = <0x020f4000 0x4000>;
    interrupts = <0 97 4>;
    clocks = <&clks 127>, <&clks 128>;
    clock-names = "epdc_axi", "epdc_pix";
    status = "disabled";
   };

   lcdif: lcdif@020f8000 {
    compatible = "fsl,imx6sll-lcdif", "fsl,imx28-lcdif";
    reg = <0x020f8000 0x4000>;
    interrupts = <0 39 4>;
    clocks = <&clks 129>,
      <&clks 123>,
      <&clks 0>;
    clock-names = "pix", "axi", "disp_axi";
    status = "disabled";
   };

   dcp: dcp@020fc000 {
    compatible = "fsl,imx6sl-dcp";
    reg = <0x020fc000 0x4000>;
    interrupts = <0 99 4>,
          <0 100 4>,
          <0 101 4>;
    clocks = <&clks 103>;
    clock-names = "dcp";
   };
  };

  aips2: aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   usbotg1: usb@02184000 {
    compatible = "fsl,imx6sll-usb", "fsl,imx6ul-usb",
      "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 153>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbotg2: usb@02184200 {
    compatible = "fsl,imx6sll-usb", "fsl,imx6ul-usb",
      "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 153>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sll-usbmisc", "fsl,imx6ul-usbmisc",
      "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
   };

   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6sll-usdhc", "fsl,imx7d-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 154>,
      <&clks 154>,
      <&clks 154>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6sll-usdhc", "fsl,imx7d-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 155>,
      <&clks 155>,
      <&clks 155>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6sll-usdhc", "fsl,imx7d-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 156>,
      <&clks 156>,
      <&clks 156>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fs,imx6sll-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 119>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 120>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 121>;
    status = "disabled";
   };

   romcp@021ac000 {
    compatible = "fsl,imx6sll-romcp", "syscon";
    reg = <0x021ac000 0x4000>;
   };

   mmdc: mmdc@021b0000 {
    compatible = "fsl,imx6sll-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   rngb: rngb@021b4000 {
    compatible = "fsl,imx6sl-rng", "fsl,imx-rng", "imx-rng";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 5 4>;
    clocks = <&clks 0>;
   };

   ocotp: ocotp-ctrl@021bc000 {
    compatible = "fsl,imx6sll-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 122>;
   };

   csu: csu@021c0000 {
    compatible = "fsl,imx6sll-csu";
    reg = <0x021c0000 0x4000>;
    interrupts = <0 21 4>;
    status = "disabled";
   };

   snvs_gpr: snvs-gpr@0x021c4000 {
    compatible = "fsl, imx6sll-snvs-gpr";
    reg = <0x021c4000 0x10000>;
   };

   iomuxc_snvs: iomuxc-snvs@021c8000 {
    compatible = "fsl,imx6sll-iomuxc-snvs";
    reg = <0x021c80000 0x10000>;
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6sll-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   uart5: serial@021f4000 {
    compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts =<0 30 4>;
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    clocks = <&clks 125>,
      <&clks 126>;
    clock-names = "ipg", "per";
    status = "disabled";
   };
  };
 };
};
# 14 "arch/arm/boot/dts/imx6sll-lpddr3-arm2.dts" 2

/ {
 model = "Freescale i.MX6SLL LPDDR3 ARM2 Board";
 compatible = "fsl,imx6sll-lpddr3-arm2", "fsl,imx6sll";

 memory {
  reg = <0x80000000 0x80000000>;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_led>;

  users {
   label = "debug";
   gpios = <&gpio2 4 0>;
   linux,default-trigger = "heartbeat";
  };
 };

 backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm1 0 5000000>;
  brightness-levels = <0 4 8 16 32 64 128 255>;
  default-brightness-level = <6>;
  status = "okay";
 };

 pxp_v4l2_out {
  compatible = "fsl,imx6sl-pxp-v4l2";
  status = "okay";
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_usb_otg1_vbus: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "usb_otg1_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 0 0>;
   enable-active-high;
   vin-supply = <&swbst_reg>;
  };

  reg_usb_otg2_vbus: regulator@1 {
   compatible = "regulator-fixed";
   reg = <1>;
   regulator-name = "usb_otg2_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 2 0>;
   enable-active-high;
   vin-supply = <&swbst_reg>;
  };

  reg_aud3v: regulator@2 {
   compatible = "regulator-fixed";
   reg = <2>;
   regulator-name = "wm8962-supply-3v15";
   regulator-min-microvolt = <3150000>;
   regulator-max-microvolt = <3150000>;
   regulator-boot-on;
  };

  reg_aud4v: regulator@3 {
   compatible = "regulator-fixed";
   reg = <3>;
   regulator-name = "wm8962-supply-4v2";
   regulator-min-microvolt = <4325000>;
   regulator-max-microvolt = <4325000>;
   regulator-boot-on;
  };

  reg_lcd: regulator@4 {
   compatible = "regulator-fixed";
   reg = <4>;
   regulator-name = "lcd-pwr";
   gpio = <&gpio4 8 0>;
   enable-active-high;
  };

  reg_sd1_vmmc: sd1_vmmc {
   compatible = "regulator-fixed";
   regulator-name = "SD1_SPWR";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   gpio = <&gpio3 30 0>;
   enable-active-high;
  };

  reg_sd2_vmmc: sd2_vmmc {
   compatible = "regulator-fixed";
   regulator-name = "eMMC_VCCQ";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-boot-on;
  };

  reg_sd3_vmmc: sd3_vmmc {
   compatible = "regulator-fixed";
   regulator-name = "SD3_WIFI";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   gpio = <&gpio4 4 0>;
   enable-active-high;
  };

 };

 sound {
  compatible = "fsl,imx6sl-evk-wm8962", "fsl,imx-audio-wm8962";
  model = "wm8962-audio";
  cpu-dai = <&ssi2>;
  audio-codec = <&codec>;
  audio-routing =
   "Headphone Jack", "HPOUTL",
   "Headphone Jack", "HPOUTR",
   "Ext Spk", "SPKOUTL",
   "Ext Spk", "SPKOUTR",
   "AMIC", "MICBIAS",
   "IN3R", "AMIC";
  mux-int-port = <2>;
  mux-ext-port = <3>;
  codec-master;
  hp-det-gpios = <&gpio4 24 1>;
 };
};

&audmux {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_audmux3>;
 status = "okay";
};

&clks {
 assigned-clocks = <&clks 44>;
 assigned-clock-rates = <393216000>;
};

&cpu0 {
 arm-supply = <&sw1a_reg>;
 soc-supply = <&sw1c_reg>;
};

&csi {
 status = "disabled";

 port {
  csi1_ep: endpoint {
   remote-endpoint = <&ov5640_ep>;
  };
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 pmic: pfuze100@08 {
  compatible = "fsl,pfuze100";
  reg = <0x08>;

  regulators {
   sw1a_reg: sw1ab {
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw1c_reg: sw1c {
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw2_reg: sw2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3a_reg: sw3a {
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1975000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3b_reg: sw3b {
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1975000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw4_reg: sw4 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
   };

   swbst_reg: swbst {
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5150000>;
   };

   snvs_reg: vsnvs {
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3000000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vref_reg: vrefddr {
    regulator-boot-on;
    regulator-always-on;
   };

   vgen1_reg: vgen1 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
    regulator-always-on;
   };

   vgen2_reg: vgen2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
   };

   vgen3_reg: vgen3 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };

   vgen4_reg: vgen4 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen5_reg: vgen5 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen6_reg: vgen6 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };
  };
 };

 max17135: max17135@48 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_max17135>;
  compatible = "maxim,max17135";
  reg = <0x48>;
  status = "okay";

  vneg_pwrup = <1>;
  gvee_pwrup = <2>;
  vpos_pwrup = <10>;
  gvdd_pwrup = <12>;
  gvdd_pwrdn = <1>;
  vpos_pwrdn = <2>;
  gvee_pwrdn = <8>;
  vneg_pwrdn = <10>;
  gpio_pmic_pwrgood = <&gpio2 13 0>;
  gpio_pmic_vcom_ctrl = <&gpio2 3 0>;
  gpio_pmic_wakeup = <&gpio2 14 0>;
  gpio_pmic_v3p3 = <&gpio2 7 0>;
  gpio_pmic_intr = <&gpio2 12 0>;

  regulators {
   DISPLAY_reg: DISPLAY {
    regulator-name = "DISPLAY";
   };

   GVDD_reg: GVDD {

    regulator-name = "GVDD";
   };

   GVEE_reg: GVEE {

    regulator-name = "GVEE";
   };

   HVINN_reg: HVINN {

    regulator-name = "HVINN";
   };

   HVINP_reg: HVINP {

    regulator-name = "HVINP";
   };

   VCOM_reg: VCOM {
    regulator-name = "VCOM";

    regulator-min-microvolt = <0xffbe0178>;

    regulator-max-microvolt = <0xfff85ee0>;
   };

   VNEG_reg: VNEG {

    regulator-name = "VNEG";
   };

   VPOS_reg: VPOS {

    regulator-name = "VPOS";
   };

   V3P3_reg: V3P3 {
    regulator-name = "V3P3";
   };
  };
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c3>;
 status = "okay";

 codec: wm8962@1a {
  compatible = "wlf,wm8962";
  reg = <0x1a>;
  clocks = <&clks 172>;
  DCVDD-supply = <&vgen3_reg>;
  DBVDD-supply = <&reg_aud3v>;
  AVDD-supply = <&vgen3_reg>;
  CPVDD-supply = <&vgen3_reg>;
  MICVDD-supply = <&reg_aud3v>;
  PLLVDD-supply = <&vgen3_reg>;
  SPKVDD1-supply = <&reg_aud4v>;
  SPKVDD2-supply = <&reg_aud4v>;
  amic-mono;
 };

 ov5640: ov5640@3c {
  compatible = "ovti,ov5640";
  reg = <0x3c>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_csi1>;
  clocks = <&clks 118>;
  clock-names = "csi_mclk";
  AVDD-supply = <&vgen6_reg>;
  DVDD-supply = <&vgen2_reg>;
  pwn-gpios = <&gpio1 25 1>;
  rst-gpios = <&gpio1 26 0>;
  csi_id = <0>;
  mclk = <24000000>;
  mclk_source = <0>;
  status = "disabled";
  port {
   ov5640_ep: endpoint {
    remote-endpoint = <&csi1_ep>;
   };
  };
 };
};

&gpc {
 fsl,ldo-bypass = <1>;
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog &pinctrl_hog_sd2_reset>;

 imx6sll-lpddr3-arm2 {
  pinctrl_hog: hoggrp {
   fsl,pins = <
    0x0060 0x0328 0x0000 0x5 0x0 0x17059
    0x0258 0x0520 0x0000 0x5 0x0 0x17059
    0x003C 0x0304 0x0000 0x5 0x0 0x17059
    0x0044 0x030C 0x0000 0x5 0x0 0x17059
    0x001C 0x02E4 0x0000 0x5 0x0 0x17059
    0x0054 0x031C 0x0000 0x5 0x0 0x17059
    0x004C 0x0314 0x0000 0x5 0x0 0x17059
    0x024C 0x0514 0x0000 0x5 0x0 0x17059
   >;
  };

  pinctrl_hog_sd2_reset: hoggrp-1 {
   fsl,pins = <
    0x01F4 0x04BC 0x0000 0x5 0x0 0x417059
   >;
  };

  pinctrl_audmux3: audmux3grp {
   fsl,pins = <
    0x0184 0x044C 0x0000 0x0 0x0 0x4130b0
    0x0188 0x0450 0x0000 0x0 0x0 0x4130b0
    0x018C 0x0454 0x0000 0x0 0x0 0x4110b0
    0x0180 0x0448 0x0000 0x0 0x0 0x4130b0
    0x0190 0x0458 0x0000 0x0 0x0 0x4130b0
   >;
  };

  pinctrl_csi1: csi1grp {
   fsl,pins = <
    0x00CC 0x0394 0x0000 0x3 0x0 0x1b088
    0x00C4 0x038C 0x05F4 0x3 0x2 0x1b088
    0x00D0 0x0398 0x05F8 0x3 0x2 0x1b088
    0x00C8 0x0390 0x05F0 0x3 0x2 0x1b088
    0x006C 0x0334 0x05D0 0x3 0x2 0x1b088
    0x0070 0x0338 0x05D4 0x3 0x2 0x1b088
    0x0074 0x033C 0x05D8 0x3 0x2 0x1b088
    0x0078 0x0340 0x05DC 0x3 0x2 0x1b088
    0x007C 0x0344 0x05E0 0x3 0x2 0x1b088
    0x0080 0x0348 0x05E4 0x3 0x2 0x1b088
    0x00A4 0x036C 0x05E8 0x3 0x2 0x1b088
    0x00A8 0x0370 0x05EC 0x3 0x2 0x1b088
    0x00B0 0x0378 0x0000 0x5 0x0 0x80000000
    0x00AC 0x0374 0x0000 0x5 0x0 0x80000000
   >;
  };

  pinctrl_led: ledgrp {
   fsl,pins = <
    0x00D8 0x03A0 0x0000 0x5 0x0 0x17059
   >;
  };

                pinctrl_epdc0: epdcgrp0 {
                        fsl,pins = <
    0x0064 0x032C 0x0000 0x0 0x0 0x100b1
    0x0068 0x0330 0x0000 0x0 0x0 0x100b1
    0x006C 0x0334 0x0000 0x0 0x0 0x100b1
    0x0070 0x0338 0x0000 0x0 0x0 0x100b1
    0x0074 0x033C 0x0000 0x0 0x0 0x100b1
    0x0078 0x0340 0x0000 0x0 0x0 0x100b1
    0x007C 0x0344 0x0000 0x0 0x0 0x100b1
    0x0080 0x0348 0x0000 0x0 0x0 0x100b1
    0x0084 0x034C 0x0000 0x0 0x0 0x100b1
    0x0088 0x0350 0x0000 0x0 0x0 0x100b1
    0x008C 0x0354 0x0000 0x0 0x0 0x100b1
    0x0090 0x0358 0x0000 0x0 0x0 0x100b1
    0x0094 0x035C 0x0000 0x0 0x0 0x100b1
    0x0098 0x0360 0x0000 0x0 0x0 0x100b1
    0x009C 0x0364 0x0000 0x0 0x0 0x100b1
    0x00A0 0x0368 0x0000 0x0 0x0 0x100b1
    0x00A4 0x036C 0x0000 0x0 0x0 0x100b1
    0x00A8 0x0370 0x0000 0x0 0x0 0x100b1
    0x00AC 0x0374 0x0000 0x0 0x0 0x100b1
    0x00B0 0x0378 0x0000 0x0 0x0 0x100b1
    0x00B4 0x037C 0x0000 0x0 0x0 0x100b1
    0x00C4 0x038C 0x0000 0x0 0x0 0x100b1
    0x00C8 0x0390 0x0000 0x0 0x0 0x100b1
    0x00CC 0x0394 0x0000 0x0 0x0 0x100b1
    0x00D0 0x0398 0x0000 0x0 0x0 0x100b1
                       >;
                };

  pinctrl_lcdif_dat: lcdifdatgrp {
   fsl,pins = <
    0x0118 0x03E0 0x06D8 0x0 0x1 0x79
    0x011C 0x03E4 0x06DC 0x0 0x1 0x79
    0x0120 0x03E8 0x06E0 0x0 0x1 0x79
    0x0124 0x03EC 0x06E4 0x0 0x1 0x79
    0x0128 0x03F0 0x06E8 0x0 0x1 0x79
    0x012C 0x03F4 0x06EC 0x0 0x1 0x79
    0x0130 0x03F8 0x06F0 0x0 0x1 0x79
    0x0134 0x03FC 0x06F4 0x0 0x0 0x79
    0x0138 0x0400 0x06F8 0x0 0x0 0x79
    0x013C 0x0404 0x06FC 0x0 0x0 0x79
    0x0140 0x0408 0x0700 0x0 0x1 0x79
    0x0144 0x040C 0x0704 0x0 0x0 0x79
    0x0148 0x0410 0x0708 0x0 0x0 0x79
    0x014C 0x0414 0x070C 0x0 0x0 0x79
    0x0150 0x0418 0x0710 0x0 0x0 0x79
    0x0154 0x041C 0x0714 0x0 0x0 0x79
    0x0158 0x0420 0x0718 0x0 0x0 0x79
    0x015C 0x0424 0x071C 0x0 0x0 0x79
    0x0160 0x0428 0x0720 0x0 0x0 0x79
    0x0164 0x042C 0x0724 0x0 0x0 0x79
    0x0168 0x0430 0x0728 0x0 0x0 0x79
    0x016C 0x0434 0x072C 0x0 0x0 0x79
    0x0170 0x0438 0x0730 0x0 0x0 0x79
    0x0174 0x043C 0x0734 0x0 0x0 0x79
   >;
  };

  pinctrl_lcdif_ctrl: lcdifctrlgrp {
   fsl,pins = <
    0x0104 0x03CC 0x0000 0x0 0x0 0x79
    0x0108 0x03D0 0x0000 0x0 0x0 0x79
    0x010C 0x03D4 0x06D4 0x0 0x0 0x79
    0x0110 0x03D8 0x0000 0x0 0x0 0x79
    0x0114 0x03DC 0x0000 0x0 0x0 0x79
    0x01AC 0x0474 0x0000 0x5 0x0 0x79
   >;
  };

  pinctrl_max17135: max17135grp-1 {
   fsl,pins = <
    0x00FC 0x03C4 0x0000 0x5 0x0 0x80000000
    0x00D4 0x039C 0x0000 0x5 0x0 0x80000000
    0x0100 0x03C8 0x0000 0x5 0x0 0x80000000
    0x00E4 0x03AC 0x0000 0x5 0x0 0x80000000
    0x00F8 0x03C0 0x0000 0x5 0x0 0x80000000
   >;
  };

  pinctrl_spdif: spdifgrp {
   fsl,pins = <
    0x01F4 0x04BC 0x0000 0x3 0x0 0x4130b0
   >;
  };

  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x0198 0x0460 0x0000 0x0 0x0 0x1b0b1
    0x0194 0x045C 0x0744 0x0 0x0 0x1b0b1
   >;
  };

  pinctrl_usdhc1: usdhc1grp {
   fsl,pins = <
    0x01D0 0x0498 0x0000 0x0 0x0 0x17059
    0x01CC 0x0494 0x0000 0x0 0x0 0x17059
    0x01D4 0x049C 0x0000 0x0 0x0 0x17059
    0x01D8 0x04A0 0x0000 0x0 0x0 0x17059
    0x01DC 0x04A4 0x0000 0x0 0x0 0x17059
    0x01E0 0x04A8 0x0000 0x0 0x0 0x17059
   >;
  };

  pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
   fsl,pins = <
    0x01D0 0x0498 0x0000 0x0 0x0 0x170b9
    0x01CC 0x0494 0x0000 0x0 0x0 0x170b9
    0x01D4 0x049C 0x0000 0x0 0x0 0x170b9
    0x01D8 0x04A0 0x0000 0x0 0x0 0x170b9
    0x01DC 0x04A4 0x0000 0x0 0x0 0x170b9
    0x01E0 0x04A8 0x0000 0x0 0x0 0x170b9
   >;
  };

  pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
   fsl,pins = <
    0x01D0 0x0498 0x0000 0x0 0x0 0x170f9
    0x01CC 0x0494 0x0000 0x0 0x0 0x170f9
    0x01D4 0x049C 0x0000 0x0 0x0 0x170f9
    0x01D8 0x04A0 0x0000 0x0 0x0 0x170f9
    0x01DC 0x04A4 0x0000 0x0 0x0 0x170f9
    0x01E0 0x04A8 0x0000 0x0 0x0 0x170f9
   >;
  };

  pinctrl_usdhc2: usdhc2grp {
   fsl,pins = <
    0x01FC 0x04C4 0x0000 0x0 0x0 0x17059
    0x01F8 0x04C0 0x0000 0x0 0x0 0x13059
    0x0200 0x04C8 0x0000 0x0 0x0 0x17059
    0x0204 0x04CC 0x0000 0x0 0x0 0x17059
    0x0208 0x04D0 0x0000 0x0 0x0 0x17059
    0x020C 0x04D4 0x0000 0x0 0x0 0x17059
    0x0210 0x04D8 0x0000 0x0 0x0 0x17059
    0x0214 0x04DC 0x0000 0x0 0x0 0x17059
    0x0218 0x04E0 0x0000 0x0 0x0 0x17059
    0x021C 0x04E4 0x0000 0x0 0x0 0x17059
    0x023C 0x0504 0x0000 0x0 0x0 0x413059
   >;
  };

  pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
   fsl,pins = <
    0x01FC 0x04C4 0x0000 0x0 0x0 0x170b9
    0x01F8 0x04C0 0x0000 0x0 0x0 0x130b9
    0x0200 0x04C8 0x0000 0x0 0x0 0x170b9
    0x0204 0x04CC 0x0000 0x0 0x0 0x170b9
    0x0208 0x04D0 0x0000 0x0 0x0 0x170b9
    0x020C 0x04D4 0x0000 0x0 0x0 0x170b9
    0x0210 0x04D8 0x0000 0x0 0x0 0x170b9
    0x0214 0x04DC 0x0000 0x0 0x0 0x170b9
    0x0218 0x04E0 0x0000 0x0 0x0 0x170b9
    0x021C 0x04E4 0x0000 0x0 0x0 0x170b9
    0x023C 0x0504 0x0000 0x0 0x0 0x4130b9
   >;
  };

  pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
   fsl,pins = <
    0x01FC 0x04C4 0x0000 0x0 0x0 0x170f9
    0x01F8 0x04C0 0x0000 0x0 0x0 0x130f9
    0x0200 0x04C8 0x0000 0x0 0x0 0x170f9
    0x0204 0x04CC 0x0000 0x0 0x0 0x170f9
    0x0208 0x04D0 0x0000 0x0 0x0 0x170f9
    0x020C 0x04D4 0x0000 0x0 0x0 0x170f9
    0x0210 0x04D8 0x0000 0x0 0x0 0x170f9
    0x0214 0x04DC 0x0000 0x0 0x0 0x170f9
    0x0218 0x04E0 0x0000 0x0 0x0 0x170f9
    0x021C 0x04E4 0x0000 0x0 0x0 0x170f9
    0x023C 0x0504 0x0000 0x0 0x0 0x4130f9
   >;
  };
  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x0224 0x04EC 0x0000 0x0 0x0 0x17059
    0x0220 0x04E8 0x0000 0x0 0x0 0x17059
    0x0228 0x04F0 0x0000 0x0 0x0 0x17059
    0x022C 0x04F4 0x0000 0x0 0x0 0x17059
    0x0230 0x04F8 0x0000 0x0 0x0 0x17059
    0x0234 0x04FC 0x0000 0x0 0x0 0x17059
   >;
  };

  pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {
   fsl,pins = <
    0x0224 0x04EC 0x0000 0x0 0x0 0x170b9
    0x0220 0x04E8 0x0000 0x0 0x0 0x170b9
    0x0228 0x04F0 0x0000 0x0 0x0 0x170b9
    0x022C 0x04F4 0x0000 0x0 0x0 0x170b9
    0x0230 0x04F8 0x0000 0x0 0x0 0x170b9
    0x0234 0x04FC 0x0000 0x0 0x0 0x170b9
   >;
  };

  pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {
   fsl,pins = <
    0x0224 0x04EC 0x0000 0x0 0x0 0x170f9
    0x0220 0x04E8 0x0000 0x0 0x0 0x170f9
    0x0228 0x04F0 0x0000 0x0 0x0 0x170f9
    0x022C 0x04F4 0x0000 0x0 0x0 0x170f9
    0x0230 0x04F8 0x0000 0x0 0x0 0x170f9
    0x0234 0x04FC 0x0000 0x0 0x0 0x170f9
   >;
  };

  pinctrl_usbotg1: usbotg1grp {
   fsl,pins = <
    0x00F4 0x03BC 0x055C 0x4 0x4 0x17059
   >;
  };

  pinctrl_i2c1: i2c1grp {
   fsl,pins = <
    0x019C 0x0464 0x067C 0x0 0x0 0x4001b8b1
    0x01A0 0x0468 0x0680 0x0 0x0 0x4001b8b1
   >;
  };

  pinctrl_i2c3: i2c3grp {
   fsl,pins = <
    0x00BC 0x0384 0x068C 0x1 0x2 0x4041b8b1
    0x00C0 0x0388 0x0690 0x1 0x2 0x4041b8b1
   >;
  };

  pinctrl_pwm1: pmw1grp {
   fsl,pins = <
    0x0020 0x02E8 0x0000 0x0 0x0 0x110b0
   >;
  };

  pinctrl_ecspi1: ecspi1grp {
   fsl,pins = <
    0x01B4 0x047C 0x0604 0x0 0x1 0x100b1
    0x01B0 0x0478 0x0608 0x0 0x1 0x100b1
    0x01AC 0x0474 0x05FC 0x0 0x1 0x100b1
    0x01B8 0x0480 0x0000 0x5 0x0 0x100b1
   >;
  };
 };
};

&lcdif {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lcdif_dat
       &pinctrl_lcdif_ctrl>;
 lcd-supply = <&reg_lcd>;
 display = <&display>;
 status = "okay";

 display: display {
  bits-per-pixel = <16>;
  bus-width = <24>;

  display-timings {
   native-mode = <&timing0>;
   timing0: timing0 {
    clock-frequency = <33500000>;
    hactive = <800>;
    vactive = <480>;
    hback-porch = <89>;
    hfront-porch = <164>;
    vback-porch = <23>;
    vfront-porch = <10>;
    hsync-len = <10>;
    vsync-len = <10>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <0>;
   };
  };
 };
};

&pxp {
 status = "okay";
};

&pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm1>;
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 cd-gpios = <&gpio4 7 1>;
 wp-gpios = <&gpio4 22 0>;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 vmmc-supply = <&reg_sd1_vmmc>;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
 vqmmc-supply = <&reg_sd2_vmmc>;
 bus-width = <8>;
 no-removable;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 cd-gpios = <&gpio3 22 1>;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 vmmc-supply = <&reg_sd3_vmmc>;
 status = "okay";
};

&usbotg1 {
 vbus-supply = <&reg_usb_otg1_vbus>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg1>;
 disable-over-current;
 srp-disable;
 hnp-disable;
 adp-disable;
 status = "okay";
};

&usbotg2 {
 vbus-supply = <&reg_usb_otg2_vbus>;
 dr_mode = "host";
 disable-over-current;
 status = "okay";
};

&ecspi1 {
 fsl,spi-num-chipselects = <1>;
 cs-gpios = <&gpio4 11 0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi1>;
 status = "disabled";

 #address-cells = <1>;
 #size-cells = <0>;

 flash: m25p80@0 {
  compatible = "st,m25p32";
  spi-max-frequency = <20000000>;
  reg = <0>;
 };
};

&epdc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_epdc0>;
 V3P3-supply = <&V3P3_reg>;
 VCOM-supply = <&VCOM_reg>;
 DISPLAY-supply = <&DISPLAY_reg>;
 status = "okay";
};

&ssi2 {
 status = "okay";
};
