# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../finalProject.srcs/sources_1/imports/final/PE.v" \
"../../../../finalProject.srcs/sources_1/imports/final/Processing_unit.v" \
"../../../../finalProject.srcs/sources_1/imports/final/conv_control.v" \
"../../../../finalProject.srcs/sources_1/imports/final/conv_datapath.v" \
"../../../../finalProject.srcs/sources_1/imports/final/input_RAM.v" \
"../../../../finalProject.srcs/sources_1/imports/final/middle_input_buffer.v" \
"../../../../finalProject.srcs/sources_1/imports/final/second_weight_RAM.v" \
"../../../../finalProject.srcs/sources_1/imports/final/third_weight_RAM.v" \
"../../../../finalProject.srcs/sources_1/imports/final/top_level.v" \
"../../../../finalProject.srcs/sources_1/imports/final/weight_RAM.v" \
"../../../../finalProject.srcs/sim_1/imports/final/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
