$date
	Sun May 02 15:53:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbenchTP2 $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # clk $end
$var reg 1 $ controle $end
$var reg 1 % in1 $end
$var reg 1 & in2 $end
$var reg 1 ' start $end
$scope module teste $end
$var wire 1 # clk $end
$var wire 1 $ controle $end
$var wire 1 % in1 $end
$var wire 1 & in2 $end
$var wire 1 ' start $end
$var reg 4 ( estado [4:1] $end
$var reg 1 " out1 $end
$var reg 1 ! out2 $end
$var reg 4 ) proximo_estado [4:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
1'
x&
x%
0$
1#
0"
0!
$end
#1
0#
#2
b1 (
b10 )
1#
0'
1$
1&
0%
#3
0#
#4
b100 )
b10 (
1#
0$
0&
1%
#5
0#
#6
b110 )
b100 (
1#
1$
#7
0#
#8
1"
b0 )
b110 (
1#
0$
0%
#9
0#
#10
0"
b0 (
1#
1$
