 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:09 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s1 (in)                                         0.00       0.80 r
  arready_s1 (net)                              5         0.00       0.80 r
  U_DW_axi_sp_s1/arready_i (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/arready_i (net)                          0.00       0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/ready_i (net)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C158/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/tx_acc_s (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C159/Z (GTECH_AND2)     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (net)     1     0.00     0.80 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/bus_ready_o[0] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.80 r
  U_DW_axi_sp_s1/bus_arready_o[0] (net)                   0.00       0.80 r
  U_DW_axi_sp_s1/bus_arready_o[0] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  bus_arready_m1[1] (net)                                 0.00       0.80 r
  U_DW_axi_mp_m1/bus_arready_i[1] (DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/bus_arready_i[1] (net)                   0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[1] (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/bus_ready_i[1] (net)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C323/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/N6 (net)     1     0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/C322/Z (GTECH_OR2)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (net)     4     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl/ready_o (DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/arready_irs (net)                        0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0)     0.00     0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/ready_i (net)            0.00       0.80 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s1[0]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r (net)     2     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/N4 (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_18 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[18] (net)     1     0.00     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[18] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s1/arpayload_o[18] (net)                    0.00       0.00 r
  U_DW_axi_sp_s1/arpayload_o[18] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  araddr_s1[0] (net)                                      0.00       0.00 r
  araddr_s1[0] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


  Startpoint: U_DW_axi_dfltslv/arlen_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/arlen_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: aclk
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/arlen_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_0_/Q (**SEQGEN**)          0.00       0.00 f
  U_DW_axi_dfltslv/arlen_r[0] (net)             3         0.00       0.00 f
  U_DW_axi_dfltslv/sub_240/A_0 (*SUB_UNS_OP_4_1_4)        0.00       0.00 f
  U_DW_axi_dfltslv/sub_240/net12871 (net)                 0.00       0.00 f
  U_DW_axi_dfltslv/sub_240/*cell*2455/A[0] (DW01_dec_width4)     0.00     0.00 f
  U_DW_axi_dfltslv/sub_240/*cell*2455/A[0] (net)          0.00       0.00 f
  ...
  U_DW_axi_dfltslv/sub_240/*cell*2455/SUM[0] (DW01_dec_width4)     0.00     0.00 r
  U_DW_axi_dfltslv/sub_240/net12875 (net)                 0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/Z_0 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/N13 (net)                              0.00       0.00 r
  U_DW_axi_dfltslv/C177/Z_0 (*SELECT_OP_2.4_2.1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/N17 (net)                    1         0.00       0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_0_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_dfltslv/arlen_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path only
        -delay max
        -group QtoD
        -max_paths 25
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid2_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1285/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_1/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1261/Z_1 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid2_r_reg_1_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid2_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1285/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_1/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1261/Z_0 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid2_r_reg_0_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_7_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_7 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_7_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_6_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_6 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_6_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_5 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_4_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_4 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_4_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_3_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_3 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_3_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_2 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_1 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1283/Z (GTECH_AND2)     0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/B_0/Z (GTECH_BUF)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/C1259/Z_0 (*SELECT_OP_2.8_2.1_8)     0.00     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_bus_valid1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/rid_r_reg_3_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_53 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[53] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[53] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/arid_i[3] (DW_axi_dfltslv_4)           0.00       0.00 r
  U_DW_axi_dfltslv/rid_r_reg_3_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/rid_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_52 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[52] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[52] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/arid_i[2] (DW_axi_dfltslv_4)           0.00       0.00 r
  U_DW_axi_dfltslv/rid_r_reg_2_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/rid_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_51 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[51] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[51] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/arid_i[1] (DW_axi_dfltslv_4)           0.00       0.00 r
  U_DW_axi_dfltslv/rid_r_reg_1_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/rid_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/B_4/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/C139/Z_50 (*SELECT_OP_2.54_2.1_54)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/payload_o[50] (DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/arpayload_o[50] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/arid_i[0] (DW_axi_dfltslv_4)           0.00       0.00 r
  U_DW_axi_dfltslv/rid_r_reg_0_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_dfltslv/arlen_r_reg_3_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/arlen_r_reg_3_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/arlen_r_reg_3_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_3_/Q (**SEQGEN**)          0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/A_3 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/*cell*2455/A[3] (DW01_dec_width4)     0.00     0.00 r
  ...
  U_DW_axi_dfltslv/sub_240/*cell*2455/SUM[3] (DW01_dec_width4)     0.00     0.00 r
  U_DW_axi_dfltslv/sub_240/Z_3 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/C177/Z_3 (*SELECT_OP_2.4_2.1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_3_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_dfltslv/arlen_r_reg_2_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/arlen_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/arlen_r_reg_2_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_2_/Q (**SEQGEN**)          0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/A_2 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/*cell*2455/A[2] (DW01_dec_width4)     0.00     0.00 r
  ...
  U_DW_axi_dfltslv/sub_240/*cell*2455/SUM[2] (DW01_dec_width4)     0.00     0.00 r
  U_DW_axi_dfltslv/sub_240/Z_2 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/C177/Z_2 (*SELECT_OP_2.4_2.1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_2_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_dfltslv/arlen_r_reg_1_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/arlen_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/arlen_r_reg_1_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_1_/Q (**SEQGEN**)          0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/A_1 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/sub_240/*cell*2455/A[1] (DW01_dec_width4)     0.00     0.00 r
  ...
  U_DW_axi_dfltslv/sub_240/*cell*2455/SUM[1] (DW01_dec_width4)     0.00     0.00 r
  U_DW_axi_dfltslv/sub_240/Z_1 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/C177/Z_1 (*SELECT_OP_2.4_2.1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_1_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/wid_r_reg_3_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_148 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[148] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[148] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/wid_i[3] (DW_axi_dfltslv_4)            0.00       0.00 r
  U_DW_axi_dfltslv/wid_r_reg_3_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/wid_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_147 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[147] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[147] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/wid_i[2] (DW_axi_dfltslv_4)            0.00       0.00 r
  U_DW_axi_dfltslv/wid_r_reg_2_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/wid_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_146 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[146] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[146] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/wid_i[1] (DW_axi_dfltslv_4)            0.00       0.00 r
  U_DW_axi_dfltslv/wid_r_reg_1_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/wid_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/B_0/Z (GTECH_BUF)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/C4144/Z_145 (*SELECT_OP_2.149_2.1_149)     0.00     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/payload_o[145] (DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0)     0.00     0.00 r
  U_DW_axi_sp_s0/wpayload_o[145] (DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)     0.00     0.00 r
  U_DW_axi_dfltslv/wid_i[0] (DW_axi_dfltslv_4)            0.00       0.00 r
  U_DW_axi_dfltslv/wid_r_reg_0_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/rvalid_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 f
  U_DW_axi_dfltslv/I_2/Z (GTECH_NOT)                      0.00       0.00 r
  U_DW_axi_dfltslv/B_0/Z (GTECH_BUF)                      0.00       0.00 r
  U_DW_axi_dfltslv/C176/Z_0 (*SELECT_OP_2.1_2.1_1)        0.00       0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_dfltslv/arlen_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/arlen_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/arlen_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_0_/Q (**SEQGEN**)          0.00       0.00 f
  U_DW_axi_dfltslv/sub_240/A_0 (*SUB_UNS_OP_4_1_4)        0.00       0.00 f
  U_DW_axi_dfltslv/sub_240/*cell*2455/A[0] (DW01_dec_width4)     0.00     0.00 f
  ...
  U_DW_axi_dfltslv/sub_240/*cell*2455/SUM[0] (DW01_dec_width4)     0.00     0.00 r
  U_DW_axi_dfltslv/sub_240/Z_0 (*SUB_UNS_OP_4_1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/C177/Z_0 (*SELECT_OP_2.4_2.1_4)        0.00       0.00 r
  U_DW_axi_dfltslv/arlen_r_reg_0_/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/I_4/Z (GTECH_NOT)        0.00       0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/next_state (**SEQGEN**)     0.00     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

  Startpoint: U_DW_axi_dfltslv/wlast_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: U_DW_axi_dfltslv/wlast_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: QtoD
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U_DW_axi_dfltslv/wlast_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wlast_r_reg/Q (**SEQGEN**)             0.00       0.00 f
  U_DW_axi_dfltslv/C209/Z (GTECH_AND2)                    0.00       0.00 f
  U_DW_axi_dfltslv/I_7/Z (GTECH_NOT)                      0.00       0.00 r
  U_DW_axi_dfltslv/wlast_r_reg/next_state (**SEQGEN**)     0.00      0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

1
