# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_Weight_Memory/ip/DP_Weight_Memory_axi_bram_ctrl_0_1/sim/DP_Weight_Memory_axi_bram_ctrl_0_1.vhd" \

# Do not sort compile order
nosort
