Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May  3 23:07:45 2020
| Host         : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             163 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1142 |          302 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                          Enable Signal                         |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+--------------------------------+----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/my_uart_rx/counter[3]_i_1__0_n_0             | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              4 |
|  sys_clock_IBUF_BUFG           |                                                                | top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                   |                2 |              4 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/my_uart_tx/counter[3]_i_1_n_0                | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              4 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/master_controller_v2_0/inst/FSM_onehot_state[5]_i_1_n_0  | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                3 |              6 |
|  sys_clock_IBUF_BUFG           | top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                       | top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear             |                1 |              6 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/my_uart_tx/FSM_onehot_state[6]_i_1_n_0       | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              7 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/my_uart_tx/latch[6]_i_1_n_0                  | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              7 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[5]_12                         | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 |                                                                | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                5 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[6]_13                         | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/my_uart_rx/data_in_0                         | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/my_uart_rx/uart_fifo_data[7]_i_1_n_0         | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/master_controller_v2_0/inst/FSM_onehot_state_reg_n_0_[2] | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/master_controller_v2_0/inst/sopu_uart_data[7]_i_1_n_0    | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/looped4_out                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                4 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[3]_3                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[0]_1                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[4]_4                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[6]_6                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[5]_5                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[1]_0                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/memory[2]_2                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[0]_8                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[1]_7                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[2]_9                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                3 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[3]_10                         | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/memory[4]_11                         | top_i/uart_0/inst/tx_fifo/SR[0]                             |                1 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/looped4_out                          | top_i/uart_0/inst/tx_fifo/SR[0]                             |                2 |              8 |
|  top_i/clk_wiz_0/inst/clk_out1 |                                                                | top_i/bram_controller_v2_0/inst/bram_conv_data_0[7]_i_1_n_0 |                3 |              9 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/tx_fifo/tail                                 | top_i/uart_0/inst/tx_fifo/SR[0]                             |                5 |             11 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/uart_0/inst/rx_fifo/tail_0                               | top_i/uart_0/inst/tx_fifo/SR[0]                             |                5 |             11 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/master_controller_v2_0/inst/fp_sop_data_0                | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                4 |             16 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/master_controller_v2_0/inst/rx_counter                   | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                5 |             19 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/master_controller_v2_0/inst/tx_counter                   | top_i/master_controller_v2_0/inst/fake_sopu_rts_i_1_n_0     |                5 |             19 |
|  top_i/clk_wiz_0/inst/clk_out1 |                                                                | top_i/uart_0/inst/tx_fifo/SR[0]                             |               11 |             24 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/bram_controller_v2_0/inst/bram_write_data[7]_i_1_n_0     | top_i/bram_controller_v2_0/inst/bram_conv_data_0[7]_i_1_n_0 |                5 |             24 |
|  sys_clock_IBUF_BUFG           |                                                                |                                                             |                7 |             25 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/img_window_v2_0/inst/img_array[41]_1                     | top_i/img_window_v2_0/inst/p_0_in                           |               18 |             48 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/bram_controller_v2_0/inst/FSM_onehot_state_reg_n_0_[3]   | top_i/bram_controller_v2_0/inst/bram_conv_data_0[7]_i_1_n_0 |               21 |             58 |
|  top_i/clk_wiz_0/inst/clk_out1 |                                                                |                                                             |               38 |            139 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/img_window_v2_0/inst/img_array[48]_0                     | top_i/img_window_v2_0/inst/p_0_in                           |               82 |            344 |
|  top_i/clk_wiz_0/inst/clk_out1 | top_i/kernel_bank_v2_0/inst/kernel_array[48]_0                 | top_i/kernel_bank_v2_0/inst/clear                           |              109 |            398 |
+--------------------------------+----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


