#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: tmp[16].Q[0] (.latch clocked by clk)
Endpoint  : exitcond.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[16].clk[0] (.latch)                                          0.042     0.042
tmp[16].Q[0] (.latch) [clock-to-output]                          0.124     0.166
$abc$1849$new_n623_.in[4] (.names)                               0.349     0.515
$abc$1849$new_n623_.out[0] (.names)                              0.261     0.776
$abc$1849$new_n621_.in[1] (.names)                               0.339     1.115
$abc$1849$new_n621_.out[0] (.names)                              0.261     1.376
$0\exitcond[0:0].in[2] (.names)                                  0.264     1.640
$0\exitcond[0:0].out[0] (.names)                                 0.261     1.901
exitcond.D[0] (.latch)                                           0.000     1.901
data arrival time                                                          1.901

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
exitcond.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.925


#Path 2
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[2].clk[0] (.latch)                                        0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                  0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                 0.235     0.893
$0\s_07[31:0][14].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][14].out[0] (.names)                                   0.235     1.537
memory_controller_address[14].D[0] (.latch)                         0.000     1.537
data arrival time                                                             1.537

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.537
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.561


#Path 3
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[2].clk[0] (.latch)                                        0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                  0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                 0.235     0.893
$0\s_07[31:0][13].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][13].out[0] (.names)                                   0.235     1.537
memory_controller_address[13].D[0] (.latch)                         0.000     1.537
data arrival time                                                             1.537

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[13].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.537
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.561


#Path 4
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[2].clk[0] (.latch)                                        0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                  0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                 0.235     0.893
$0\s_07[31:0][12].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][12].out[0] (.names)                                   0.235     1.537
memory_controller_address[12].D[0] (.latch)                         0.000     1.537
data arrival time                                                             1.537

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.537
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.561


#Path 5
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[2].clk[0] (.latch)                                        0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                  0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                 0.235     0.893
$0\s_07[31:0][11].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][11].out[0] (.names)                                   0.235     1.537
memory_controller_address[11].D[0] (.latch)                         0.000     1.537
data arrival time                                                             1.537

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[11].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.537
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.561


#Path 6
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[2].clk[0] (.latch)                                        0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                  0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                 0.235     0.893
$0\s_07[31:0][10].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][10].out[0] (.names)                                   0.235     1.537
memory_controller_address[10].D[0] (.latch)                         0.000     1.537
data arrival time                                                             1.537

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.537
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.561


#Path 7
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][9].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][9].out[0] (.names)                                   0.235     1.537
memory_controller_address[9].D[0] (.latch)                         0.000     1.537
data arrival time                                                            1.537

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.537
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.561


#Path 8
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][7].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][7].out[0] (.names)                                   0.235     1.537
memory_controller_address[7].D[0] (.latch)                         0.000     1.537
data arrival time                                                            1.537

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.537
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.561


#Path 9
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][5].in[0] (.names)                                    0.409     1.302
$0\s_07[31:0][5].out[0] (.names)                                   0.235     1.537
memory_controller_address[5].D[0] (.latch)                         0.000     1.537
data arrival time                                                            1.537

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.537
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.561


#Path 10
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][4].in[1] (.names)                                0.471     1.232
$0\indvar[31:0][4].out[0] (.names)                               0.235     1.467
indvar[4].D[0] (.latch)                                          0.000     1.467
data arrival time                                                          1.467

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[4].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.467
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.491


#Path 11
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][3].in[1] (.names)                                0.471     1.232
$0\indvar[31:0][3].out[0] (.names)                               0.235     1.467
indvar[3].D[0] (.latch)                                          0.000     1.467
data arrival time                                                          1.467

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[3].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.467
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.491


#Path 12
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][6].in[0] (.names)                                    0.337     1.230
$0\s_07[31:0][6].out[0] (.names)                                   0.235     1.465
memory_controller_address[6].D[0] (.latch)                         0.000     1.465
data arrival time                                                            1.465

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[6].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.465
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.489


#Path 13
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][4].in[0] (.names)                                    0.337     1.230
$0\s_07[31:0][4].out[0] (.names)                                   0.235     1.465
memory_controller_address[4].D[0] (.latch)                         0.000     1.465
data arrival time                                                            1.465

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[4].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.465
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.489


#Path 14
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][3].in[0] (.names)                                    0.337     1.230
$0\s_07[31:0][3].out[0] (.names)                                   0.235     1.465
memory_controller_address[3].D[0] (.latch)                         0.000     1.465
data arrival time                                                            1.465

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.465
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.489


#Path 15
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][1].in[0] (.names)                                    0.337     1.230
$0\s_07[31:0][1].out[0] (.names)                                   0.235     1.465
memory_controller_address[1].D[0] (.latch)                         0.000     1.465
data arrival time                                                            1.465

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[1].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.465
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.489


#Path 16
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][0].in[0] (.names)                                    0.337     1.230
$0\s_07[31:0][0].out[0] (.names)                                   0.235     1.465
memory_controller_address[0].D[0] (.latch)                         0.000     1.465
data arrival time                                                            1.465

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[0].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.465
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.489


#Path 17
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][2].in[0] (.names)                                    0.337     1.230
$0\s_07[31:0][2].out[0] (.names)                                   0.235     1.465
memory_controller_address[2].D[0] (.latch)                         0.000     1.465
data arrival time                                                            1.465

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[2].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.465
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.489


#Path 18
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[2].clk[0] (.latch)                                        0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                  0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                 0.235     0.893
$0\s_07[31:0][15].in[0] (.names)                                    0.336     1.229
$0\s_07[31:0][15].out[0] (.names)                                   0.235     1.464
memory_controller_address[15].D[0] (.latch)                         0.000     1.464
data arrival time                                                             1.464

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.464
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.487


#Path 19
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[2].clk[0] (.latch)                                       0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[0] (.names)                                 0.492     0.658
$abc$1849$new_n658_.out[0] (.names)                                0.235     0.893
$0\s_07[31:0][8].in[0] (.names)                                    0.336     1.229
$0\s_07[31:0][8].out[0] (.names)                                   0.235     1.464
memory_controller_address[8].D[0] (.latch)                         0.000     1.464
data arrival time                                                            1.464

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[8].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.464
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.487


#Path 20
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][8].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][8].out[0] (.names)                           0.235     1.404
return_val[8].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[8].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 21
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][6].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][6].out[0] (.names)                           0.235     1.404
return_val[6].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[6].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 22
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][5].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][5].out[0] (.names)                           0.235     1.404
return_val[5].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[5].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 23
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][4].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][4].out[0] (.names)                           0.235     1.404
return_val[4].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[4].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 24
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][3].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][3].out[0] (.names)                           0.235     1.404
return_val[3].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[3].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 25
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][2].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][2].out[0] (.names)                           0.235     1.404
return_val[2].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[2].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 26
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][1].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][1].out[0] (.names)                           0.235     1.404
return_val[1].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[1].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 27
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][0].in[0] (.names)                            0.408     1.169
$0\return_val[31:0][0].out[0] (.names)                           0.235     1.404
return_val[0].D[0] (.latch)                                      0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[0].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.428


#Path 28
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][28].in[0] (.names)                                  0.404     1.165
$0\tmp[31:0][28].out[0] (.names)                                 0.235     1.400
tmp[28].D[0] (.latch)                                            0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[28].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 29
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][28].in[1] (.names)                               0.404     1.165
$0\indvar[31:0][28].out[0] (.names)                              0.235     1.400
indvar[28].D[0] (.latch)                                         0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[28].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 30
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][29].in[0] (.names)                                  0.404     1.165
$0\tmp[31:0][29].out[0] (.names)                                 0.235     1.400
tmp[29].D[0] (.latch)                                            0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[29].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 31
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][29].in[1] (.names)                               0.404     1.165
$0\indvar[31:0][29].out[0] (.names)                              0.235     1.400
indvar[29].D[0] (.latch)                                         0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[29].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 32
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][23].in[1] (.names)                               0.404     1.165
$0\indvar[31:0][23].out[0] (.names)                              0.235     1.400
indvar[23].D[0] (.latch)                                         0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[23].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 33
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][22].in[1] (.names)                               0.404     1.165
$0\indvar[31:0][22].out[0] (.names)                              0.235     1.400
indvar[22].D[0] (.latch)                                         0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[22].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 34
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][19].in[1] (.names)                               0.404     1.165
$0\indvar[31:0][19].out[0] (.names)                              0.235     1.400
indvar[19].D[0] (.latch)                                         0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[19].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 35
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][23].in[0] (.names)                                  0.404     1.165
$0\tmp[31:0][23].out[0] (.names)                                 0.235     1.400
tmp[23].D[0] (.latch)                                            0.000     1.400
data arrival time                                                          1.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[23].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.424


#Path 36
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][22].in[0] (.names)                                  0.402     1.164
$0\tmp[31:0][22].out[0] (.names)                                 0.235     1.399
tmp[22].D[0] (.latch)                                            0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[22].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.422


#Path 37
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][18].in[0] (.names)                                  0.402     1.164
$0\tmp[31:0][18].out[0] (.names)                                 0.235     1.399
tmp[18].D[0] (.latch)                                            0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[18].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.422


#Path 38
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][15].in[0] (.names)                                  0.402     1.164
$0\tmp[31:0][15].out[0] (.names)                                 0.235     1.399
tmp[15].D[0] (.latch)                                            0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[15].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.422


#Path 39
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][8].in[1] (.names)                                0.402     1.164
$0\indvar[31:0][8].out[0] (.names)                               0.235     1.399
indvar[8].D[0] (.latch)                                          0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[8].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.422


#Path 40
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][15].in[1] (.names)                               0.402     1.164
$0\indvar[31:0][15].out[0] (.names)                              0.235     1.399
indvar[15].D[0] (.latch)                                         0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[15].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.422


#Path 41
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][18].in[1] (.names)                               0.402     1.164
$0\indvar[31:0][18].out[0] (.names)                              0.235     1.399
indvar[18].D[0] (.latch)                                         0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[18].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.422


#Path 42
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][30].in[0] (.names)                                  0.399     1.161
$0\tmp[31:0][30].out[0] (.names)                                 0.235     1.396
tmp[30].D[0] (.latch)                                            0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[30].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 43
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][17].in[0] (.names)                                  0.399     1.161
$0\tmp[31:0][17].out[0] (.names)                                 0.235     1.396
tmp[17].D[0] (.latch)                                            0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[17].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 44
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][16].in[1] (.names)                               0.399     1.161
$0\indvar[31:0][16].out[0] (.names)                              0.235     1.396
indvar[16].D[0] (.latch)                                         0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[16].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 45
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][19].in[0] (.names)                                  0.399     1.161
$0\tmp[31:0][19].out[0] (.names)                                 0.235     1.396
tmp[19].D[0] (.latch)                                            0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[19].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 46
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][17].in[1] (.names)                               0.399     1.161
$0\indvar[31:0][17].out[0] (.names)                              0.235     1.396
indvar[17].D[0] (.latch)                                         0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[17].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 47
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][27].in[0] (.names)                                  0.399     1.161
$0\tmp[31:0][27].out[0] (.names)                                 0.235     1.396
tmp[27].D[0] (.latch)                                            0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[27].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 48
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][27].in[1] (.names)                               0.399     1.161
$0\indvar[31:0][27].out[0] (.names)                              0.235     1.396
indvar[27].D[0] (.latch)                                         0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[27].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 49
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][30].in[1] (.names)                               0.399     1.161
$0\indvar[31:0][30].out[0] (.names)                              0.235     1.396
indvar[30].D[0] (.latch)                                         0.000     1.396
data arrival time                                                          1.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[30].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.419


#Path 50
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][6].in[0] (.names)                               0.399     1.150
$0\scevgep[31:0][6].out[0] (.names)                              0.235     1.385
scevgep[6].D[0] (.latch)                                         0.000     1.385
data arrival time                                                          1.385

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[6].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.409


#Path 51
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][4].in[0] (.names)                               0.399     1.150
$0\scevgep[31:0][4].out[0] (.names)                              0.235     1.385
scevgep[4].D[0] (.latch)                                         0.000     1.385
data arrival time                                                          1.385

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[4].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.409


#Path 52
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][3].in[0] (.names)                               0.399     1.150
$0\scevgep[31:0][3].out[0] (.names)                              0.235     1.385
scevgep[3].D[0] (.latch)                                         0.000     1.385
data arrival time                                                          1.385

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[3].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.409


#Path 53
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][2].in[0] (.names)                               0.399     1.150
$0\scevgep[31:0][2].out[0] (.names)                              0.235     1.385
scevgep[2].D[0] (.latch)                                         0.000     1.385
data arrival time                                                          1.385

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[2].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.409


#Path 54
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][1].in[0] (.names)                               0.398     1.149
$0\scevgep[31:0][1].out[0] (.names)                              0.235     1.384
scevgep[1].D[0] (.latch)                                         0.000     1.384
data arrival time                                                          1.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[1].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.408


#Path 55
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][0].in[0] (.names)                               0.398     1.149
$0\scevgep[31:0][0].out[0] (.names)                              0.235     1.384
scevgep[0].D[0] (.latch)                                         0.000     1.384
data arrival time                                                          1.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[0].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.408


#Path 56
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][19].in[0] (.names)                              0.398     1.149
$0\scevgep[31:0][19].out[0] (.names)                             0.235     1.384
scevgep[19].D[0] (.latch)                                        0.000     1.384
data arrival time                                                          1.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[19].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.408


#Path 57
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][9].in[0] (.names)                               0.398     1.149
$0\scevgep[31:0][9].out[0] (.names)                              0.235     1.384
scevgep[9].D[0] (.latch)                                         0.000     1.384
data arrival time                                                          1.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[9].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.408


#Path 58
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[4] (.names)                               0.350     0.516
$abc$1849$new_n609_.out[0] (.names)                              0.235     0.751
$0\scevgep[31:0][5].in[0] (.names)                               0.398     1.149
$0\scevgep[31:0][5].out[0] (.names)                              0.235     1.384
scevgep[5].D[0] (.latch)                                         0.000     1.384
data arrival time                                                          1.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[5].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.408


#Path 59
Startpoint: n[8].inpad[0] (.input clocked by clk)
Endpoint  : var2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n[8].inpad[0] (.input)                                           0.000     0.000
$abc$1849$new_n724_.in[3] (.names)                               0.431     0.431
$abc$1849$new_n724_.out[0] (.names)                              0.235     0.666
$abc$1849$new_n723_.in[0] (.names)                               0.100     0.766
$abc$1849$new_n723_.out[0] (.names)                              0.235     1.001
$0\var2[0:0].in[4] (.names)                                      0.100     1.101
$0\var2[0:0].out[0] (.names)                                     0.261     1.362
var2.D[0] (.latch)                                               0.000     1.362
data arrival time                                                          1.362

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
var2.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.386


#Path 60
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][14].in[0] (.names)                               0.341     1.118
$0\indvar[31:0][14].out[0] (.names)                              0.235     1.353
indvar[14].D[0] (.latch)                                         0.000     1.353
data arrival time                                                          1.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[14].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.377


#Path 61
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][20].in[0] (.names)                               0.341     1.118
$0\indvar[31:0][20].out[0] (.names)                              0.235     1.353
indvar[20].D[0] (.latch)                                         0.000     1.353
data arrival time                                                          1.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[20].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.377


#Path 62
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][21].in[0] (.names)                               0.341     1.118
$0\indvar[31:0][21].out[0] (.names)                              0.235     1.353
indvar[21].D[0] (.latch)                                         0.000     1.353
data arrival time                                                          1.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[21].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.377


#Path 63
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][6].in[0] (.names)                                0.341     1.118
$0\indvar[31:0][6].out[0] (.names)                               0.235     1.353
indvar[6].D[0] (.latch)                                          0.000     1.353
data arrival time                                                          1.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[6].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.377


#Path 64
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][7].in[0] (.names)                                0.341     1.118
$0\indvar[31:0][7].out[0] (.names)                               0.235     1.353
indvar[7].D[0] (.latch)                                          0.000     1.353
data arrival time                                                          1.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[7].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.377


#Path 65
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][13].in[0] (.names)                               0.337     1.114
$0\indvar[31:0][13].out[0] (.names)                              0.235     1.349
indvar[13].D[0] (.latch)                                         0.000     1.349
data arrival time                                                          1.349

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[13].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.349
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 66
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][25].in[0] (.names)                               0.336     1.113
$0\indvar[31:0][25].out[0] (.names)                              0.235     1.348
indvar[25].D[0] (.latch)                                         0.000     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[25].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 67
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][24].in[0] (.names)                               0.336     1.113
$0\indvar[31:0][24].out[0] (.names)                              0.235     1.348
indvar[24].D[0] (.latch)                                         0.000     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[24].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 68
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][11].in[0] (.names)                               0.336     1.113
$0\indvar[31:0][11].out[0] (.names)                              0.235     1.348
indvar[11].D[0] (.latch)                                         0.000     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[11].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 69
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][9].in[0] (.names)                                0.336     1.113
$0\indvar[31:0][9].out[0] (.names)                               0.235     1.348
indvar[9].D[0] (.latch)                                          0.000     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[9].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 70
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][5].in[0] (.names)                                0.336     1.113
$0\indvar[31:0][5].out[0] (.names)                               0.235     1.348
indvar[5].D[0] (.latch)                                          0.000     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[5].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 71
Startpoint: cur_state[2].Q[0] (.latch clocked by clk)
Endpoint  : indvar[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
cur_state[2].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[0] (.names)                               0.350     0.516
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.777
$0\indvar[31:0][10].in[0] (.names)                               0.332     1.109
$0\indvar[31:0][10].out[0] (.names)                              0.235     1.344
indvar[10].D[0] (.latch)                                         0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[10].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.344
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.367


#Path 72
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][18].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][18].out[0] (.names)                          0.235     1.331
return_val[18].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[18].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 73
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][9].in[0] (.names)                            0.334     1.096
$0\return_val[31:0][9].out[0] (.names)                           0.235     1.331
return_val[9].D[0] (.latch)                                      0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[9].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 74
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][19].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][19].out[0] (.names)                          0.235     1.331
return_val[19].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[19].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 75
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][20].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][20].out[0] (.names)                          0.235     1.331
return_val[20].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[20].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 76
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][21].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][21].out[0] (.names)                          0.235     1.331
return_val[21].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[21].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 77
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][22].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][22].out[0] (.names)                          0.235     1.331
return_val[22].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[22].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 78
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][23].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][23].out[0] (.names)                          0.235     1.331
return_val[23].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[23].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 79
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][25].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][25].out[0] (.names)                          0.235     1.331
return_val[25].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[25].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 80
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][27].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][27].out[0] (.names)                          0.235     1.331
return_val[27].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[27].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 81
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][28].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][28].out[0] (.names)                          0.235     1.331
return_val[28].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[28].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 82
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][29].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][29].out[0] (.names)                          0.235     1.331
return_val[29].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[29].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 83
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][30].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][30].out[0] (.names)                          0.235     1.331
return_val[30].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[30].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 84
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][31].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][31].out[0] (.names)                          0.235     1.331
return_val[31].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[31].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 85
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : return_val[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[1] (.names)                               0.360     0.527
$abc$1849$new_n575_.out[0] (.names)                              0.235     0.762
$0\return_val[31:0][26].in[0] (.names)                           0.334     1.096
$0\return_val[31:0][26].out[0] (.names)                          0.235     1.331
return_val[26].D[0] (.latch)                                     0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[26].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.355


#Path 86
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][2].in[0] (.names)                                   0.333     1.095
$0\tmp[31:0][2].out[0] (.names)                                  0.235     1.330
tmp[2].D[0] (.latch)                                             0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[2].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 87
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][4].in[0] (.names)                                   0.333     1.095
$0\tmp[31:0][4].out[0] (.names)                                  0.235     1.330
tmp[4].D[0] (.latch)                                             0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[4].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 88
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][5].in[0] (.names)                                   0.333     1.095
$0\tmp[31:0][5].out[0] (.names)                                  0.235     1.330
tmp[5].D[0] (.latch)                                             0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[5].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 89
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][8].in[0] (.names)                                   0.333     1.095
$0\tmp[31:0][8].out[0] (.names)                                  0.235     1.330
tmp[8].D[0] (.latch)                                             0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[8].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 90
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][9].in[0] (.names)                                   0.333     1.095
$0\tmp[31:0][9].out[0] (.names)                                  0.235     1.330
tmp[9].D[0] (.latch)                                             0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[9].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 91
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][10].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][10].out[0] (.names)                                 0.235     1.330
tmp[10].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[10].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 92
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][11].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][11].out[0] (.names)                                 0.235     1.330
tmp[11].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[11].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 93
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][12].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][12].out[0] (.names)                                 0.235     1.330
tmp[12].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[12].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 94
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][13].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][13].out[0] (.names)                                 0.235     1.330
tmp[13].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[13].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 95
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][0].in[1] (.names)                                0.333     1.095
$0\indvar[31:0][0].out[0] (.names)                               0.235     1.330
indvar[0].D[0] (.latch)                                          0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[0].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 96
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][24].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][24].out[0] (.names)                                 0.235     1.330
tmp[24].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[24].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 97
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][25].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][25].out[0] (.names)                                 0.235     1.330
tmp[25].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[25].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 98
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][26].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][26].out[0] (.names)                                 0.235     1.330
tmp[26].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[26].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 99
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : indvar[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\indvar[31:0][1].in[1] (.names)                                0.333     1.095
$0\indvar[31:0][1].out[0] (.names)                               0.235     1.330
indvar[1].D[0] (.latch)                                          0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[1].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#Path 100
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : tmp[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[2] (.names)                               0.360     0.527
$abc$1849$new_n533_.out[0] (.names)                              0.235     0.762
$0\tmp[31:0][31].in[0] (.names)                                  0.333     1.095
$0\tmp[31:0][31].out[0] (.names)                                 0.235     1.330
tmp[31].D[0] (.latch)                                            0.000     1.330
data arrival time                                                          1.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[31].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.353


#End of timing report
