C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\project\program\QUARTUS\eda\Verilog1\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\project\program\QUARTUS\eda\Verilog1\synthesis\synlog\report\Verilog2_fpga_mapper.xml  -top_level_module  Verilog2  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\project\program\QUARTUS\eda\Verilog1\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.edn   -freq 100.000   D:\project\program\QUARTUS\eda\Verilog1\synthesis\synwork\Verilog2_prem.srd  -sap  D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.sap  -otap  D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.tap  -omap  D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.sap  -ologparam  D:\project\program\QUARTUS\eda\Verilog1\synthesis\syntmp\Verilog2.plg  -osyn  D:\project\program\QUARTUS\eda\Verilog1\synthesis\Verilog2.srm  -prjdir  D:\project\program\QUARTUS\eda\Verilog1\synthesis\  -prjname  Verilog2_syn  -log  D:\project\program\QUARTUS\eda\Verilog1\synthesis\synlog\Verilog2_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Verilog2_fpga_mapper.xml -top_level_module Verilog2 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\Verilog2.edn -freq 100.000 ..\synwork\Verilog2_prem.srd -sap ..\Verilog2.sap -otap ..\Verilog2.tap -omap ..\Verilog2.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\Verilog2.sap -ologparam Verilog2.plg -osyn ..\Verilog2.srm -prjdir ..\ -prjname Verilog2_syn -log ..\synlog\Verilog2_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1671191385|size:1759|exec:0|csum:
file:..\Verilog2.edn|io:o|time:1671191392|size:4606|exec:0|csum:
file:..\synwork\Verilog2_prem.srd|io:i|time:1671191391|size:1661|exec:0|csum:EBD5C4435E26B7E5185BBDA36379EF28
file:..\Verilog2.sap|io:o|time:1671191391|size:117|exec:0|csum:
file:..\Verilog2.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Verilog2.map|io:o|time:1671191392|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\Verilog2.sap|io:o|time:1671191391|size:117|exec:0|csum:
file:Verilog2.plg|io:o|time:1671191392|size:97|exec:0|csum:
file:..\Verilog2.srm|io:o|time:1671191392|size:63869|exec:0|csum:
file:..\synlog\Verilog2_fpga_mapper.srr|io:o|time:1671191392|size:7407|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
