
*** Running vivado
    with args -log main_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_wrapper.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Jan 23 13:50:39 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: synth_design -top main_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.137 ; gain = 540.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_wrapper' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/hdl/main_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'main' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
INFO: [Synth 8-6157] synthesizing module 'main_proc_sys_reset_0_0' [C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/.Xil/Vivado-41380-expiracy/realtime/main_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_proc_sys_reset_0_0' (0#1) [C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/.Xil/Vivado-41380-expiracy/realtime/main_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'main_proc_sys_reset_0_0' has 10 connections declared, but only 5 given [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:82]
INFO: [Synth 8-6157] synthesizing module 'main_processing_system7_0_0' [C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/.Xil/Vivado-41380-expiracy/realtime/main_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_processing_system7_0_0' (0#1) [C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/.Xil/Vivado-41380-expiracy/realtime/main_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'main_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'main_processing_system7_0_0' has 65 connections declared, but only 36 given [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:88]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/synth/main.v:13]
INFO: [Synth 8-6155] done synthesizing module 'main_wrapper' (0#1) [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/hdl/main_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1439.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/ip/main_processing_system7_0_0/main_processing_system7_0_0/main_processing_system7_0_0_in_context.xdc] for cell 'main_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/ip/main_processing_system7_0_0/main_processing_system7_0_0/main_processing_system7_0_0_in_context.xdc] for cell 'main_i/processing_system7_0'
Parsing XDC File [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0_in_context.xdc] for cell 'main_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/james/Documents/repos/FPGA/lab1/lab1.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0_in_context.xdc] for cell 'main_i/proc_sys_reset_0'
Parsing XDC File [C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1439.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.945 ; gain = 660.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.969 ; gain = 664.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1623.133 ; gain = 843.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1623.207 ; gain = 843.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1633.293 ; gain = 853.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |main_proc_sys_reset_0_0     |         1|
|2     |main_processing_system7_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |main_proc_sys_reset_0     |     1|
|2     |main_processing_system7_0 |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1882.078 ; gain = 1102.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.078 ; gain = 1102.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1882.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a95dfc2f
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1898.918 ; gain = 1356.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/james/Documents/repos/FPGA/lab1/lab1.runs/synth_1/main_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_wrapper_utilization_synth.rpt -pb main_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 23 13:51:09 2026...
