/** \file dnx_data_dram.c
 * 
 * MODULE DEVICE DATA - DRAM
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifdef BSL_LOG_MODULE
#error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_BCMDNX_DRAM
/**
 * \brief
 * Mark this file as device data internal file
 */
#define DNX_DATA_INTERNAL
/*
 * INCLUDE FILES:
 * {
 */
#include <soc/dnx/dnx_data/auto_generated/dnx_data_internal_dram.h>
/*
 * }
 */

/*
 * Extern per device attach function
 */
extern shr_error_e jer2_a0_data_dram_attach(
    int unit);
/*
 * SUBMODULE - HBM:
 * {
 */
/*
 * hbm init
 */
/**
 * \brief Set submodule data to default value per device type
 * 
 * \param [in] unit - Unit #
 * \param [out] submodule_data - pointer to submodule data
 * 
 * \return
 *     rv - see 'shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
dnx_data_dram_hbm_init(
    int unit,
    dnxc_data_submodule_t *submodule_data)
{
    SHR_FUNC_INIT_VARS(unit);

    submodule_data->name = "hbm";
    submodule_data->doc = "HBM parameters and defines";
    /*
     * Features
     */
    submodule_data->nof_features = _dnx_data_dram_hbm_feature_nof;
    DNXC_DATA_ALLOC(submodule_data->features, dnxc_data_feature_t,  submodule_data->nof_features, "_dnxc_data dram hbm features");

    submodule_data->features[dnx_data_dram_hbm_is_supported].name = "is_supported";
    submodule_data->features[dnx_data_dram_hbm_is_supported].doc = "hbm supported indication";
    submodule_data->features[dnx_data_dram_hbm_is_supported].flags |= DNXC_DATA_F_FEATURE;

    /*
     * Defines
     */
    submodule_data->nof_defines = _dnx_data_dram_hbm_define_nof;
    DNXC_DATA_ALLOC(submodule_data->defines, dnxc_data_define_t, submodule_data->nof_defines, "_dnxc_data dram hbm defines");

    submodule_data->defines[dnx_data_dram_hbm_define_burst_length].name = "burst_length";
    submodule_data->defines[dnx_data_dram_hbm_define_burst_length].doc = "burst length";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_burst_length].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_hbm_define_stop_traffic_temp_threshold].name = "stop_traffic_temp_threshold";
    submodule_data->defines[dnx_data_dram_hbm_define_stop_traffic_temp_threshold].doc = "temperature threshold (C degrees) above which the HBM should not recieve packets anymore";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_stop_traffic_temp_threshold].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_hbm_define_restore_traffic_temp_threshold].name = "restore_traffic_temp_threshold";
    submodule_data->defines[dnx_data_dram_hbm_define_restore_traffic_temp_threshold].doc = "temperature threshold (C degrees) below which the HBM should be reassigned to usage in the traffic flow";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_restore_traffic_temp_threshold].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_hbm_define_usec_between_temp_samples].name = "usec_between_temp_samples";
    submodule_data->defines[dnx_data_dram_hbm_define_usec_between_temp_samples].doc = "time in usecs to wait between HBM temperature sampling";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_usec_between_temp_samples].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_hbm_define_power_down_temp_threshold].name = "power_down_temp_threshold";
    submodule_data->defines[dnx_data_dram_hbm_define_power_down_temp_threshold].doc = "temperature threshold, for doing DRAM shut down";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_power_down_temp_threshold].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_hbm_define_dram_temp_monitor_enable].name = "dram_temp_monitor_enable";
    submodule_data->defines[dnx_data_dram_hbm_define_dram_temp_monitor_enable].doc = "enable/disable driver temperature monitoring";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_dram_temp_monitor_enable].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_hbm_define_nof_hbms].name = "nof_hbms";
    submodule_data->defines[dnx_data_dram_hbm_define_nof_hbms].doc = "number of HBMs";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_nof_hbms].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_hbm_define_nof_channels].name = "nof_channels";
    submodule_data->defines[dnx_data_dram_hbm_define_nof_channels].doc = "number of channels in each HBM";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_nof_channels].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_hbm_define_channel_broadcast_id].name = "channel_broadcast_id";
    submodule_data->defines[dnx_data_dram_hbm_define_channel_broadcast_id].doc = "channel id to use in dbal when trying to broadcast";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_channel_broadcast_id].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_hbm_define_mr_mask].name = "mr_mask";
    submodule_data->defines[dnx_data_dram_hbm_define_mr_mask].doc = "mode register bit mask";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_mr_mask].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_hbm_define_nof_mrs].name = "nof_mrs";
    submodule_data->defines[dnx_data_dram_hbm_define_nof_mrs].doc = "number of mode registers";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_nof_mrs].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_hbm_define_phy_address_mask].name = "phy_address_mask";
    submodule_data->defines[dnx_data_dram_hbm_define_phy_address_mask].doc = "bit mask to describe the relevant bits in phy register address";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_phy_address_mask].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_hbm_define_hbc_physical_last_in_chain].name = "hbc_physical_last_in_chain";
    submodule_data->defines[dnx_data_dram_hbm_define_hbc_physical_last_in_chain].doc = "block index of the physically last in chain hbc, provided all hbms are active";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_hbm_define_hbc_physical_last_in_chain].flags |= DNXC_DATA_F_DEFINE;

    /*
     * Tables
     */
    submodule_data->nof_tables = _dnx_data_dram_hbm_table_nof;
    DNXC_DATA_ALLOC(submodule_data->tables, dnxc_data_table_t, submodule_data->nof_tables, "_dnxc_data dram hbm tables");

    /*
     * Table - mr_defaults
     */
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].name = "mr_defaults";
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].doc = "mode registers default values";
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].size_of_values = sizeof(dnx_data_dram_hbm_mr_defaults_t);
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].entry_get = dnx_data_dram_hbm_mr_defaults_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].keys[0].doc = "mode register index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].nof_values, "_dnx_data_dram_hbm_table_mr_defaults table values");
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].values[0].name = "value";
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].values[0].type = "uint32";
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].values[0].doc = "default value for mode register";
    submodule_data->tables[dnx_data_dram_hbm_table_mr_defaults].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_mr_defaults_t, value);

    /*
     * Table - channel_symmetric_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].name = "channel_symmetric_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].doc = "per channel list of symmetric registers";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].size_of_values = sizeof(dnx_data_dram_hbm_channel_symmetric_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].entry_get = dnx_data_dram_hbm_channel_symmetric_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].nof_values, "_dnx_data_dram_hbm_table_channel_symmetric_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_symmetric_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_symmetric_regs_t, reg);

    /*
     * Table - channel_not_symmetric_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].name = "channel_not_symmetric_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].doc = "per channel list of not symmetric registers";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].size_of_values = sizeof(dnx_data_dram_hbm_channel_not_symmetric_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].entry_get = dnx_data_dram_hbm_channel_not_symmetric_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].nof_values, "_dnx_data_dram_hbm_table_channel_not_symmetric_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_not_symmetric_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_not_symmetric_regs_t, reg);

    /*
     * Table - controller_symmetric_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].name = "controller_symmetric_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].doc = "per controller list of symmetric registers";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].size_of_values = sizeof(dnx_data_dram_hbm_controller_symmetric_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].entry_get = dnx_data_dram_hbm_controller_symmetric_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].nof_values, "_dnx_data_dram_hbm_table_controller_symmetric_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_symmetric_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_controller_symmetric_regs_t, reg);

    /*
     * Table - controller_not_symmetric_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].name = "controller_not_symmetric_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].doc = "per controller list of not symmetric registers";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].size_of_values = sizeof(dnx_data_dram_hbm_controller_not_symmetric_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].entry_get = dnx_data_dram_hbm_controller_not_symmetric_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].nof_values, "_dnx_data_dram_hbm_table_controller_not_symmetric_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_not_symmetric_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_controller_not_symmetric_regs_t, reg);

    /*
     * Table - channel_interrupt_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].name = "channel_interrupt_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].doc = "per channel list of interrupt registers";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].size_of_values = sizeof(dnx_data_dram_hbm_channel_interrupt_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].entry_get = dnx_data_dram_hbm_channel_interrupt_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].nof_values, "_dnx_data_dram_hbm_table_channel_interrupt_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_interrupt_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_interrupt_regs_t, reg);

    /*
     * Table - controller_interrupt_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].name = "controller_interrupt_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].doc = "per controller list of interrupt registers";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].size_of_values = sizeof(dnx_data_dram_hbm_controller_interrupt_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].entry_get = dnx_data_dram_hbm_controller_interrupt_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].nof_values, "_dnx_data_dram_hbm_table_controller_interrupt_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_interrupt_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_controller_interrupt_regs_t, reg);

    /*
     * Table - channel_debug_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].name = "channel_debug_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].doc = "per channel list of debug registers - should be preented if value is not reset value";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].size_of_values = sizeof(dnx_data_dram_hbm_channel_debug_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].entry_get = dnx_data_dram_hbm_channel_debug_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].nof_values = 2;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].nof_values, "_dnx_data_dram_hbm_table_channel_debug_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_debug_regs_t, reg);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[1].name = "reassuring_str";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[1].type = "char *";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[1].doc = "string to explain that this register's value is as expected (reset value)";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_debug_regs].values[1].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_debug_regs_t, reassuring_str);

    /*
     * Table - channel_counter_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].name = "channel_counter_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].doc = "per channel list of counter registers";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].size_of_values = sizeof(dnx_data_dram_hbm_channel_counter_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].entry_get = dnx_data_dram_hbm_channel_counter_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].nof_values, "_dnx_data_dram_hbm_table_channel_counter_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_counter_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_counter_regs_t, reg);

    /*
     * Table - channel_type_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].name = "channel_type_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].doc = "per channel list of registers that require per type printing";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].size_of_values = sizeof(dnx_data_dram_hbm_channel_type_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].entry_get = dnx_data_dram_hbm_channel_type_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].nof_values = 2;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].nof_values, "_dnx_data_dram_hbm_table_channel_type_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_type_regs_t, reg);
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[1].name = "type";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[1].type = "dnx_hbmc_diag_registers_type_t";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[1].doc = "printing type";
    submodule_data->tables[dnx_data_dram_hbm_table_channel_type_regs].values[1].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_channel_type_regs_t, type);

    /*
     * Table - controller_info_regs
     */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].name = "controller_info_regs";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].doc = "per contorller list of info registers";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].size_of_values = sizeof(dnx_data_dram_hbm_controller_info_regs_t);
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].entry_get = dnx_data_dram_hbm_controller_info_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].nof_values, "_dnx_data_dram_hbm_table_controller_info_regs table values");
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_hbm_table_controller_info_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_hbm_controller_info_regs_t, reg);


exit:
    SHR_FUNC_EXIT;
}

/*
 * hbm features
 */
int
dnx_data_dram_hbm_feature_get(
    int unit,
    dnx_data_dram_hbm_feature_e feature)
{
    return dnxc_data_mgmt_feature_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, feature);
}

/*
 * hbm defines
 */
uint32
dnx_data_dram_hbm_burst_length_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_burst_length);
}

uint32
dnx_data_dram_hbm_stop_traffic_temp_threshold_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_stop_traffic_temp_threshold);
}

uint32
dnx_data_dram_hbm_restore_traffic_temp_threshold_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_restore_traffic_temp_threshold);
}

uint32
dnx_data_dram_hbm_usec_between_temp_samples_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_usec_between_temp_samples);
}

uint32
dnx_data_dram_hbm_power_down_temp_threshold_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_power_down_temp_threshold);
}

uint32
dnx_data_dram_hbm_dram_temp_monitor_enable_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_dram_temp_monitor_enable);
}

uint32
dnx_data_dram_hbm_nof_hbms_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_nof_hbms);
}

uint32
dnx_data_dram_hbm_nof_channels_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_nof_channels);
}

uint32
dnx_data_dram_hbm_channel_broadcast_id_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_channel_broadcast_id);
}

uint32
dnx_data_dram_hbm_mr_mask_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_mr_mask);
}

uint32
dnx_data_dram_hbm_nof_mrs_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_nof_mrs);
}

uint32
dnx_data_dram_hbm_phy_address_mask_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_phy_address_mask);
}

uint32
dnx_data_dram_hbm_hbc_physical_last_in_chain_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_define_hbc_physical_last_in_chain);
}

/*
 * hbm tables
 */
/* Table Get */
const dnx_data_dram_hbm_mr_defaults_t *
dnx_data_dram_hbm_mr_defaults_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_mr_defaults);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_mr_defaults_t *) data;

}

const dnx_data_dram_hbm_channel_symmetric_regs_t *
dnx_data_dram_hbm_channel_symmetric_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_symmetric_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_channel_symmetric_regs_t *) data;

}

const dnx_data_dram_hbm_channel_not_symmetric_regs_t *
dnx_data_dram_hbm_channel_not_symmetric_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_not_symmetric_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_channel_not_symmetric_regs_t *) data;

}

const dnx_data_dram_hbm_controller_symmetric_regs_t *
dnx_data_dram_hbm_controller_symmetric_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_symmetric_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_controller_symmetric_regs_t *) data;

}

const dnx_data_dram_hbm_controller_not_symmetric_regs_t *
dnx_data_dram_hbm_controller_not_symmetric_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_not_symmetric_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_controller_not_symmetric_regs_t *) data;

}

const dnx_data_dram_hbm_channel_interrupt_regs_t *
dnx_data_dram_hbm_channel_interrupt_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_interrupt_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_channel_interrupt_regs_t *) data;

}

const dnx_data_dram_hbm_controller_interrupt_regs_t *
dnx_data_dram_hbm_controller_interrupt_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_interrupt_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_controller_interrupt_regs_t *) data;

}

const dnx_data_dram_hbm_channel_debug_regs_t *
dnx_data_dram_hbm_channel_debug_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_debug_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_channel_debug_regs_t *) data;

}

const dnx_data_dram_hbm_channel_counter_regs_t *
dnx_data_dram_hbm_channel_counter_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_counter_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_channel_counter_regs_t *) data;

}

const dnx_data_dram_hbm_channel_type_regs_t *
dnx_data_dram_hbm_channel_type_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_type_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_channel_type_regs_t *) data;

}

const dnx_data_dram_hbm_controller_info_regs_t *
dnx_data_dram_hbm_controller_info_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_info_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_hbm_controller_info_regs_t *) data;

}

/* Get value as str */
shr_error_e
dnx_data_dram_hbm_mr_defaults_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_mr_defaults_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_mr_defaults);
    data = (const dnx_data_dram_hbm_mr_defaults_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->value);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_channel_symmetric_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_channel_symmetric_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_symmetric_regs);
    data = (const dnx_data_dram_hbm_channel_symmetric_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_channel_not_symmetric_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_channel_not_symmetric_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_not_symmetric_regs);
    data = (const dnx_data_dram_hbm_channel_not_symmetric_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_controller_symmetric_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_controller_symmetric_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_symmetric_regs);
    data = (const dnx_data_dram_hbm_controller_symmetric_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_controller_not_symmetric_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_controller_not_symmetric_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_not_symmetric_regs);
    data = (const dnx_data_dram_hbm_controller_not_symmetric_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_channel_interrupt_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_channel_interrupt_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_interrupt_regs);
    data = (const dnx_data_dram_hbm_channel_interrupt_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_controller_interrupt_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_controller_interrupt_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_interrupt_regs);
    data = (const dnx_data_dram_hbm_controller_interrupt_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_channel_debug_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_channel_debug_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_debug_regs);
    data = (const dnx_data_dram_hbm_channel_debug_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%s", data->reassuring_str == NULL ? "" : data->reassuring_str);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_channel_counter_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_channel_counter_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_counter_regs);
    data = (const dnx_data_dram_hbm_channel_counter_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_channel_type_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_channel_type_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_type_regs);
    data = (const dnx_data_dram_hbm_channel_type_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->type);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_hbm_controller_info_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_hbm_controller_info_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_info_regs);
    data = (const dnx_data_dram_hbm_controller_info_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

/* Table Info Get */
const dnxc_data_table_info_t *
dnx_data_dram_hbm_mr_defaults_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_mr_defaults);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_channel_symmetric_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_symmetric_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_channel_not_symmetric_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_not_symmetric_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_controller_symmetric_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_symmetric_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_controller_not_symmetric_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_not_symmetric_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_channel_interrupt_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_interrupt_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_controller_interrupt_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_interrupt_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_channel_debug_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_debug_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_channel_counter_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_counter_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_channel_type_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_channel_type_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_hbm_controller_info_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_hbm, dnx_data_dram_hbm_table_controller_info_regs);

}

/*
 * }
 */

/*
 * SUBMODULE - GENERAL_INFO:
 * {
 */
/*
 * general_info init
 */
/**
 * \brief Set submodule data to default value per device type
 * 
 * \param [in] unit - Unit #
 * \param [out] submodule_data - pointer to submodule data
 * 
 * \return
 *     rv - see 'shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
dnx_data_dram_general_info_init(
    int unit,
    dnxc_data_submodule_t *submodule_data)
{
    SHR_FUNC_INIT_VARS(unit);

    submodule_data->name = "general_info";
    submodule_data->doc = "general info derived from defaults or soc properties which is relevant also for other types of drams, not only to HBM";
    /*
     * Features
     */
    submodule_data->nof_features = _dnx_data_dram_general_info_feature_nof;
    DNXC_DATA_ALLOC(submodule_data->features, dnxc_data_feature_t,  submodule_data->nof_features, "_dnxc_data dram general_info features");

    /*
     * Defines
     */
    submodule_data->nof_defines = _dnx_data_dram_general_info_define_nof;
    DNXC_DATA_ALLOC(submodule_data->defines, dnxc_data_define_t, submodule_data->nof_defines, "_dnxc_data dram general_info defines");

    submodule_data->defines[dnx_data_dram_general_info_define_otp_restore_version].name = "otp_restore_version";
    submodule_data->defines[dnx_data_dram_general_info_define_otp_restore_version].doc = "when restoring from OTP the tune data, do it according to the given version format";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_otp_restore_version].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_general_info_define_frequency].name = "frequency";
    submodule_data->defines[dnx_data_dram_general_info_define_frequency].doc = "dram frequency (in MHZ), used to calculated data_rate";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_frequency].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_buffer_size].name = "buffer_size";
    submodule_data->defines[dnx_data_dram_general_info_define_buffer_size].doc = "dram buffer size in bytes";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_buffer_size].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_command_address_parity].name = "command_address_parity";
    submodule_data->defines[dnx_data_dram_general_info_define_command_address_parity].doc = "command address parity";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_command_address_parity].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_dq_write_parity].name = "dq_write_parity";
    submodule_data->defines[dnx_data_dram_general_info_define_dq_write_parity].doc = "dq write parity";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_dq_write_parity].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_dq_read_parity].name = "dq_read_parity";
    submodule_data->defines[dnx_data_dram_general_info_define_dq_read_parity].doc = "dq read parity";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_dq_read_parity].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_dbi_read].name = "dbi_read";
    submodule_data->defines[dnx_data_dram_general_info_define_dbi_read].doc = "dbi read";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_dbi_read].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_dbi_write].name = "dbi_write";
    submodule_data->defines[dnx_data_dram_general_info_define_dbi_write].doc = "dbi write";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_dbi_write].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_write_latency].name = "write_latency";
    submodule_data->defines[dnx_data_dram_general_info_define_write_latency].doc = "write latency";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_write_latency].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_read_latency].name = "read_latency";
    submodule_data->defines[dnx_data_dram_general_info_define_read_latency].doc = "read latency";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_read_latency].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_parity_latency].name = "parity_latency";
    submodule_data->defines[dnx_data_dram_general_info_define_parity_latency].doc = "parity latency";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_parity_latency].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_actual_parity_latency].name = "actual_parity_latency";
    submodule_data->defines[dnx_data_dram_general_info_define_actual_parity_latency].doc = "parity latency to be used after factoring in the effect of other numerics";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_actual_parity_latency].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_general_info_define_tune_mode_on_init].name = "tune_mode_on_init";
    submodule_data->defines[dnx_data_dram_general_info_define_tune_mode_on_init].doc = "tune mode during init sequence";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_general_info_define_tune_mode_on_init].flags |= DNXC_DATA_F_NUMERIC;

    /*
     * Tables
     */
    submodule_data->nof_tables = _dnx_data_dram_general_info_table_nof;
    DNXC_DATA_ALLOC(submodule_data->tables, dnxc_data_table_t, submodule_data->nof_tables, "_dnxc_data dram general_info tables");

    /*
     * Table - dram_info
     */
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].name = "dram_info";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].doc = "general information regarding the dram in the system";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].size_of_values = sizeof(dnx_data_dram_general_info_dram_info_t);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].entry_get = dnx_data_dram_general_info_dram_info_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].nof_keys = 0;

    /* Values */
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].nof_values = 8;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_general_info_table_dram_info].nof_values, "_dnx_data_dram_general_info_table_dram_info table values");
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[0].name = "dram_type";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[0].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[0].doc = "dram type as defined by tuning infrastructure";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, dram_type);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[1].name = "dram_bitmap";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[1].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[1].doc = "bitmap of currently available drams";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[1].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, dram_bitmap);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[2].name = "nof_columns";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[2].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[2].doc = "number of columns in the dram";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[2].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, nof_columns);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[3].name = "nof_rows";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[3].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[3].doc = "number of rows in the dram";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[3].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, nof_rows);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[4].name = "nof_banks";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[4].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[4].doc = "number of banks in the dram";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[4].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, nof_banks);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[5].name = "data_rate";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[5].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[5].doc = "(in MHZ)data rate in mbps, in DDRs equal 2 * frequency";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[5].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, data_rate);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[6].name = "ref_clock";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[6].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[6].doc = "ref clock for the dram phy";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[6].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, ref_clock);
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[7].name = "ctl_type";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[7].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[7].doc = "shmoo input - which actions to perform";
    submodule_data->tables[dnx_data_dram_general_info_table_dram_info].values[7].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_dram_info_t, ctl_type);

    /*
     * Table - timing_params
     */
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].name = "timing_params";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].doc = "timing parameters";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].size_of_values = sizeof(dnx_data_dram_general_info_timing_params_t);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].entry_get = dnx_data_dram_general_info_timing_params_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].nof_keys = 0;

    /* Values */
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].nof_values = 22;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_general_info_table_timing_params].nof_values, "_dnx_data_dram_general_info_table_timing_params table values");
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[0].name = "twr";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[0].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[0].doc = "twr timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, twr);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[1].name = "trp";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[1].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[1].doc = "trp timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[1].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trp);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[2].name = "trtps";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[2].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[2].doc = "trtps timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[2].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trtps);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[3].name = "trtpl";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[3].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[3].doc = "trtpl timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[3].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trtpl);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[4].name = "trrds";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[4].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[4].doc = "trrds timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[4].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trrds);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[5].name = "trrdl";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[5].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[5].doc = "trrdl timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[5].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trrdl);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[6].name = "tfaw";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[6].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[6].doc = "tfaw timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[6].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tfaw);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[7].name = "trcdwr";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[7].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[7].doc = "trcdwr timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[7].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trcdwr);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[8].name = "trcdrd";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[8].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[8].doc = "trcdrd timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[8].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trcdrd);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[9].name = "tras";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[9].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[9].doc = "tras timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[9].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tras);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[10].name = "trc";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[10].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[10].doc = "trc timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[10].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trc);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[11].name = "twtrl";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[11].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[11].doc = "twtrl timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[11].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, twtrl);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[12].name = "twtrs";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[12].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[12].doc = "twtrs timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[12].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, twtrs);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[13].name = "trtw";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[13].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[13].doc = "trtw timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[13].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trtw);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[14].name = "tccdr";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[14].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[14].doc = "tccdr timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[14].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tccdr);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[15].name = "tccds";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[15].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[15].doc = "tccds timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[15].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tccds);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[16].name = "tccdl";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[16].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[16].doc = "tccdl timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[16].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tccdl);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[17].name = "trrefd";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[17].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[17].doc = "trrefd timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[17].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trrefd);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[18].name = "trfcsb";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[18].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[18].doc = "trfcsb timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[18].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trfcsb);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[19].name = "trfc";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[19].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[19].doc = "trfc timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[19].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, trfc);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[20].name = "tmrd";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[20].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[20].doc = "tmrd timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[20].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tmrd);
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[21].name = "tmod";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[21].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[21].doc = "tmod timing parameter";
    submodule_data->tables[dnx_data_dram_general_info_table_timing_params].values[21].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_timing_params_t, tmod);

    /*
     * Table - refresh_intervals
     */
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].name = "refresh_intervals";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].doc = "refresh intervals timing parameters";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].size_of_values = sizeof(dnx_data_dram_general_info_refresh_intervals_t);
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].entry_get = dnx_data_dram_general_info_refresh_intervals_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].keys[0].name = "temp_index";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].keys[0].doc = "temperature index";

    /* Values */
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].nof_values = 2;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].nof_values, "_dnx_data_dram_general_info_table_refresh_intervals table values");
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[0].name = "trefi";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[0].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[0].doc = "trefi timing parameters";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_refresh_intervals_t, trefi);
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[1].name = "trefisb";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[1].type = "uint32";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[1].doc = "trefisb timing parameters";
    submodule_data->tables[dnx_data_dram_general_info_table_refresh_intervals].values[1].offset = UTILEX_OFFSETOF(dnx_data_dram_general_info_refresh_intervals_t, trefisb);


exit:
    SHR_FUNC_EXIT;
}

/*
 * general_info features
 */
int
dnx_data_dram_general_info_feature_get(
    int unit,
    dnx_data_dram_general_info_feature_e feature)
{
    return dnxc_data_mgmt_feature_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, feature);
}

/*
 * general_info defines
 */
uint32
dnx_data_dram_general_info_otp_restore_version_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_otp_restore_version);
}

uint32
dnx_data_dram_general_info_frequency_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_frequency);
}

uint32
dnx_data_dram_general_info_buffer_size_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_buffer_size);
}

uint32
dnx_data_dram_general_info_command_address_parity_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_command_address_parity);
}

uint32
dnx_data_dram_general_info_dq_write_parity_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_dq_write_parity);
}

uint32
dnx_data_dram_general_info_dq_read_parity_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_dq_read_parity);
}

uint32
dnx_data_dram_general_info_dbi_read_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_dbi_read);
}

uint32
dnx_data_dram_general_info_dbi_write_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_dbi_write);
}

uint32
dnx_data_dram_general_info_write_latency_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_write_latency);
}

uint32
dnx_data_dram_general_info_read_latency_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_read_latency);
}

uint32
dnx_data_dram_general_info_parity_latency_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_parity_latency);
}

uint32
dnx_data_dram_general_info_actual_parity_latency_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_actual_parity_latency);
}

uint32
dnx_data_dram_general_info_tune_mode_on_init_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_define_tune_mode_on_init);
}

/*
 * general_info tables
 */
/* Table Get */
const dnx_data_dram_general_info_dram_info_t *
dnx_data_dram_general_info_dram_info_get(
    int unit)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_dram_info);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, 0, 0);
    return (const dnx_data_dram_general_info_dram_info_t *) data;

}

const dnx_data_dram_general_info_timing_params_t *
dnx_data_dram_general_info_timing_params_get(
    int unit)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_timing_params);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, 0, 0);
    return (const dnx_data_dram_general_info_timing_params_t *) data;

}

const dnx_data_dram_general_info_refresh_intervals_t *
dnx_data_dram_general_info_refresh_intervals_get(
    int unit,
    int temp_index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_refresh_intervals);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, temp_index, 0);
    return (const dnx_data_dram_general_info_refresh_intervals_t *) data;

}

/* Get value as str */
shr_error_e
dnx_data_dram_general_info_dram_info_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_general_info_dram_info_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_dram_info);
    data = (const dnx_data_dram_general_info_dram_info_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, 0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->dram_type);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->dram_bitmap);
            break;
        case 2:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->nof_columns);
            break;
        case 3:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->nof_rows);
            break;
        case 4:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->nof_banks);
            break;
        case 5:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->data_rate);
            break;
        case 6:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->ref_clock);
            break;
        case 7:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->ctl_type);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_general_info_timing_params_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_general_info_timing_params_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_timing_params);
    data = (const dnx_data_dram_general_info_timing_params_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, 0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->twr);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trp);
            break;
        case 2:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trtps);
            break;
        case 3:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trtpl);
            break;
        case 4:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trrds);
            break;
        case 5:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trrdl);
            break;
        case 6:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tfaw);
            break;
        case 7:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trcdwr);
            break;
        case 8:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trcdrd);
            break;
        case 9:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tras);
            break;
        case 10:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trc);
            break;
        case 11:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->twtrl);
            break;
        case 12:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->twtrs);
            break;
        case 13:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trtw);
            break;
        case 14:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tccdr);
            break;
        case 15:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tccds);
            break;
        case 16:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tccdl);
            break;
        case 17:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trrefd);
            break;
        case 18:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trfcsb);
            break;
        case 19:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trfc);
            break;
        case 20:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tmrd);
            break;
        case 21:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->tmod);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_general_info_refresh_intervals_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_general_info_refresh_intervals_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_refresh_intervals);
    data = (const dnx_data_dram_general_info_refresh_intervals_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trefi);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->trefisb);
            break;
    }

    SHR_FUNC_EXIT;
}

/* Table Info Get */
const dnxc_data_table_info_t *
dnx_data_dram_general_info_dram_info_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_dram_info);

}

const dnxc_data_table_info_t *
dnx_data_dram_general_info_timing_params_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_timing_params);

}

const dnxc_data_table_info_t *
dnx_data_dram_general_info_refresh_intervals_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_general_info, dnx_data_dram_general_info_table_refresh_intervals);

}

/*
 * }
 */

/*
 * SUBMODULE - ADDRESS_TRANSLATION:
 * {
 */
/*
 * address_translation init
 */
/**
 * \brief Set submodule data to default value per device type
 * 
 * \param [in] unit - Unit #
 * \param [out] submodule_data - pointer to submodule data
 * 
 * \return
 *     rv - see 'shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
dnx_data_dram_address_translation_init(
    int unit,
    dnxc_data_submodule_t *submodule_data)
{
    SHR_FUNC_INIT_VARS(unit);

    submodule_data->name = "address_translation";
    submodule_data->doc = "information regarding the address translation scheme between logical to physical buffer";
    /*
     * Features
     */
    submodule_data->nof_features = _dnx_data_dram_address_translation_feature_nof;
    DNXC_DATA_ALLOC(submodule_data->features, dnxc_data_feature_t,  submodule_data->nof_features, "_dnxc_data dram address_translation features");

    /*
     * Defines
     */
    submodule_data->nof_defines = _dnx_data_dram_address_translation_define_nof;
    DNXC_DATA_ALLOC(submodule_data->defines, dnxc_data_define_t, submodule_data->nof_defines, "_dnxc_data dram address_translation defines");

    submodule_data->defines[dnx_data_dram_address_translation_define_matrix_column_size].name = "matrix_column_size";
    submodule_data->defines[dnx_data_dram_address_translation_define_matrix_column_size].doc = "the number of rows in the ATM";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_address_translation_define_matrix_column_size].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_address_translation_define_physical_address_transaction_size].name = "physical_address_transaction_size";
    submodule_data->defines[dnx_data_dram_address_translation_define_physical_address_transaction_size].doc = "nof bytes in each read/write from/to physical address";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_address_translation_define_physical_address_transaction_size].flags |= DNXC_DATA_F_DEFINE;

    /*
     * Tables
     */
    submodule_data->nof_tables = _dnx_data_dram_address_translation_table_nof;
    DNXC_DATA_ALLOC(submodule_data->tables, dnxc_data_table_t, submodule_data->nof_tables, "_dnxc_data dram address_translation tables");

    /*
     * Table - matrix_configuration
     */
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].name = "matrix_configuration";
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].doc = "address translation matrix(ATM) configuration options";
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].size_of_values = sizeof(dnx_data_dram_address_translation_matrix_configuration_t);
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].entry_get = dnx_data_dram_address_translation_matrix_configuration_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].keys[0].name = "matrix_option";
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].keys[0].doc = "matrix selector";

    /* Values */
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].nof_values, "_dnx_data_dram_address_translation_table_matrix_configuration table values");
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].values[0].name = "logical_to_physical";
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].values[0].type = "uint32[DNX_DATA_MAX_DRAM_ADDRESS_TRANSLATION_MATRIX_COLUMN_SIZE]";
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].values[0].doc = "the values of the ATM";
    submodule_data->tables[dnx_data_dram_address_translation_table_matrix_configuration].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_address_translation_matrix_configuration_t, logical_to_physical);

    /*
     * Table - interrupt_regs
     */
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].name = "interrupt_regs";
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].doc = "per address translation unit list of interrupt registers";
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].size_of_values = sizeof(dnx_data_dram_address_translation_interrupt_regs_t);
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].entry_get = dnx_data_dram_address_translation_interrupt_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].nof_values, "_dnx_data_dram_address_translation_table_interrupt_regs table values");
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_address_translation_table_interrupt_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_address_translation_interrupt_regs_t, reg);

    /*
     * Table - counter_regs
     */
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].name = "counter_regs";
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].doc = "per address translation unit list of counter registers";
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].size_of_values = sizeof(dnx_data_dram_address_translation_counter_regs_t);
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].entry_get = dnx_data_dram_address_translation_counter_regs_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].nof_keys = 1;
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].keys[0].name = "index";
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].keys[0].doc = "running index";

    /* Values */
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].nof_values, "_dnx_data_dram_address_translation_table_counter_regs table values");
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].values[0].name = "reg";
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].values[0].type = "soc_reg_t";
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].values[0].doc = "register";
    submodule_data->tables[dnx_data_dram_address_translation_table_counter_regs].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_address_translation_counter_regs_t, reg);


exit:
    SHR_FUNC_EXIT;
}

/*
 * address_translation features
 */
int
dnx_data_dram_address_translation_feature_get(
    int unit,
    dnx_data_dram_address_translation_feature_e feature)
{
    return dnxc_data_mgmt_feature_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, feature);
}

/*
 * address_translation defines
 */
uint32
dnx_data_dram_address_translation_matrix_column_size_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_define_matrix_column_size);
}

uint32
dnx_data_dram_address_translation_physical_address_transaction_size_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_define_physical_address_transaction_size);
}

/*
 * address_translation tables
 */
/* Table Get */
const dnx_data_dram_address_translation_matrix_configuration_t *
dnx_data_dram_address_translation_matrix_configuration_get(
    int unit,
    int matrix_option)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_matrix_configuration);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, matrix_option, 0);
    return (const dnx_data_dram_address_translation_matrix_configuration_t *) data;

}

const dnx_data_dram_address_translation_interrupt_regs_t *
dnx_data_dram_address_translation_interrupt_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_interrupt_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_address_translation_interrupt_regs_t *) data;

}

const dnx_data_dram_address_translation_counter_regs_t *
dnx_data_dram_address_translation_counter_regs_get(
    int unit,
    int index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_counter_regs);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, index, 0);
    return (const dnx_data_dram_address_translation_counter_regs_t *) data;

}

/* Get value as str */
shr_error_e
dnx_data_dram_address_translation_matrix_configuration_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_address_translation_matrix_configuration_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_matrix_configuration);
    data = (const dnx_data_dram_address_translation_matrix_configuration_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            DNXC_DATA_MGMT_ARR_STR(buffer, DNX_DATA_MAX_DRAM_ADDRESS_TRANSLATION_MATRIX_COLUMN_SIZE, data->logical_to_physical);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_address_translation_interrupt_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_address_translation_interrupt_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_interrupt_regs);
    data = (const dnx_data_dram_address_translation_interrupt_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_dram_address_translation_counter_regs_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_address_translation_counter_regs_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_counter_regs);
    data = (const dnx_data_dram_address_translation_counter_regs_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->reg);
            break;
    }

    SHR_FUNC_EXIT;
}

/* Table Info Get */
const dnxc_data_table_info_t *
dnx_data_dram_address_translation_matrix_configuration_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_matrix_configuration);

}

const dnxc_data_table_info_t *
dnx_data_dram_address_translation_interrupt_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_interrupt_regs);

}

const dnxc_data_table_info_t *
dnx_data_dram_address_translation_counter_regs_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_address_translation, dnx_data_dram_address_translation_table_counter_regs);

}

/*
 * }
 */

/*
 * SUBMODULE - BUFFERS:
 * {
 */
/*
 * buffers init
 */
/**
 * \brief Set submodule data to default value per device type
 * 
 * \param [in] unit - Unit #
 * \param [out] submodule_data - pointer to submodule data
 * 
 * \return
 *     rv - see 'shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
dnx_data_dram_buffers_init(
    int unit,
    dnxc_data_submodule_t *submodule_data)
{
    SHR_FUNC_INIT_VARS(unit);

    submodule_data->name = "buffers";
    submodule_data->doc = "information regarding BDs and BDBs";
    /*
     * Features
     */
    submodule_data->nof_features = _dnx_data_dram_buffers_feature_nof;
    DNXC_DATA_ALLOC(submodule_data->features, dnxc_data_feature_t,  submodule_data->nof_features, "_dnxc_data dram buffers features");

    /*
     * Defines
     */
    submodule_data->nof_defines = _dnx_data_dram_buffers_define_nof;
    DNXC_DATA_ALLOC(submodule_data->defines, dnxc_data_define_t, submodule_data->nof_defines, "_dnxc_data dram buffers defines");

    submodule_data->defines[dnx_data_dram_buffers_define_allowed_errors].name = "allowed_errors";
    submodule_data->defines[dnx_data_dram_buffers_define_allowed_errors].doc = "number of times a buffer is allowed into the quarantine FIFO before it is deleted instead of restored";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_buffers_define_allowed_errors].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_dram_buffers_define_nof_bdbs].name = "nof_bdbs";
    submodule_data->defines[dnx_data_dram_buffers_define_nof_bdbs].doc = "number of BDBs per core";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_buffers_define_nof_bdbs].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_dram_buffers_define_nof_fpc_banks].name = "nof_fpc_banks";
    submodule_data->defines[dnx_data_dram_buffers_define_nof_fpc_banks].doc = "number of free pointer controler banks";
    /* Set data type flag */
    submodule_data->defines[dnx_data_dram_buffers_define_nof_fpc_banks].flags |= DNXC_DATA_F_DEFINE;

    /*
     * Tables
     */
    submodule_data->nof_tables = _dnx_data_dram_buffers_table_nof;
    DNXC_DATA_ALLOC(submodule_data->tables, dnxc_data_table_t, submodule_data->nof_tables, "_dnxc_data dram buffers tables");

    /*
     * Table - deleted_buffers_info
     */
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].name = "deleted_buffers_info";
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].doc = "deleted buffers info";
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].size_of_values = sizeof(dnx_data_dram_buffers_deleted_buffers_info_t);
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].entry_get = dnx_data_dram_buffers_deleted_buffers_info_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].nof_keys = 0;

    /* Values */
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].nof_values = 1;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].values, dnxc_data_value_t, submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].nof_values, "_dnx_data_dram_buffers_table_deleted_buffers_info table values");
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].values[0].name = "deleted_buffers_file";
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].values[0].type = "char *";
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].values[0].doc = "full path to file containing deleted buffers for this unit";
    submodule_data->tables[dnx_data_dram_buffers_table_deleted_buffers_info].values[0].offset = UTILEX_OFFSETOF(dnx_data_dram_buffers_deleted_buffers_info_t, deleted_buffers_file);


exit:
    SHR_FUNC_EXIT;
}

/*
 * buffers features
 */
int
dnx_data_dram_buffers_feature_get(
    int unit,
    dnx_data_dram_buffers_feature_e feature)
{
    return dnxc_data_mgmt_feature_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, feature);
}

/*
 * buffers defines
 */
uint32
dnx_data_dram_buffers_allowed_errors_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, dnx_data_dram_buffers_define_allowed_errors);
}

uint32
dnx_data_dram_buffers_nof_bdbs_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, dnx_data_dram_buffers_define_nof_bdbs);
}

uint32
dnx_data_dram_buffers_nof_fpc_banks_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, dnx_data_dram_buffers_define_nof_fpc_banks);
}

/*
 * buffers tables
 */
/* Table Get */
const dnx_data_dram_buffers_deleted_buffers_info_t *
dnx_data_dram_buffers_deleted_buffers_info_get(
    int unit)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, dnx_data_dram_buffers_table_deleted_buffers_info);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, 0, 0);
    return (const dnx_data_dram_buffers_deleted_buffers_info_t *) data;

}

/* Get value as str */
shr_error_e
dnx_data_dram_buffers_deleted_buffers_info_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_dram_buffers_deleted_buffers_info_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, dnx_data_dram_buffers_table_deleted_buffers_info);
    data = (const dnx_data_dram_buffers_deleted_buffers_info_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, 0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%s", data->deleted_buffers_file == NULL ? "" : data->deleted_buffers_file);
            break;
    }

    SHR_FUNC_EXIT;
}

/* Table Info Get */
const dnxc_data_table_info_t *
dnx_data_dram_buffers_deleted_buffers_info_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_dram, dnx_data_dram_submodule_buffers, dnx_data_dram_buffers_table_deleted_buffers_info);

}

/*
 * }
 */

shr_error_e
dnx_data_dram_init(
    int unit,
    dnxc_data_module_t *module_data)
{
    SHR_FUNC_INIT_VARS(unit);

    /* Data Struct Init */
    module_data->name = "dram";
    module_data->nof_submodules = _dnx_data_dram_submodule_nof;
    DNXC_DATA_ALLOC(module_data->submodules, dnxc_data_submodule_t, module_data->nof_submodules, "_dnxc_data dram submodules");

    /*
     * Init Submodule data
     */
    SHR_IF_ERR_EXIT(dnx_data_dram_hbm_init(unit, &module_data->submodules[dnx_data_dram_submodule_hbm]));
    SHR_IF_ERR_EXIT(dnx_data_dram_general_info_init(unit, &module_data->submodules[dnx_data_dram_submodule_general_info]));
    SHR_IF_ERR_EXIT(dnx_data_dram_address_translation_init(unit, &module_data->submodules[dnx_data_dram_submodule_address_translation]));
    SHR_IF_ERR_EXIT(dnx_data_dram_buffers_init(unit, &module_data->submodules[dnx_data_dram_submodule_buffers]));
    /*
     * Attach device module
     */
    if (dnxc_data_mgmt_is_jer2_a0(unit))
    {
        SHR_IF_ERR_EXIT(jer2_a0_data_dram_attach(unit));
    }
    else
    if (dnxc_data_mgmt_is_jer2_b0(unit))
    {
        SHR_IF_ERR_EXIT(jer2_a0_data_dram_attach(unit));
    }

exit:
    SHR_FUNC_EXIT;
}
/* *INDENT-ON* */
