Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 08:50:50 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     53.591        0.000                      0                  379        0.204        0.000                      0                  379       49.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk_65  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65             53.591        0.000                      0                  379        0.204        0.000                      0                  379       49.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :            0  Failing Endpoints,  Worst Slack       53.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.591ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_result_checker_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        46.375ns  (logic 7.490ns (16.151%)  route 38.885ns (83.849%))
  Logic Levels:           44  (CARRY4=1 LUT2=1 LUT3=2 LUT4=9 LUT5=3 LUT6=28)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.822    43.903    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    44.027 r  alu_auto/s0_i_19__0/O
                         net (fo=1, routed)           0.670    44.697    alu_auto/alu/multiplier/M_rca_a[27]_25[28]
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.124    44.821 r  alu_auto/s0_i_9/O
                         net (fo=4, routed)           0.828    45.649    alu_auto/alu/multiplier/M_rca_a[28]_26[28]
    SLICE_X62Y67         LUT5 (Prop_lut5_I3_O)        0.124    45.773 r  alu_auto/s0_i_3__0/O
                         net (fo=4, routed)           0.838    46.611    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_29_in
    SLICE_X61Y67         LUT4 (Prop_lut4_I2_O)        0.124    46.735 r  alu_auto/s0_i_3/O
                         net (fo=1, routed)           0.947    47.682    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_30_in
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.124    47.806 r  alu_auto/forLoop_idx_0_1648194812[31].fa/s0/O
                         net (fo=1, routed)           0.571    48.377    alu_auto/alu/multiplier/M_rca_a[31]_29[31]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.501 r  alu_auto/D_high_16_q[15]_i_1/O
                         net (fo=2, routed)           0.601    49.102    alu_auto/M_alu_out[31]
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    49.226 r  alu_auto/D_result_checker_d2_carry__1_i_1/O
                         net (fo=1, routed)           0.000    49.226    alu_auto/D_result_checker_d2_carry__1_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    49.544 r  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.562    50.106    alu_auto/D_result_checker_d23_in
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.310    50.416 f  alu_auto/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.426    50.842    alu_auto/led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    50.966 r  alu_auto/D_result_checker_q[0]_i_2/O
                         net (fo=1, routed)           0.493    51.459    alu_auto/D_result_checker_q[0]_i_2_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I0_O)        0.124    51.583 r  alu_auto/D_result_checker_q[0]_i_1/O
                         net (fo=1, routed)           0.000    51.583    alu_auto/D_result_checker_q[0]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  alu_auto/D_result_checker_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504   104.908    alu_auto/CLK
    SLICE_X62Y64         FDRE                                         r  alu_auto/D_result_checker_q_reg[0]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.029   105.174    alu_auto/D_result_checker_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.174    
                         arrival time                         -51.583    
  -------------------------------------------------------------------
                         slack                                 53.591    

Slack (MET) :             55.801ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        44.070ns  (logic 6.490ns (14.727%)  route 37.580ns (85.273%))
  Logic Levels:           39  (LUT2=1 LUT4=9 LUT5=2 LUT6=27)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.822    43.903    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    44.027 r  alu_auto/s0_i_19__0/O
                         net (fo=1, routed)           0.670    44.697    alu_auto/alu/multiplier/M_rca_a[27]_25[28]
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.124    44.821 r  alu_auto/s0_i_9/O
                         net (fo=4, routed)           0.828    45.649    alu_auto/alu/multiplier/M_rca_a[28]_26[28]
    SLICE_X62Y67         LUT5 (Prop_lut5_I3_O)        0.124    45.773 r  alu_auto/s0_i_3__0/O
                         net (fo=4, routed)           0.838    46.611    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_29_in
    SLICE_X61Y67         LUT4 (Prop_lut4_I2_O)        0.124    46.735 r  alu_auto/s0_i_3/O
                         net (fo=1, routed)           0.947    47.682    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_30_in
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.124    47.806 r  alu_auto/forLoop_idx_0_1648194812[31].fa/s0/O
                         net (fo=1, routed)           0.571    48.377    alu_auto/alu/multiplier/M_rca_a[31]_29[31]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.501 r  alu_auto/D_high_16_q[15]_i_1/O
                         net (fo=2, routed)           0.776    49.278    alu_auto/M_alu_out[31]
    SLICE_X62Y62         FDRE                                         r  alu_auto/D_high_16_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.505   104.909    alu_auto/CLK
    SLICE_X62Y62         FDRE                                         r  alu_auto/D_high_16_q_reg[15]/C
                         clock pessimism              0.272   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X62Y62         FDRE (Setup_fdre_C_D)       -0.067   105.079    alu_auto/D_high_16_q_reg[15]
  -------------------------------------------------------------------
                         required time                        105.079    
                         arrival time                         -49.278    
  -------------------------------------------------------------------
                         slack                                 55.801    

Slack (MET) :             57.429ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        42.440ns  (logic 6.478ns (15.264%)  route 35.962ns (84.736%))
  Logic Levels:           37  (LUT2=1 LUT4=8 LUT5=1 LUT6=27)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.822    43.903    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    44.027 r  alu_auto/s0_i_19__0/O
                         net (fo=1, routed)           0.670    44.697    alu_auto/alu/multiplier/M_rca_a[27]_25[28]
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.124    44.821 r  alu_auto/s0_i_9/O
                         net (fo=4, routed)           0.828    45.649    alu_auto/alu/multiplier/M_rca_a[28]_26[28]
    SLICE_X62Y67         LUT5 (Prop_lut5_I2_O)        0.152    45.801 r  alu_auto/D_high_16_q[13]_i_3/O
                         net (fo=1, routed)           0.456    46.257    alu_auto/alu/multiplier/M_rca_a[29]_27[29]
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.332    46.589 r  alu_auto/D_high_16_q[13]_i_1/O
                         net (fo=2, routed)           1.059    47.648    alu_auto/M_alu_out[29]
    SLICE_X65Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504   104.908    alu_auto/CLK
    SLICE_X65Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[13]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)       -0.067   105.078    alu_auto/D_high_16_q_reg[13]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -47.648    
  -------------------------------------------------------------------
                         slack                                 57.429    

Slack (MET) :             57.565ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        42.276ns  (logic 6.366ns (15.058%)  route 35.910ns (84.942%))
  Logic Levels:           38  (LUT2=1 LUT4=8 LUT6=29)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.681    43.762    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X64Y70         LUT4 (Prop_lut4_I3_O)        0.124    43.886 r  alu_auto/s0_i_13__0/O
                         net (fo=3, routed)           0.443    44.329    alu_auto/alu/multiplier/forLoop_idx_0_509228260[25].rca/p_28_in
    SLICE_X64Y69         LUT6 (Prop_lut6_I2_O)        0.124    44.453 r  alu_auto/s0_i_6__0/O
                         net (fo=3, routed)           0.716    45.168    alu_auto/s0_i_6__0_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I1_O)        0.124    45.292 r  alu_auto/s0_i_2__0/O
                         net (fo=4, routed)           1.154    46.447    alu_auto/alu/multiplier/M_rca_a[28]_26[30]
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124    46.571 r  alu_auto/forLoop_idx_0_1648194812[30].fa/s0/O
                         net (fo=1, routed)           0.446    47.017    alu_auto/alu/multiplier/M_rca_a[30]_28[30]
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.124    47.141 r  alu_auto/D_high_16_q[14]_i_2/O
                         net (fo=2, routed)           0.343    47.484    alu_auto/M_alu_out[30]
    SLICE_X61Y64         FDRE                                         r  alu_auto/D_high_16_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503   104.907    alu_auto/CLK
    SLICE_X61Y64         FDRE                                         r  alu_auto/D_high_16_q_reg[14]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)       -0.081   105.049    alu_auto/D_high_16_q_reg[14]
  -------------------------------------------------------------------
                         required time                        105.049    
                         arrival time                         -47.484    
  -------------------------------------------------------------------
                         slack                                 57.565    

Slack (MET) :             58.875ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        40.980ns  (logic 6.118ns (14.929%)  route 34.862ns (85.071%))
  Logic Levels:           36  (LUT2=1 LUT4=8 LUT6=27)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.822    43.903    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    44.027 r  alu_auto/s0_i_19__0/O
                         net (fo=1, routed)           0.670    44.697    alu_auto/alu/multiplier/M_rca_a[27]_25[28]
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.124    44.821 r  alu_auto/s0_i_9/O
                         net (fo=4, routed)           0.601    45.422    alu_auto/alu/multiplier/M_rca_a[28]_26[28]
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.124    45.546 r  alu_auto/D_high_16_q[12]_i_1/O
                         net (fo=2, routed)           0.643    46.189    alu_auto/M_alu_out[28]
    SLICE_X62Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504   104.908    alu_auto/CLK
    SLICE_X62Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[12]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.081   105.064    alu_auto/D_high_16_q_reg[12]
  -------------------------------------------------------------------
                         required time                        105.064    
                         arrival time                         -46.188    
  -------------------------------------------------------------------
                         slack                                 58.875    

Slack (MET) :             59.889ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        39.981ns  (logic 5.768ns (14.427%)  route 34.213ns (85.573%))
  Logic Levels:           35  (LUT2=1 LUT4=7 LUT6=27)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124    36.796 r  alu_auto/D_high_16_q[8]_i_14/O
                         net (fo=5, routed)           0.922    37.718    alu_auto/alu/multiplier/M_rca_a[20]_18[24]
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.842 r  alu_auto/D_high_16_q[9]_i_20/O
                         net (fo=3, routed)           0.819    38.661    alu_auto/alu/multiplier/forLoop_idx_0_509228260[21].rca/p_24_in
    SLICE_X63Y74         LUT6 (Prop_lut6_I1_O)        0.124    38.785 r  alu_auto/D_high_16_q[10]_i_15/O
                         net (fo=5, routed)           0.639    39.424    alu_auto/alu/multiplier/forLoop_idx_0_509228260[21].rca/p_25_in
    SLICE_X64Y74         LUT4 (Prop_lut4_I2_O)        0.124    39.548 r  alu_auto/s0_i_55__0/O
                         net (fo=4, routed)           0.714    40.262    alu_auto/alu/multiplier/forLoop_idx_0_509228260[21].rca/p_26_in
    SLICE_X64Y74         LUT6 (Prop_lut6_I4_O)        0.124    40.386 r  alu_auto/s0_i_42__0/O
                         net (fo=4, routed)           1.158    41.544    alu_auto/alu/multiplier/M_rca_a[23]_21[27]
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.668 r  alu_auto/s0_i_32__0/O
                         net (fo=4, routed)           0.750    42.418    alu_auto/alu/multiplier/M_rca_a[25]_23[27]
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.124    42.542 r  alu_auto/D_high_16_q[11]_i_7/O
                         net (fo=1, routed)           0.593    43.135    alu_auto/alu/multiplier/M_rca_a[27]_25[27]
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.124    43.259 r  alu_auto/D_high_16_q[11]_i_2/O
                         net (fo=1, routed)           1.178    44.438    alu_auto/D_high_16_q[11]_i_2_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    44.562 r  alu_auto/D_high_16_q[11]_i_1/O
                         net (fo=2, routed)           0.627    45.189    alu_auto/M_alu_out[27]
    SLICE_X62Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504   104.908    alu_auto/CLK
    SLICE_X62Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[11]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.067   105.078    alu_auto/D_high_16_q_reg[11]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -45.189    
  -------------------------------------------------------------------
                         slack                                 59.889    

Slack (MET) :             61.730ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        38.124ns  (logic 5.644ns (14.804%)  route 32.480ns (85.196%))
  Logic Levels:           34  (LUT2=1 LUT3=1 LUT4=8 LUT5=1 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.834    35.973    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I5_O)        0.124    36.097 r  alu_auto/D_high_16_q[8]_i_10/O
                         net (fo=5, routed)           1.149    37.246    alu_auto/alu/multiplier/M_rca_a[20]_18[23]
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.124    37.370 r  alu_auto/D_high_16_q[8]_i_7/O
                         net (fo=2, routed)           0.804    38.174    alu_auto/alu/multiplier/M_rca_a[23]_21[23]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124    38.298 r  alu_auto/D_high_16_q[8]_i_5/O
                         net (fo=3, routed)           0.715    39.014    alu_auto/alu/multiplier/forLoop_idx_0_509228260[23].rca/cout20_out__22
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124    39.138 r  alu_auto/D_high_16_q[9]_i_18/O
                         net (fo=3, routed)           0.807    39.945    alu_auto/alu/multiplier/forLoop_idx_0_509228260[23].rca/p_24_in
    SLICE_X62Y71         LUT4 (Prop_lut4_I2_O)        0.124    40.069 r  alu_auto/D_high_16_q[10]_i_12/O
                         net (fo=3, routed)           0.290    40.359    alu_auto/alu/multiplier/forLoop_idx_0_509228260[23].rca/p_25_in
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.124    40.483 r  alu_auto/D_high_16_q[10]_i_9/O
                         net (fo=3, routed)           0.982    41.465    alu_auto/alu/multiplier/M_rca_a[25]_23[26]
    SLICE_X61Y69         LUT4 (Prop_lut4_I2_O)        0.124    41.589 r  alu_auto/D_high_16_q[10]_i_6/O
                         net (fo=1, routed)           0.690    42.280    alu_auto/alu/multiplier/M_rca_a[26]_24[26]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.124    42.404 f  alu_auto/D_high_16_q[10]_i_2/O
                         net (fo=1, routed)           0.464    42.868    alu_auto/D_high_16_q[10]_i_2_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    42.992 r  alu_auto/D_high_16_q[10]_i_1/O
                         net (fo=2, routed)           0.340    43.332    alu_auto/M_alu_out[26]
    SLICE_X61Y64         FDRE                                         r  alu_auto/D_high_16_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503   104.907    alu_auto/CLK
    SLICE_X61Y64         FDRE                                         r  alu_auto/D_high_16_q_reg[10]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)       -0.067   105.063    alu_auto/D_high_16_q_reg[10]
  -------------------------------------------------------------------
                         required time                        105.063    
                         arrival time                         -43.332    
  -------------------------------------------------------------------
                         slack                                 61.730    

Slack (MET) :             62.381ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        37.480ns  (logic 5.750ns (15.342%)  route 31.730ns (84.658%))
  Logic Levels:           33  (LUT2=1 LUT3=1 LUT4=8 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.834    35.973    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I5_O)        0.124    36.097 r  alu_auto/D_high_16_q[8]_i_10/O
                         net (fo=5, routed)           1.149    37.246    alu_auto/alu/multiplier/M_rca_a[20]_18[23]
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.124    37.370 r  alu_auto/D_high_16_q[8]_i_7/O
                         net (fo=2, routed)           0.804    38.174    alu_auto/alu/multiplier/M_rca_a[23]_21[23]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124    38.298 r  alu_auto/D_high_16_q[8]_i_5/O
                         net (fo=3, routed)           0.715    39.014    alu_auto/alu/multiplier/forLoop_idx_0_509228260[23].rca/cout20_out__22
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124    39.138 r  alu_auto/D_high_16_q[9]_i_18/O
                         net (fo=3, routed)           0.807    39.945    alu_auto/alu/multiplier/forLoop_idx_0_509228260[23].rca/p_24_in
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.152    40.097 r  alu_auto/D_high_16_q[9]_i_15/O
                         net (fo=2, routed)           0.451    40.548    alu_auto/alu/multiplier/M_rca_a[24]_22[25]
    SLICE_X61Y70         LUT4 (Prop_lut4_I2_O)        0.326    40.874 r  alu_auto/D_high_16_q[9]_i_11/O
                         net (fo=1, routed)           0.640    41.514    alu_auto/alu/multiplier/M_rca_a[25]_23[25]
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.124    41.638 f  alu_auto/D_high_16_q[9]_i_6/O
                         net (fo=1, routed)           0.578    42.216    alu_auto/D_high_16_q[9]_i_6_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.340 r  alu_auto/D_high_16_q[9]_i_1/O
                         net (fo=2, routed)           0.349    42.688    alu_auto/M_alu_out[25]
    SLICE_X61Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503   104.907    alu_auto/CLK
    SLICE_X61Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[9]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.061   105.069    alu_auto/D_high_16_q_reg[9]
  -------------------------------------------------------------------
                         required time                        105.069    
                         arrival time                         -42.688    
  -------------------------------------------------------------------
                         slack                                 62.381    

Slack (MET) :             63.950ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        35.891ns  (logic 5.272ns (14.689%)  route 30.619ns (85.311%))
  Logic Levels:           31  (LUT2=1 LUT4=7 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124    36.796 r  alu_auto/D_high_16_q[8]_i_14/O
                         net (fo=5, routed)           1.003    37.799    alu_auto/alu/multiplier/M_rca_a[20]_18[24]
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.124    37.923 r  alu_auto/D_high_16_q[8]_i_8/O
                         net (fo=3, routed)           0.734    38.657    alu_auto/alu/multiplier/M_rca_a[22]_20[24]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124    38.781 r  alu_auto/D_high_16_q[8]_i_6/O
                         net (fo=1, routed)           0.815    39.597    alu_auto/alu/multiplier/M_rca_a[23]_21[24]
    SLICE_X62Y68         LUT6 (Prop_lut6_I4_O)        0.124    39.721 f  alu_auto/D_high_16_q[8]_i_2/O
                         net (fo=1, routed)           0.575    40.296    alu_auto/D_high_16_q[8]_i_2_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.420 r  alu_auto/D_high_16_q[8]_i_1/O
                         net (fo=2, routed)           0.679    41.099    alu_auto/M_alu_out[24]
    SLICE_X61Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503   104.907    alu_auto/CLK
    SLICE_X61Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[8]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.081   105.049    alu_auto/D_high_16_q_reg[8]
  -------------------------------------------------------------------
                         required time                        105.049    
                         arrival time                         -41.099    
  -------------------------------------------------------------------
                         slack                                 63.950    

Slack (MET) :             65.291ns  (required time - arrival time)
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_high_16_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_65 rise@100.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        34.588ns  (logic 5.024ns (14.525%)  route 29.564ns (85.475%))
  Logic Levels:           29  (LUT2=1 LUT4=6 LUT5=1 LUT6=21)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.834    35.973    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I5_O)        0.124    36.097 r  alu_auto/D_high_16_q[8]_i_10/O
                         net (fo=5, routed)           1.149    37.246    alu_auto/alu/multiplier/M_rca_a[20]_18[23]
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.124    37.370 r  alu_auto/D_high_16_q[8]_i_7/O
                         net (fo=2, routed)           0.775    38.145    alu_auto/alu/multiplier/M_rca_a[23]_21[23]
    SLICE_X59Y67         LUT6 (Prop_lut6_I1_O)        0.124    38.269 r  alu_auto/D_high_16_q[7]_i_3/O
                         net (fo=1, routed)           0.607    38.876    alu_auto/D_high_16_q[7]_i_3_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    39.000 r  alu_auto/D_high_16_q[7]_i_2/O
                         net (fo=2, routed)           0.796    39.796    alu_auto/M_alu_out[23]
    SLICE_X60Y61         FDRE                                         r  alu_auto/D_high_16_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)   100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.505   104.909    alu_auto/CLK
    SLICE_X60Y61         FDRE                                         r  alu_auto/D_high_16_q_reg[7]/C
                         clock pessimism              0.258   105.167    
                         clock uncertainty           -0.035   105.132    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.045   105.087    alu_auto/D_high_16_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -39.796    
  -------------------------------------------------------------------
                         slack                                 65.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 alu_auto/D_display_toggle_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_display_toggle_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  alu_auto/D_display_toggle_counter_q_reg[1]/Q
                         net (fo=18, routed)          0.069     1.732    alu_auto/D_display_toggle_counter_q_reg_n_0_[1]
    SLICE_X65Y60         LUT6 (Prop_lut6_I2_O)        0.099     1.831 r  alu_auto/D_display_toggle_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    alu_auto/D_display_toggle_counter_q[2]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[2]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.092     1.627    alu_auto/D_display_toggle_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_slow_clock_enable_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.824%)  route 0.211ns (53.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_auto/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=31, routed)          0.211     1.887    alu_auto/slow_clock_edge/D_states_q[2]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.932 r  alu_auto/slow_clock_edge/D_slow_clock_enable_q_i_1/O
                         net (fo=1, routed)           0.000     1.932    alu_auto/slow_clock_edge_n_0
    SLICE_X60Y60         FDRE                                         r  alu_auto/D_slow_clock_enable_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     2.049    alu_auto/CLK
    SLICE_X60Y60         FDRE                                         r  alu_auto/D_slow_clock_enable_q_reg/C
                         clock pessimism             -0.480     1.570    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     1.690    alu_auto/D_slow_clock_enable_q_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 alu_auto/D_display_toggle_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_display_toggle_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_auto/D_display_toggle_counter_q_reg[0]/Q
                         net (fo=3, routed)           0.167     1.843    alu_auto/D_display_toggle_counter_q_reg_n_0_[0]
    SLICE_X65Y60         LUT5 (Prop_lut5_I1_O)        0.042     1.885 r  alu_auto/D_display_toggle_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    alu_auto/D_display_toggle_counter_q[1]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.107     1.642    alu_auto/D_display_toggle_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.537    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/CLK
    SLICE_X61Y51         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.848    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_d__3[1]
    SLICE_X61Y51         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     2.052    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/CLK
    SLICE_X61Y51         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.066     1.603    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.589     1.533    alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/CLK
    SLICE_X63Y63         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.844    alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_d[1]
    SLICE_X63Y63         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     2.048    alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/CLK
    SLICE_X63Y63         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.066     1.599    alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.586     1.530    alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/CLK
    SLICE_X62Y68         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.845    alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_d__0[1]
    SLICE_X62Y68         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     2.044    alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/CLK
    SLICE_X62Y68         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.066     1.596    alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_auto/D_clock_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_clock_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X60Y55         FDRE                                         r  alu_auto/D_clock_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  alu_auto/D_clock_counter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.814    alu_auto/D_clock_counter_q_reg_n_0_[14]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  alu_auto/D_clock_counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    alu_auto/D_clock_counter_q_reg[12]_i_1_n_5
    SLICE_X60Y55         FDRE                                         r  alu_auto/D_clock_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X60Y55         FDRE                                         r  alu_auto/D_clock_counter_q_reg[14]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.134     1.670    alu_auto/D_clock_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_auto/D_clock_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_clock_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X60Y56         FDRE                                         r  alu_auto/D_clock_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  alu_auto/D_clock_counter_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.814    alu_auto/D_clock_counter_q_reg_n_0_[18]
    SLICE_X60Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  alu_auto/D_clock_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    alu_auto/D_clock_counter_q_reg[16]_i_1_n_5
    SLICE_X60Y56         FDRE                                         r  alu_auto/D_clock_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X60Y56         FDRE                                         r  alu_auto/D_clock_counter_q_reg[18]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.134     1.670    alu_auto/D_clock_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_auto/D_clock_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_clock_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X60Y57         FDRE                                         r  alu_auto/D_clock_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  alu_auto/D_clock_counter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.813    alu_auto/D_clock_counter_q_reg_n_0_[22]
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  alu_auto/D_clock_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    alu_auto/D_clock_counter_q_reg[20]_i_1_n_5
    SLICE_X60Y57         FDRE                                         r  alu_auto/D_clock_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     2.050    alu_auto/CLK
    SLICE_X60Y57         FDRE                                         r  alu_auto/D_clock_counter_q_reg[22]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.134     1.669    alu_auto/D_clock_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 alu_auto/D_clock_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_auto/D_clock_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.537    alu_auto/CLK
    SLICE_X60Y52         FDRE                                         r  alu_auto/D_clock_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  alu_auto/D_clock_counter_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.815    alu_auto/D_clock_counter_q_reg_n_0_[2]
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  alu_auto/D_clock_counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    alu_auto/D_clock_counter_q_reg[0]_i_1_n_5
    SLICE_X60Y52         FDRE                                         r  alu_auto/D_clock_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     2.052    alu_auto/CLK
    SLICE_X60Y52         FDRE                                         r  alu_auto/D_clock_counter_q_reg[2]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.134     1.671    alu_auto/D_clock_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y52   alu_auto/D_clock_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y56   alu_auto/D_clock_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y56   alu_auto/D_clock_counter_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y52   alu_auto/D_clock_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y52   alu_auto/D_clock_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y52   alu_auto/D_clock_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y52   alu_auto/D_clock_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y54   alu_auto/D_clock_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y55   alu_auto/D_clock_counter_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.710ns  (logic 6.519ns (44.316%)  route 8.191ns (55.684%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  D_result_checker_d2_carry_i_5/O
                         net (fo=13, routed)          1.703     3.156    alu_auto/led_OBUF[7]_inst_i_4_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.280 f  alu_auto/D_result_checker_d2_carry_i_6/O
                         net (fo=1, routed)           0.823     4.103    alu_auto/D_result_checker_d2_carry_i_6_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.124     4.227 r  alu_auto/D_result_checker_d2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.227    alu_auto/D_result_checker_d2_carry_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.740 r  alu_auto/D_result_checker_d2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.740    alu_auto/D_result_checker_d2_carry_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.857 r  alu_auto/D_result_checker_d2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.857    alu_auto/D_result_checker_d2_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.086 r  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.562     5.648    alu_auto/D_result_checker_d23_in
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.310     5.958 f  alu_auto/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.952     6.911    alu_auto/led_OBUF[7]_inst_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.035 r  alu_auto/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.150    11.185    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    14.710 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.710    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.936ns  (logic 6.546ns (46.970%)  route 7.390ns (53.030%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  D_result_checker_d2_carry_i_5/O
                         net (fo=13, routed)          1.703     3.156    alu_auto/led_OBUF[7]_inst_i_4_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.280 f  alu_auto/D_result_checker_d2_carry_i_6/O
                         net (fo=1, routed)           0.823     4.103    alu_auto/D_result_checker_d2_carry_i_6_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.124     4.227 r  alu_auto/D_result_checker_d2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.227    alu_auto/D_result_checker_d2_carry_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.740 r  alu_auto/D_result_checker_d2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.740    alu_auto/D_result_checker_d2_carry_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.857 r  alu_auto/D_result_checker_d2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.857    alu_auto/D_result_checker_d2_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.086 f  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.562     5.648    alu_auto/D_result_checker_d23_in
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.310     5.958 r  alu_auto/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.947     6.906    alu_auto/led_OBUF[7]_inst_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  alu_auto/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.354    10.384    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    13.936 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.936    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.146ns  (logic 1.925ns (46.422%)  route 2.221ns (53.578%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_result_checker_d2_carry_i_5/O
                         net (fo=13, routed)          0.546     0.767    alu_auto/led_OBUF[7]_inst_i_4_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.812 r  alu_auto/D_result_checker_d2_carry_i_4/O
                         net (fo=1, routed)           0.000     0.812    alu_auto/D_result_checker_d2_carry_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.957 r  alu_auto/D_result_checker_d2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.957    alu_auto/D_result_checker_d2_carry_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.997 r  alu_auto/D_result_checker_d2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.997    alu_auto/D_result_checker_d2_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.063 f  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.249     1.312    alu_auto/D_result_checker_d23_in
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.110     1.422 f  alu_auto/led_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           0.282     1.704    alu_auto/led_OBUF[7]_inst_i_4_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  alu_auto/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.144     2.893    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     4.146 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.146    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.557ns  (logic 1.898ns (41.649%)  route 2.659ns (58.351%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_result_checker_d2_carry_i_5/O
                         net (fo=13, routed)          0.546     0.767    alu_auto/led_OBUF[7]_inst_i_4_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.812 r  alu_auto/D_result_checker_d2_carry_i_4/O
                         net (fo=1, routed)           0.000     0.812    alu_auto/D_result_checker_d2_carry_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.957 r  alu_auto/D_result_checker_d2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.957    alu_auto/D_result_checker_d2_carry_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.997 r  alu_auto/D_result_checker_d2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.997    alu_auto/D_result_checker_d2_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.063 r  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.249     1.312    alu_auto/D_result_checker_d23_in
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.110     1.422 r  alu_auto/led_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           0.282     1.704    alu_auto/led_OBUF[7]_inst_i_4_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  alu_auto/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.582     3.331    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     4.557 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.557    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.960ns  (logic 10.891ns (20.184%)  route 43.069ns (79.816%))
  Logic Levels:           44  (CARRY4=1 LUT2=1 LUT3=1 LUT4=9 LUT5=3 LUT6=28 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.822    43.903    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    44.027 r  alu_auto/s0_i_19__0/O
                         net (fo=1, routed)           0.670    44.697    alu_auto/alu/multiplier/M_rca_a[27]_25[28]
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.124    44.821 r  alu_auto/s0_i_9/O
                         net (fo=4, routed)           0.828    45.649    alu_auto/alu/multiplier/M_rca_a[28]_26[28]
    SLICE_X62Y67         LUT5 (Prop_lut5_I3_O)        0.124    45.773 r  alu_auto/s0_i_3__0/O
                         net (fo=4, routed)           0.838    46.611    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_29_in
    SLICE_X61Y67         LUT4 (Prop_lut4_I2_O)        0.124    46.735 r  alu_auto/s0_i_3/O
                         net (fo=1, routed)           0.947    47.682    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_30_in
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.124    47.806 r  alu_auto/forLoop_idx_0_1648194812[31].fa/s0/O
                         net (fo=1, routed)           0.571    48.377    alu_auto/alu/multiplier/M_rca_a[31]_29[31]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.501 r  alu_auto/D_high_16_q[15]_i_1/O
                         net (fo=2, routed)           0.601    49.102    alu_auto/M_alu_out[31]
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    49.226 r  alu_auto/D_result_checker_d2_carry__1_i_1/O
                         net (fo=1, routed)           0.000    49.226    alu_auto/D_result_checker_d2_carry__1_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    49.544 r  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.562    50.106    alu_auto/D_result_checker_d23_in
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.310    50.416 f  alu_auto/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.952    51.368    alu_auto/led_OBUF[7]_inst_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124    51.492 r  alu_auto/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.150    55.643    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    59.168 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    59.168    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.186ns  (logic 10.918ns (20.528%)  route 42.268ns (79.472%))
  Logic Levels:           44  (CARRY4=1 LUT2=1 LUT3=1 LUT4=9 LUT5=3 LUT6=28 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          1.941     7.668    alu_auto/D_test_index_q_reg[7]_0[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.792 f  alu_auto/g0_b12_rep/O
                         net (fo=118, routed)         2.309    10.101    alu_auto/g0_b12_rep_n_0
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    10.253 f  alu_auto/D_low_16_q[7]_i_32/O
                         net (fo=6, routed)           1.430    11.683    alu_auto/alu/multiplier/M_rca_b[2]_31[28]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.326    12.009 r  alu_auto/D_low_16_q[7]_i_28/O
                         net (fo=6, routed)           0.859    12.868    alu_auto/D_low_16_q[7]_i_28_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.992 r  alu_auto/D_low_16_q[10]_i_40/O
                         net (fo=3, routed)           0.677    13.669    alu_auto/D_low_16_q[10]_i_40_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.793 r  alu_auto/D_low_16_q[12]_i_44/O
                         net (fo=4, routed)           1.050    14.842    alu_auto/D_low_16_q[12]_i_44_n_0
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.146    14.988 r  alu_auto/D_low_16_q[12]_i_42/O
                         net (fo=4, routed)           0.625    15.613    alu_auto/D_low_16_q[12]_i_42_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.328    15.941 r  alu_auto/D_low_16_q[12]_i_39/O
                         net (fo=3, routed)           1.187    17.129    alu_auto/alu/multiplier/M_rca_a[4]_2[11]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    17.253 r  alu_auto/D_low_16_q[12]_i_36/O
                         net (fo=4, routed)           1.219    18.472    alu_auto/alu/multiplier/M_rca_a[5]_3[11]
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  alu_auto/D_low_16_q[13]_i_29/O
                         net (fo=4, routed)           0.655    19.251    alu_auto/alu/multiplier/forLoop_idx_0_509228260[5].rca/p_12_in
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.375 r  alu_auto/D_low_16_q[14]_i_18/O
                         net (fo=2, routed)           0.993    20.367    alu_auto/alu/multiplier/M_rca_a[6]_4[14]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.491 r  alu_auto/D_low_16_q[14]_i_17/O
                         net (fo=2, routed)           0.835    21.326    alu_auto/alu/multiplier/M_rca_a[7]_5[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.450 r  alu_auto/D_low_16_q[14]_i_16/O
                         net (fo=3, routed)           1.019    22.469    alu_auto/alu/multiplier/M_rca_a[8]_6[14]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.593 r  alu_auto/D_low_16_q[15]_i_21/O
                         net (fo=2, routed)           0.723    23.316    alu_auto/D_low_16_q[15]_i_21_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.440 r  alu_auto/D_low_16_q[15]_i_19/O
                         net (fo=2, routed)           0.721    24.161    alu_auto/alu/multiplier/M_rca_a[10]_8[15]
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124    24.285 r  alu_auto/D_low_16_q[15]_i_16/O
                         net (fo=5, routed)           0.844    25.129    alu_auto/alu/multiplier/M_rca_a[11]_9[15]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.146    25.275 r  alu_auto/D_high_16_q[0]_i_13/O
                         net (fo=4, routed)           0.894    26.169    alu_auto/alu/multiplier/forLoop_idx_0_509228260[11].rca/p_15_in
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    26.497 r  alu_auto/D_high_16_q[2]_i_24/O
                         net (fo=3, routed)           0.840    27.337    alu_auto/alu/multiplier/M_rca_a[12]_10[17]
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124    27.461 r  alu_auto/D_high_16_q[2]_i_21/O
                         net (fo=3, routed)           1.073    28.534    alu_auto/alu/multiplier/M_rca_a[13]_11[17]
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.658 r  alu_auto/D_high_16_q[3]_i_15/O
                         net (fo=3, routed)           1.065    29.723    alu_auto/alu/multiplier/forLoop_idx_0_509228260[13].rca/p_18_in
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.150    29.873 r  alu_auto/D_high_16_q[3]_i_11/O
                         net (fo=4, routed)           1.124    30.997    alu_auto/alu/multiplier/M_rca_a[14]_12[19]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.326    31.323 r  alu_auto/D_high_16_q[3]_i_6/O
                         net (fo=6, routed)           1.131    32.454    alu_auto/alu/multiplier/M_rca_a[16]_14[19]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    32.578 r  alu_auto/D_high_16_q[4]_i_13/O
                         net (fo=3, routed)           0.998    33.576    alu_auto/alu/multiplier/forLoop_idx_0_509228260[18].rca/p_19_in
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.700 r  alu_auto/D_high_16_q[6]_i_22/O
                         net (fo=4, routed)           0.638    34.337    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_20_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    34.461 r  alu_auto/D_high_16_q[6]_i_20/O
                         net (fo=2, routed)           0.554    35.015    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_21_in
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    35.139 r  alu_auto/D_high_16_q[8]_i_20/O
                         net (fo=2, routed)           0.826    35.965    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_22_in
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    36.089 r  alu_auto/D_high_16_q[8]_i_23/O
                         net (fo=4, routed)           0.583    36.672    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_23_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.796 r  alu_auto/D_high_16_q[10]_i_22/O
                         net (fo=3, routed)           0.874    37.671    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_24_in
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    37.795 r  alu_auto/s0_i_76__0/O
                         net (fo=5, routed)           0.990    38.785    alu_auto/alu/multiplier/forLoop_idx_0_509228260[19].rca/p_26_in
    SLICE_X65Y76         LUT6 (Prop_lut6_I4_O)        0.124    38.909 r  alu_auto/s0_i_65__0/O
                         net (fo=2, routed)           0.805    39.714    alu_auto/alu/multiplier/M_rca_a[20]_18[28]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  alu_auto/s0_i_57__0/O
                         net (fo=4, routed)           0.849    40.687    alu_auto/alu/multiplier/M_rca_a[21]_19[28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.124    40.811 r  alu_auto/s0_i_45__0/O
                         net (fo=4, routed)           0.820    41.631    alu_auto/alu/multiplier/M_rca_a[22]_20[28]
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.146    41.777 r  alu_auto/s0_i_34__0/O
                         net (fo=4, routed)           0.976    42.753    alu_auto/alu/multiplier/M_rca_a[23]_21[28]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328    43.081 r  alu_auto/s0_i_23__0/O
                         net (fo=5, routed)           0.822    43.903    alu_auto/alu/multiplier/M_rca_a[25]_23[28]
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    44.027 r  alu_auto/s0_i_19__0/O
                         net (fo=1, routed)           0.670    44.697    alu_auto/alu/multiplier/M_rca_a[27]_25[28]
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.124    44.821 r  alu_auto/s0_i_9/O
                         net (fo=4, routed)           0.828    45.649    alu_auto/alu/multiplier/M_rca_a[28]_26[28]
    SLICE_X62Y67         LUT5 (Prop_lut5_I3_O)        0.124    45.773 r  alu_auto/s0_i_3__0/O
                         net (fo=4, routed)           0.838    46.611    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_29_in
    SLICE_X61Y67         LUT4 (Prop_lut4_I2_O)        0.124    46.735 r  alu_auto/s0_i_3/O
                         net (fo=1, routed)           0.947    47.682    alu_auto/alu/multiplier/forLoop_idx_0_509228260[28].rca/p_30_in
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.124    47.806 r  alu_auto/forLoop_idx_0_1648194812[31].fa/s0/O
                         net (fo=1, routed)           0.571    48.377    alu_auto/alu/multiplier/M_rca_a[31]_29[31]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.124    48.501 r  alu_auto/D_high_16_q[15]_i_1/O
                         net (fo=2, routed)           0.601    49.102    alu_auto/M_alu_out[31]
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    49.226 r  alu_auto/D_result_checker_d2_carry__1_i_1/O
                         net (fo=1, routed)           0.000    49.226    alu_auto/D_result_checker_d2_carry__1_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    49.544 f  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.562    50.106    alu_auto/D_result_checker_d23_in
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.310    50.416 r  alu_auto/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.947    51.363    alu_auto/led_OBUF[7]_inst_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124    51.487 r  alu_auto/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.354    54.842    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    58.394 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    58.394    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.919ns  (logic 4.482ns (45.189%)  route 5.437ns (54.811%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.098     6.762    alu_auto/D_states_q[1]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.152     6.914 r  alu_auto/io_led[1][7]_INST_0_i_2/O
                         net (fo=14, routed)          1.649     8.563    alu_auto/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.326     8.889 r  alu_auto/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.690    11.579    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    15.127 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    15.127    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.437ns (45.017%)  route 5.419ns (54.983%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.098     6.762    alu_auto/D_states_q[1]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.152     6.914 r  alu_auto/io_led[1][7]_INST_0_i_2/O
                         net (fo=14, routed)          1.283     8.197    alu_auto/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.326     8.523 r  alu_auto/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.038    11.561    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.064 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    15.064    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.598ns  (logic 4.480ns (46.675%)  route 5.118ns (53.325%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.098     6.762    alu_auto/D_states_q[1]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.152     6.914 r  alu_auto/io_led[1][7]_INST_0_i_2/O
                         net (fo=14, routed)          1.161     8.074    alu_auto/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.326     8.400 r  alu_auto/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.860    11.260    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    14.806 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    14.806    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 4.484ns (46.864%)  route 5.084ns (53.136%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.098     6.762    alu_auto/D_states_q[1]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.152     6.914 r  alu_auto/io_led[1][7]_INST_0_i_2/O
                         net (fo=14, routed)          1.518     8.432    alu_auto/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.326     8.758 r  alu_auto/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.468    11.226    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    14.776 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    14.776    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_display_toggle_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.341ns  (logic 4.388ns (46.970%)  route 4.954ns (53.030%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  alu_auto/D_display_toggle_counter_q_reg[1]/Q
                         net (fo=18, routed)          1.214     6.841    alu_auto/D_display_toggle_counter_q_reg_n_0_[1]
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.299     7.140 f  alu_auto/io_led[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.872     8.012    alu_auto/io_led[0][0]_INST_0_i_2_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  alu_auto/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.868    11.004    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.549 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    14.549    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.435ns (48.829%)  route 4.647ns (51.171%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.098     6.762    alu_auto/D_states_q[1]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.152     6.914 r  alu_auto/io_led[1][7]_INST_0_i_2/O
                         net (fo=14, routed)          1.485     8.399    alu_auto/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.326     8.725 r  alu_auto/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.065    10.789    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    14.290 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    14.290    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.957ns  (logic 4.245ns (47.391%)  route 4.712ns (52.609%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.548     7.212    alu_auto/D_states_q[1]
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.336 r  alu_auto/io_led[0][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.103     8.439    alu_auto/io_led[0][6]_INST_0_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.563 r  alu_auto/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.061    10.624    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.165 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000    14.165    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.485ns (50.094%)  route 4.468ns (49.906%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.208    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  alu_auto/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=34, routed)          1.098     6.762    alu_auto/D_states_q[1]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.152     6.914 r  alu_auto/io_led[1][7]_INST_0_i_2/O
                         net (fo=14, routed)          0.495     7.409    alu_auto/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.735 r  alu_auto/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.875    10.610    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    14.161 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    14.161    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.303%)  route 0.380ns (21.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X65Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  alu_auto/D_test_index_q_reg[6]/Q
                         net (fo=4, routed)           0.380     2.057    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.287 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.287    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.387ns (77.532%)  route 0.402ns (22.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  alu_auto/D_test_index_q_reg[3]/Q
                         net (fo=41, routed)          0.402     2.102    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.325 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.325    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.370ns (76.282%)  route 0.426ns (23.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X65Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  alu_auto/D_test_index_q_reg[5]/Q
                         net (fo=40, routed)          0.426     2.103    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.332 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.332    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.386ns (74.695%)  route 0.470ns (25.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X64Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  alu_auto/D_test_index_q_reg[2]/Q
                         net (fo=42, routed)          0.470     2.169    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.392 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.392    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.413ns (75.700%)  route 0.454ns (24.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.536    alu_auto/CLK
    SLICE_X65Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  alu_auto/D_test_index_q_reg[7]/Q
                         net (fo=3, routed)           0.454     2.117    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.403 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.403    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_high_16_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.451ns (72.288%)  route 0.556ns (27.712%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     1.534    alu_auto/CLK
    SLICE_X60Y61         FDRE                                         r  alu_auto/D_high_16_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  alu_auto/D_high_16_q_reg[7]/Q
                         net (fo=2, routed)           0.060     1.758    alu_auto/D_high_16_q_reg_n_0_[7]
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  alu_auto/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.299    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.542 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.542    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_test_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.376ns (68.015%)  route 0.647ns (31.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X61Y59         FDRE                                         r  alu_auto/D_test_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_auto/D_test_index_q_reg[4]/Q
                         net (fo=41, routed)          0.647     2.323    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.557 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.557    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_low_16_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.388ns (67.468%)  route 0.669ns (32.532%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.589     1.533    alu_auto/CLK
    SLICE_X61Y62         FDRE                                         r  alu_auto/D_low_16_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_auto/D_low_16_q_reg[15]/Q
                         net (fo=2, routed)           0.169     1.843    alu_auto/D_low_16_q_reg_n_0_[15]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  alu_auto/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.500     2.388    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.590 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.590    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_high_16_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.434ns (69.585%)  route 0.627ns (30.415%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.588     1.532    alu_auto/CLK
    SLICE_X61Y63         FDRE                                         r  alu_auto/D_high_16_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_auto/D_high_16_q_reg[8]/Q
                         net (fo=2, routed)           0.205     1.877    alu_auto/p_1_in[0]
    SLICE_X65Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  alu_auto/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.422     2.345    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.593 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.593    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_display_toggle_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.469ns (70.127%)  route 0.626ns (29.873%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  alu_auto/D_display_toggle_counter_q_reg[1]/Q
                         net (fo=18, routed)          0.139     1.801    alu_auto/D_display_toggle_counter_q_reg_n_0_[1]
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)        0.099     1.900 r  alu_auto/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.487     2.387    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.629 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.629    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            alu_auto/D_result_checker_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.125ns  (logic 3.118ns (43.757%)  route 4.007ns (56.243%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  D_result_checker_d2_carry_i_5/O
                         net (fo=13, routed)          1.703     3.156    alu_auto/led_OBUF[7]_inst_i_4_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.280 f  alu_auto/D_result_checker_d2_carry_i_6/O
                         net (fo=1, routed)           0.823     4.103    alu_auto/D_result_checker_d2_carry_i_6_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.124     4.227 r  alu_auto/D_result_checker_d2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.227    alu_auto/D_result_checker_d2_carry_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.740 r  alu_auto/D_result_checker_d2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.740    alu_auto/D_result_checker_d2_carry_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.857 r  alu_auto/D_result_checker_d2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.857    alu_auto/D_result_checker_d2_carry__0_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.086 r  alu_auto/D_result_checker_d2_carry__1/CO[2]
                         net (fo=2, routed)           0.562     5.648    alu_auto/D_result_checker_d23_in
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.310     5.958 f  alu_auto/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.426     6.384    alu_auto/led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.508 r  alu_auto/D_result_checker_q[0]_i_2/O
                         net (fo=1, routed)           0.493     7.001    alu_auto/D_result_checker_q[0]_i_2_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.125 r  alu_auto/D_result_checker_q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.125    alu_auto/D_result_checker_q[0]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  alu_auto/D_result_checker_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504     4.908    alu_auto/CLK
    SLICE_X62Y64         FDRE                                         r  alu_auto/D_result_checker_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.634ns (27.078%)  route 4.400ns (72.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.713     5.223    reset_cond/rst_n_IBUF
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.347 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.687     6.034    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.634ns (27.078%)  route 4.400ns (72.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.713     5.223    reset_cond/rst_n_IBUF
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.347 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.687     6.034    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.634ns (27.078%)  route 4.400ns (72.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.713     5.223    reset_cond/rst_n_IBUF
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.347 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.687     6.034    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.634ns (27.078%)  route 4.400ns (72.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.713     5.223    reset_cond/rst_n_IBUF
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.347 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.687     6.034    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X62Y56         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/FSM_sequential_D_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.394ns  (logic 1.960ns (36.328%)  route 3.435ns (63.672%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           1.770     3.234    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.124     3.358 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.568     3.926    alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.050 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.280     4.329    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.453 r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.817     5.270    alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q_reg[1]_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I1_O)        0.124     5.394 r  alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.394    alu_auto/forLoop_idx_0_921667751[3].io_button_cond_n_2
    SLICE_X61Y61         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.505     4.909    alu_auto/CLK
    SLICE_X61Y61         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 1.529ns (29.151%)  route 3.716ns (70.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.716     5.245    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X61Y51         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509     4.913    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/CLK
    SLICE_X61Y51         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.960ns (39.982%)  route 2.942ns (60.018%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           1.770     3.234    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.124     3.358 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.568     3.926    alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.050 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.280     4.329    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.453 r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.324     4.777    alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q_reg[1]_1
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.901 r  alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.901    alu_auto/forLoop_idx_0_921667751[3].io_button_cond_n_0
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.507     4.911    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/FSM_sequential_D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 1.960ns (40.006%)  route 2.939ns (59.994%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           1.770     3.234    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.124     3.358 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.568     3.926    alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.050 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.280     4.329    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.453 r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.321     4.774    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_3
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.898    alu_auto/slow_clock_edge_n_1
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.507     4.911    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_display_toggle_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.740ns (40.325%)  route 2.574ns (59.675%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           1.756     3.220    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.344 r  alu_auto/slow_clock_edge/D_display_toggle_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.818     4.162    alu_auto/D_display_toggle_counter_d
    SLICE_X65Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.314 r  alu_auto/D_display_toggle_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.314    alu_auto/D_display_toggle_counter_q[1]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.507     4.911    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.260ns (30.687%)  route 0.587ns (69.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.587     0.847    alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X63Y63         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     2.048    alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/CLK
    SLICE_X63Y63         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/FSM_sequential_D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.277ns (30.483%)  route 0.631ns (69.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           0.631     0.863    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.908 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.908    alu_auto/slow_clock_edge_n_1
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.257ns (27.575%)  route 0.674ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.674     0.931    alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X62Y68         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     2.044    alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/CLK
    SLICE_X62Y68         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            alu_auto/forLoop_idx_0_921667751[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.270ns (24.238%)  route 0.843ns (75.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.843     1.112    alu_auto/forLoop_idx_0_921667751[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X65Y67         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.855     2.045    alu_auto/forLoop_idx_0_921667751[3].io_button_cond/sync/CLK
    SLICE_X65Y67         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu_auto/forLoop_idx_0_921667751[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.268ns (22.415%)  route 0.929ns (77.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.929     1.197    alu_auto/forLoop_idx_0_921667751[2].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X62Y61         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/forLoop_idx_0_921667751[2].io_button_cond/sync/CLK
    SLICE_X62Y61         FDRE                                         r  alu_auto/forLoop_idx_0_921667751[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_display_toggle_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.321ns (24.666%)  route 0.979ns (75.334%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           0.689     0.921    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.966 r  alu_auto/slow_clock_edge/D_display_toggle_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.290     1.256    alu_auto/D_display_toggle_counter_d
    SLICE_X65Y60         LUT5 (Prop_lut5_I3_O)        0.044     1.300 r  alu_auto/D_display_toggle_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.300    alu_auto/D_display_toggle_counter_q[1]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_display_toggle_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.322ns (24.743%)  route 0.978ns (75.257%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           0.689     0.921    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.966 r  alu_auto/slow_clock_edge/D_display_toggle_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.289     1.255    alu_auto/D_display_toggle_counter_d
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.300 r  alu_auto/D_display_toggle_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.300    alu_auto/D_display_toggle_counter_q[2]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_display_toggle_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.322ns (24.724%)  route 0.979ns (75.276%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           0.689     0.921    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.966 r  alu_auto/slow_clock_edge/D_display_toggle_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.290     1.256    alu_auto/D_display_toggle_counter_d
    SLICE_X65Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.301 r  alu_auto/D_display_toggle_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.301    alu_auto/D_display_toggle_counter_q[0]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X65Y60         FDRE                                         r  alu_auto/D_display_toggle_counter_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.367ns (27.062%)  route 0.988ns (72.938%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           0.622     0.854    alu_auto/FSM_sequential_D_states_q_reg[2]_0
    SLICE_X62Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.899 r  alu_auto/FSM_sequential_D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.197     1.096    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[1]_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.169     1.310    alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q_reg[1]_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.355 r  alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.355    alu_auto/forLoop_idx_0_921667751[3].io_button_cond_n_0
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.051    alu_auto/CLK
    SLICE_X62Y60         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/FSM_sequential_D_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.412ns (24.083%)  route 1.298ns (75.917%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  FSM_sequential_D_states_q_reg[2]_i_3/O
                         net (fo=4, routed)           0.696     0.928    alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.973 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.212     1.185    alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_7_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.230 r  alu_auto/slow_clock_edge/FSM_sequential_D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.099     1.328    alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q_reg[2]_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.373 r  alu_auto/forLoop_idx_0_921667751[4].io_button_cond/FSM_sequential_D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.291     1.664    alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q_reg[1]_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.709 r  alu_auto/forLoop_idx_0_921667751[3].io_button_cond/FSM_sequential_D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.709    alu_auto/forLoop_idx_0_921667751[3].io_button_cond_n_2
    SLICE_X61Y61         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     2.049    alu_auto/CLK
    SLICE_X61Y61         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[0]/C





