// Programs
0;CONFIG0.RES0.INSTANCE0;SUPERSTATES;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;SUPERSTATES;
1;VAR;CONFIG0.RES0.INSTANCE0.WDT;CONFIG0.RES0.INSTANCE0.WDT;DINT;
2;VAR;CONFIG0.RES0.INSTANCE0.PROX;CONFIG0.RES0.INSTANCE0.PROX;BOOL;
3;VAR;CONFIG0.RES0.INSTANCE0.A0;CONFIG0.RES0.INSTANCE0.A0;BOOL;
4;VAR;CONFIG0.RES0.INSTANCE0.A1;CONFIG0.RES0.INSTANCE0.A1;BOOL;
5;VAR;CONFIG0.RES0.INSTANCE0.B0;CONFIG0.RES0.INSTANCE0.B0;BOOL;
6;VAR;CONFIG0.RES0.INSTANCE0.B2;CONFIG0.RES0.INSTANCE0.B2;BOOL;
7;VAR;CONFIG0.RES0.INSTANCE0.B1;CONFIG0.RES0.INSTANCE0.B1;BOOL;
8;VAR;CONFIG0.RES0.INSTANCE0.C0;CONFIG0.RES0.INSTANCE0.C0;BOOL;
9;VAR;CONFIG0.RES0.INSTANCE0.C1;CONFIG0.RES0.INSTANCE0.C1;BOOL;
10;VAR;CONFIG0.RES0.INSTANCE0.D0;CONFIG0.RES0.INSTANCE0.D0;BOOL;
11;VAR;CONFIG0.RES0.INSTANCE0.EMG;CONFIG0.RES0.INSTANCE0.EMG;BOOL;
12;VAR;CONFIG0.RES0.INSTANCE0.MANUAL;CONFIG0.RES0.INSTANCE0.MANUAL;BOOL;
13;VAR;CONFIG0.RES0.INSTANCE0.SERVICE;CONFIG0.RES0.INSTANCE0.SERVICE;BOOL;
14;VAR;CONFIG0.RES0.INSTANCE0.AUTO;CONFIG0.RES0.INSTANCE0.AUTO;BOOL;
15;VAR;CONFIG0.RES0.INSTANCE0.START;CONFIG0.RES0.INSTANCE0.START;BOOL;
16;VAR;CONFIG0.RES0.INSTANCE0.INIT.X;CONFIG0.RES0.INSTANCE0.__step_list[0].X;BOOL;
17;VAR;CONFIG0.RES0.INSTANCE0.INIT->IDLE;CONFIG0.RES0.INSTANCE0.__debug_transition_list[0];BOOL;
18;VAR;CONFIG0.RES0.INSTANCE0.IDLE.X;CONFIG0.RES0.INSTANCE0.__step_list[1].X;BOOL;
19;VAR;CONFIG0.RES0.INSTANCE0.IDLE->AUTOPRODUCTION;CONFIG0.RES0.INSTANCE0.__debug_transition_list[1];BOOL;
20;VAR;CONFIG0.RES0.INSTANCE0.AUTOPRODUCTION.X;CONFIG0.RES0.INSTANCE0.__step_list[2].X;BOOL;
21;VAR;CONFIG0.RES0.INSTANCE0.AUTOPRODUCTION->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[2];BOOL;
22;VAR;CONFIG0.RES0.INSTANCE0.K1.X;CONFIG0.RES0.INSTANCE0.__step_list[3].X;BOOL;
23;VAR;CONFIG0.RES0.INSTANCE0.K1->K2;CONFIG0.RES0.INSTANCE0.__debug_transition_list[3];BOOL;
24;VAR;CONFIG0.RES0.INSTANCE0.K2.X;CONFIG0.RES0.INSTANCE0.__step_list[4].X;BOOL;
25;VAR;CONFIG0.RES0.INSTANCE0.K2->K3;CONFIG0.RES0.INSTANCE0.__debug_transition_list[4];BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.K3.X;CONFIG0.RES0.INSTANCE0.__step_list[5].X;BOOL;
27;VAR;CONFIG0.RES0.INSTANCE0.K3->K4;CONFIG0.RES0.INSTANCE0.__debug_transition_list[5];BOOL;
28;VAR;CONFIG0.RES0.INSTANCE0.K4.X;CONFIG0.RES0.INSTANCE0.__step_list[6].X;BOOL;
29;VAR;CONFIG0.RES0.INSTANCE0.K4->K5;CONFIG0.RES0.INSTANCE0.__debug_transition_list[6];BOOL;
30;VAR;CONFIG0.RES0.INSTANCE0.K5.X;CONFIG0.RES0.INSTANCE0.__step_list[7].X;BOOL;
31;VAR;CONFIG0.RES0.INSTANCE0.K5->K6;CONFIG0.RES0.INSTANCE0.__debug_transition_list[7];BOOL;
32;VAR;CONFIG0.RES0.INSTANCE0.K6.X;CONFIG0.RES0.INSTANCE0.__step_list[8].X;BOOL;
33;VAR;CONFIG0.RES0.INSTANCE0.K6->K7;CONFIG0.RES0.INSTANCE0.__debug_transition_list[8];BOOL;
34;VAR;CONFIG0.RES0.INSTANCE0.K7.X;CONFIG0.RES0.INSTANCE0.__step_list[9].X;BOOL;
35;VAR;CONFIG0.RES0.INSTANCE0.K7->K8;CONFIG0.RES0.INSTANCE0.__debug_transition_list[9];BOOL;
36;VAR;CONFIG0.RES0.INSTANCE0.K8.X;CONFIG0.RES0.INSTANCE0.__step_list[10].X;BOOL;
37;VAR;CONFIG0.RES0.INSTANCE0.K8->K9;CONFIG0.RES0.INSTANCE0.__debug_transition_list[10];BOOL;
38;VAR;CONFIG0.RES0.INSTANCE0.K9.X;CONFIG0.RES0.INSTANCE0.__step_list[11].X;BOOL;
39;VAR;CONFIG0.RES0.INSTANCE0.K9->K10;CONFIG0.RES0.INSTANCE0.__debug_transition_list[11];BOOL;
40;VAR;CONFIG0.RES0.INSTANCE0.K10.X;CONFIG0.RES0.INSTANCE0.__step_list[12].X;BOOL;
41;VAR;CONFIG0.RES0.INSTANCE0.K10->K11;CONFIG0.RES0.INSTANCE0.__debug_transition_list[12];BOOL;
42;VAR;CONFIG0.RES0.INSTANCE0.K11.X;CONFIG0.RES0.INSTANCE0.__step_list[13].X;BOOL;
43;VAR;CONFIG0.RES0.INSTANCE0.K11->IDLE;CONFIG0.RES0.INSTANCE0.__debug_transition_list[13];BOOL;
44;VAR;CONFIG0.RES0.INSTANCE0.K10->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[14];BOOL;
45;VAR;CONFIG0.RES0.INSTANCE0.K10->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[15];BOOL;
46;VAR;CONFIG0.RES0.INSTANCE0.EMERGENCY.X;CONFIG0.RES0.INSTANCE0.__step_list[14].X;BOOL;
47;VAR;CONFIG0.RES0.INSTANCE0.EMERGENCY->IDLE;CONFIG0.RES0.INSTANCE0.__debug_transition_list[16];BOOL;
48;VAR;CONFIG0.RES0.INSTANCE0.K9->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[17];BOOL;
49;VAR;CONFIG0.RES0.INSTANCE0.K9->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[18];BOOL;
50;VAR;CONFIG0.RES0.INSTANCE0.K8->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[19];BOOL;
51;VAR;CONFIG0.RES0.INSTANCE0.K8->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[20];BOOL;
52;VAR;CONFIG0.RES0.INSTANCE0.K7->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[21];BOOL;
53;VAR;CONFIG0.RES0.INSTANCE0.K7->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[22];BOOL;
54;VAR;CONFIG0.RES0.INSTANCE0.K6->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[23];BOOL;
55;VAR;CONFIG0.RES0.INSTANCE0.K6->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[24];BOOL;
56;VAR;CONFIG0.RES0.INSTANCE0.K5->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[25];BOOL;
57;VAR;CONFIG0.RES0.INSTANCE0.K5->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[26];BOOL;
58;VAR;CONFIG0.RES0.INSTANCE0.K4->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[27];BOOL;
59;VAR;CONFIG0.RES0.INSTANCE0.K4->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[28];BOOL;
60;VAR;CONFIG0.RES0.INSTANCE0.K3->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[29];BOOL;
61;VAR;CONFIG0.RES0.INSTANCE0.K3->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[30];BOOL;
62;VAR;CONFIG0.RES0.INSTANCE0.K2->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[31];BOOL;
63;VAR;CONFIG0.RES0.INSTANCE0.K2->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[32];BOOL;
64;VAR;CONFIG0.RES0.INSTANCE0.K1->K1;CONFIG0.RES0.INSTANCE0.__debug_transition_list[33];BOOL;
65;VAR;CONFIG0.RES0.INSTANCE0.K1->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[34];BOOL;
66;VAR;CONFIG0.RES0.INSTANCE0.AUTOPRODUCTION->EMERGENCY;CONFIG0.RES0.INSTANCE0.__debug_transition_list[35];BOOL;
67;VAR;CONFIG0.RES0.INSTANCE0.AUTOPRODUCTION->AUTOPRODUCTION;CONFIG0.RES0.INSTANCE0.__debug_transition_list[36];BOOL;
68;VAR;CONFIG0.RES0.INSTANCE0.IDLE->IDLE;CONFIG0.RES0.INSTANCE0.__debug_transition_list[37];BOOL;
69;VAR;CONFIG0.RES0.INSTANCE0.IDLE->IDLE;CONFIG0.RES0.INSTANCE0.__debug_transition_list[38];BOOL;


// Ticktime
20000000
