// Seed: 847047752
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply1 id_10
    , id_12
);
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_3 = 32'd18
) (
    input wire id_0,
    inout wand _id_1
);
  wire  _id_3 = id_1, id_4 = id_1;
  logic id_5;
  ;
  wire [{  1  ==  id_1  ,  -1  ,  id_3  ,  1  ,  -  id_1  } : id_1] id_6 = id_4;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_8 = 0;
  uwire [1 : -1] id_7 = 1;
endmodule
