Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct  1 21:56:04 2023
| Host         : LAPTOP-0PHVI0E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (18)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/gcd_we_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/x_we_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/y_we_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.721        0.000                      0                   24        0.252        0.000                      0                   24        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.721        0.000                      0                   24        0.252        0.000                      0                   24        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    counter_reg[12]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.432 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.432    counter_reg[16]_i_1_n_6
    SLICE_X61Y33         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    counter_reg[12]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.337 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.337    counter_reg[16]_i_1_n_5
    SLICE_X61Y33         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    counter_reg[12]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.321 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.321    counter_reg[16]_i_1_n_7
    SLICE_X61Y33         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.318 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.318    counter_reg[12]_i_1_n_6
    SLICE_X61Y32         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.851    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDCE (Setup_fdce_C_D)        0.062    15.152    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.297 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.297    counter_reg[12]_i_1_n_4
    SLICE_X61Y32         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.851    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDCE (Setup_fdce_C_D)        0.062    15.152    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.223 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.223    counter_reg[12]_i_1_n_5
    SLICE_X61Y32         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.851    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDCE (Setup_fdce_C_D)        0.062    15.152    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    counter_reg[8]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.207 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.207    counter_reg[12]_i_1_n_7
    SLICE_X61Y32         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.851    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDCE (Setup_fdce_C_D)        0.062    15.152    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.204 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.204    counter_reg[8]_i_1_n_6
    SLICE_X61Y31         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.062    15.150    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.183 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.183    counter_reg[8]_i_1_n_4
    SLICE_X61Y31         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.062    15.150    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.041ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.145    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.082    counter_reg_n_0_[1]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.756 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    counter_reg[0]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    counter_reg[4]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.109 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.109    counter_reg[8]_i_1_n_5
    SLICE_X61Y31         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  master_clock (IN)
                         net (fo=0)                   0.000    10.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.062    15.150    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  8.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    counter_reg_n_0_[11]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    counter_reg[8]_i_1_n_4
    SLICE_X61Y31         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     1.982    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y31         FDCE (Hold_fdce_C_D)         0.105     1.575    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    counter_reg_n_0_[15]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    counter_reg[12]_i_1_n_4
    SLICE_X61Y32         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.983    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.105     1.576    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    counter_reg_n_0_[3]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    counter_reg[0]_i_1_n_4
    SLICE_X61Y29         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.469    master_clock_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    counter_reg_n_0_[7]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    counter_reg[4]_i_1_n_4
    SLICE_X61Y30         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.981    master_clock_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.105     1.574    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    counter_reg_n_0_[12]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    counter_reg[12]_i_1_n_7
    SLICE_X61Y32         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.983    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.105     1.576    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    counter_reg_n_0_[8]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    counter_reg[8]_i_1_n_7
    SLICE_X61Y31         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     1.982    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y31         FDCE (Hold_fdce_C_D)         0.105     1.575    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.469    master_clock_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    counter_reg_n_0_[4]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    counter_reg[4]_i_1_n_7
    SLICE_X61Y30         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.981    master_clock_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.105     1.574    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.721    counter_reg_n_0_[10]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    counter_reg[8]_i_1_n_5
    SLICE_X61Y31         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     1.982    master_clock_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y31         FDCE (Hold_fdce_C_D)         0.105     1.575    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.722    counter_reg_n_0_[14]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    counter_reg[12]_i_1_n_5
    SLICE_X61Y32         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.983    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[14]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.105     1.576    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    counter_reg_n_0_[2]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    counter_reg[0]_i_1_n_5
    SLICE_X61Y29         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { master_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  master_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y31   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y31   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/U3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 4.471ns (50.087%)  route 4.456ns (49.913%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[2]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0/U3/data_out_reg[2]/Q
                         net (fo=1, routed)           1.121     1.577    U0/U3/gcd[2]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.701 r  U0/U3/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     2.532    U0/U3/sel0[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.153     2.685 r  U0/U3/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.504     5.189    cathodes_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.738     8.927 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.927    cathodes[0]
    U7                                                                r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 4.491ns (51.737%)  route 4.190ns (48.263%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[1]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0/U3/data_out_reg[1]/Q
                         net (fo=1, routed)           1.071     1.527    U0/U3/gcd[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.651 r  U0/U3/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.022     2.673    U0/U3/sel0[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.825 r  U0/U3/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.096     4.922    cathodes_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759     8.681 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.681    cathodes[4]
    U8                                                                r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.470ns (51.521%)  route 4.206ns (48.479%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[1]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0/U3/data_out_reg[1]/Q
                         net (fo=1, routed)           1.071     1.527    U0/U3/gcd[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.651 r  U0/U3/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.032     2.683    U0/U3/sel0[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.150     2.833 r  U0/U3/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.103     4.936    cathodes_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     8.675 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.675    cathodes[3]
    V8                                                                r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.224ns (49.864%)  route 4.247ns (50.136%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[1]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U0/U3/data_out_reg[1]/Q
                         net (fo=1, routed)           1.071     1.527    U0/U3/gcd[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.651 f  U0/U3/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.022     2.673    U0/U3/sel0[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     2.797 r  U0/U3/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.154     4.951    cathodes_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.471 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.471    cathodes[2]
    U5                                                                r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.208ns (49.729%)  route 4.254ns (50.271%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[1]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0/U3/data_out_reg[1]/Q
                         net (fo=1, routed)           1.071     1.527    U0/U3/gcd[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.651 r  U0/U3/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.032     2.683    U0/U3/sel0[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.807 r  U0/U3/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.151     4.958    cathodes_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.463 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.463    cathodes[1]
    V5                                                                r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.233ns (50.991%)  route 4.069ns (49.009%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[2]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0/U3/data_out_reg[2]/Q
                         net (fo=1, routed)           1.121     1.577    U0/U3/gcd[2]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.701 r  U0/U3/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.850     2.551    U0/U3/sel0[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     2.675 r  U0/U3/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.098     4.773    cathodes_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.302 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.302    cathodes[5]
    W6                                                                r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.215ns (51.053%)  route 4.041ns (48.947%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  U0/U3/data_out_reg[2]/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0/U3/data_out_reg[2]/Q
                         net (fo=1, routed)           1.121     1.577    U0/U3/gcd[2]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.701 r  U0/U3/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     2.532    U0/U3/sel0[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     2.656 r  U0/U3/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.089     4.745    cathodes_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.256 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.256    cathodes[6]
    W7                                                                r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.079ns (58.251%)  route 2.924ns (41.749%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE                         0.000     0.000 r  U3/count_reg[1]/C
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/count_reg[1]/Q
                         net (fo=7, routed)           1.061     1.517    U0/U3/anodes[1][1]
    SLICE_X63Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.641 r  U0/U3/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.504    anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.003 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.003    anodes[1]
    U4                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 4.313ns (64.227%)  route 2.402ns (35.773%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE                         0.000     0.000 r  U3/count_reg[0]/C
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/count_reg[0]/Q
                         net (fo=8, routed)           0.700     1.156    U3/Q[0]
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.152     1.308 r  U3/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.702     3.010    anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.715 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.715    anodes[0]
    U2                                                                r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            U0/U0/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 2.441ns (38.263%)  route 3.939ns (61.737%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  x_IBUF[1]_inst/O
                         net (fo=1, routed)           3.939     5.400    U0/U1/x_IBUF[1]
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  U0/U1/data_out[3]_i_9__0/O
                         net (fo=1, routed)           0.000     5.524    U0/U1/data_out[3]_i_9__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.057 r  U0/U1/data_out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.057    U0/U1/data_out_reg[3]_i_1__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.380 r  U0/U1/data_out_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.380    U0/U0/data_out_reg[7]_1[5]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.903%)  route 0.123ns (49.097%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE                         0.000     0.000 r  delay1_reg/C
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  delay1_reg/Q
                         net (fo=2, routed)           0.123     0.251    delay1
    SLICE_X63Y34         FDCE                                         r  delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE                         0.000     0.000 r  delay3_reg/C
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay3_reg/Q
                         net (fo=3, routed)           0.121     0.262    delay3
    SLICE_X63Y34         FDCE                                         r  delay4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE                         0.000     0.000 r  delay4_reg/C
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay4_reg/Q
                         net (fo=3, routed)           0.188     0.329    delay4
    SLICE_X63Y34         FDCE                                         r  delay5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U0/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/U3/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.301%)  route 0.190ns (53.699%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE                         0.000     0.000 r  U0/U0/data_out_reg[5]/C
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U0/U0/data_out_reg[5]/Q
                         net (fo=9, routed)           0.190     0.354    U0/U3/D[5]
    SLICE_X62Y33         FDCE                                         r  U0/U3/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U0/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/U3/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.164ns (44.771%)  route 0.202ns (55.229%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE                         0.000     0.000 r  U0/U0/data_out_reg[6]/C
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U0/U0/data_out_reg[6]/Q
                         net (fo=9, routed)           0.202     0.366    U0/U3/D[6]
    SLICE_X62Y33         FDCE                                         r  U0/U3/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.296%)  route 0.237ns (62.704%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE                         0.000     0.000 r  delay0_reg/C
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay0_reg/Q
                         net (fo=2, routed)           0.237     0.378    delay0
    SLICE_X63Y34         FDCE                                         r  delay1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U0/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/U3/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.164ns (43.001%)  route 0.217ns (56.999%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE                         0.000     0.000 r  U0/U0/data_out_reg[7]/C
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U0/U0/data_out_reg[7]/Q
                         net (fo=8, routed)           0.217     0.381    U0/U3/D[7]
    SLICE_X62Y33         FDCE                                         r  U0/U3/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/U3/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.164ns (42.779%)  route 0.219ns (57.221%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE                         0.000     0.000 r  U0/U0/data_out_reg[4]/C
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U0/U0/data_out_reg[4]/Q
                         net (fo=9, routed)           0.219     0.383    U0/U3/D[4]
    SLICE_X62Y33         FDCE                                         r  U0/U3/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.650%)  route 0.213ns (53.350%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE                         0.000     0.000 r  U3/count_reg[1]/C
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/count_reg[1]/Q
                         net (fo=7, routed)           0.213     0.354    U3/Q[1]
    SLICE_X63Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.399 r  U3/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    U3/plusOp[1]
    SLICE_X63Y33         FDCE                                         r  U3/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.364%)  route 0.215ns (53.636%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE                         0.000     0.000 r  delay2_reg/C
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay2_reg/Q
                         net (fo=1, routed)           0.215     0.356    delay2
    SLICE_X63Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.401 r  delay3_i_1/O
                         net (fo=1, routed)           0.000     0.401    debounce
    SLICE_X63Y34         FDCE                                         r  delay3_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 1.494ns (52.563%)  route 1.348ns (47.437%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.663 r  U0/U0/data_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.663    U0/U0/data_out_reg[3]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.997 r  U0/U0/data_out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.997    U0/U1/D[5]
    SLICE_X62Y37         FDCE                                         r  U0/U1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.821ns  (logic 1.473ns (52.209%)  route 1.348ns (47.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.663 r  U0/U0/data_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.663    U0/U0/data_out_reg[3]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.976 r  U0/U0/data_out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.976    U0/U1/D[7]
    SLICE_X62Y37         FDCE                                         r  U0/U1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 1.399ns (50.922%)  route 1.348ns (49.078%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.663 r  U0/U0/data_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.663    U0/U0/data_out_reg[3]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.902 r  U0/U0/data_out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.902    U0/U1/D[6]
    SLICE_X62Y37         FDCE                                         r  U0/U1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.731ns  (logic 1.383ns (50.635%)  route 1.348ns (49.365%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.663 r  U0/U0/data_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.663    U0/U0/data_out_reg[3]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.886 r  U0/U0/data_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.886    U0/U1/D[4]
    SLICE_X62Y37         FDCE                                         r  U0/U1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.570ns  (logic 1.222ns (47.543%)  route 1.348ns (52.457%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.725 r  U0/U0/data_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.725    U0/U1/D[3]
    SLICE_X62Y36         FDCE                                         r  U0/U1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 1.178ns (46.629%)  route 1.348ns (53.371%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.681 r  U0/U0/data_out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.681    U0/U1/D[1]
    SLICE_X62Y36         FDCE                                         r  U0/U1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.519ns  (logic 1.498ns (59.468%)  route 1.021ns (40.532%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.608 f  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.477     6.086    U1/x_sel
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.210 r  U1/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.544     6.753    U0/U1/data_out_reg[3]_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.348 r  U0/U1/data_out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    U0/U1/data_out_reg[3]_i_1__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  U0/U1/data_out_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.671    U0/U0/data_out_reg[7]_1[5]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.512ns  (logic 1.164ns (46.332%)  route 1.348ns (53.668%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  U1/y_sel_reg/Q
                         net (fo=17, routed)          1.011     6.621    U1/y_sel
    SLICE_X63Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  U1/data_out[3]_i_2/O
                         net (fo=1, routed)           0.338     7.083    U0/U0/data_out_reg[3]_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.667 r  U0/U0/data_out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.667    U0/U1/D[2]
    SLICE_X62Y36         FDCE                                         r  U0/U1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.511ns  (logic 1.490ns (59.339%)  route 1.021ns (40.661%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.608 f  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.477     6.086    U1/x_sel
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.210 r  U1/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.544     6.753    U0/U1/data_out_reg[3]_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.348 r  U0/U1/data_out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    U0/U1/data_out_reg[3]_i_1__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.663 r  U0/U1/data_out_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.663    U0/U0/data_out_reg[7]_1[7]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 1.414ns (58.070%)  route 1.021ns (41.930%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.631     5.152    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.608 f  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.477     6.086    U1/x_sel
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.210 r  U1/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.544     6.753    U0/U1/data_out_reg[3]_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.348 r  U0/U1/data_out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    U0/U1/data_out_reg[3]_i_1__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  U0/U1/data_out_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.587    U0/U0/data_out_reg[7]_1[6]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.230ns (58.445%)  route 0.164ns (41.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    U1/master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  U1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=5, routed)           0.164     1.764    U0/U0/FSM_onehot_current_state_reg[3][1]
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.102     1.866 r  U0/U0/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U1/D[0]
    SLICE_X60Y33         LDCE                                         r  U1/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.250ns (52.289%)  route 0.228ns (47.711%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.228     1.843    U0/U1/x_sel
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.888 r  U0/U1/data_out[7]_i_5__0/O
                         net (fo=1, routed)           0.000     1.888    U0/U1/data_out[7]_i_5__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.952 r  U0/U1/data_out_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.952    U0/U0/data_out_reg[7]_1[7]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.252ns (48.521%)  route 0.267ns (51.479%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.267     1.882    U0/U1/x_sel
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.927 r  U0/U1/data_out[7]_i_7__0/O
                         net (fo=1, routed)           0.000     1.927    U0/U1/data_out[7]_i_7__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.993 r  U0/U1/data_out_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.993    U0/U0/data_out_reg[7]_1[5]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.230ns (43.220%)  route 0.302ns (56.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    U1/master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  U1/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.178     1.779    U1/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.102     1.881 r  U1/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.124     2.004    U1/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X61Y34         LDCE                                         r  U1/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.252ns (46.819%)  route 0.286ns (53.181%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.286     1.901    U0/U1/x_sel
    SLICE_X60Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.946 r  U0/U1/data_out[3]_i_9__0/O
                         net (fo=1, routed)           0.000     1.946    U0/U1/data_out[3]_i_9__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.012 r  U0/U1/data_out_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.012    U0/U0/data_out_reg[7]_1[1]
    SLICE_X60Y34         FDCE                                         r  U0/U0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.226ns (41.271%)  route 0.322ns (58.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U1/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U1/FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.322     1.924    U0/U0/FSM_onehot_current_state_reg[3][0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.098     2.022 r  U0/U0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.022    U1/D[1]
    SLICE_X60Y33         LDCE                                         r  U1/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.295ns (52.457%)  route 0.267ns (47.543%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.267     1.882    U0/U1/x_sel
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.043     1.925 r  U0/U1/data_out[7]_i_3__0/O
                         net (fo=1, routed)           0.000     1.925    U0/U1/data_out[7]_i_3__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     2.036 r  U0/U1/data_out_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.036    U0/U0/data_out_reg[7]_1[6]
    SLICE_X60Y35         FDCE                                         r  U0/U0/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.249ns (44.100%)  route 0.316ns (55.900%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U1/y_sel_reg/Q
                         net (fo=17, routed)          0.316     1.931    U0/U0/y_sel
    SLICE_X62Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.976 r  U0/U0/data_out[3]_i_7/O
                         net (fo=1, routed)           0.000     1.976    U0/U0/data_out[3]_i_7_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.039 r  U0/U0/data_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    U0/U1/D[3]
    SLICE_X62Y36         FDCE                                         r  U0/U1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/y_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.251ns (44.309%)  route 0.315ns (55.691%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U1/y_sel_reg/Q
                         net (fo=17, routed)          0.315     1.931    U0/U0/y_sel
    SLICE_X62Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.976 r  U0/U0/data_out[3]_i_9/O
                         net (fo=1, routed)           0.000     1.976    U0/U0/data_out[3]_i_9_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.041 r  U0/U0/data_out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    U0/U1/D[1]
    SLICE_X62Y36         FDCE                                         r  U0/U1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/x_sel_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U0/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.250ns (44.073%)  route 0.317ns (55.927%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U1/x_sel_reg/Q
                         net (fo=17, routed)          0.317     1.932    U0/U1/x_sel
    SLICE_X60Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.977 r  U0/U1/data_out[3]_i_7__0/O
                         net (fo=1, routed)           0.000     1.977    U0/U1/data_out[3]_i_7__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.041 r  U0/U1/data_out_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.041    U0/U0/data_out_reg[7]_1[3]
    SLICE_X60Y34         FDCE                                         r  U0/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/y_sel_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.451ns (26.114%)  route 4.106ns (73.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          4.106     5.557    U1/reset_IBUF
    SLICE_X62Y35         FDPE                                         f  U1/y_sel_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.514     4.855    U1/master_clock_IBUF_BUFG
    SLICE_X62Y35         FDPE                                         r  U1/y_sel_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.526ns  (logic 1.451ns (26.260%)  route 4.075ns (73.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          4.075     5.526    U1/reset_IBUF
    SLICE_X61Y35         FDCE                                         f  U1/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  U1/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.451ns (26.838%)  route 3.956ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.956     5.407    U1/reset_IBUF
    SLICE_X62Y34         FDPE                                         f  U1/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.451ns (26.838%)  route 3.956ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.956     5.407    U1/reset_IBUF
    SLICE_X62Y34         FDCE                                         f  U1/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U1/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/gcd_we_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.451ns (26.838%)  route 3.956ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.956     5.407    U1/reset_IBUF
    SLICE_X62Y34         FDCE                                         f  U1/gcd_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U1/gcd_we_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/x_sel_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.451ns (26.838%)  route 3.956ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.956     5.407    U1/reset_IBUF
    SLICE_X62Y34         FDPE                                         f  U1/x_sel_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/x_sel_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/x_we_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.451ns (26.838%)  route 3.956ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.956     5.407    U1/reset_IBUF
    SLICE_X62Y34         FDCE                                         f  U1/x_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U1/x_we_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/y_we_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.451ns (26.838%)  route 3.956ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.956     5.407    U1/reset_IBUF
    SLICE_X62Y34         FDCE                                         f  U1/y_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.854    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U1/y_we_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.451ns (27.876%)  route 3.755ns (72.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.755     5.206    reset_IBUF
    SLICE_X61Y32         FDCE                                         f  counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510     4.851    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.451ns (27.876%)  route 3.755ns (72.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=62, routed)          3.755     5.206    reset_IBUF
    SLICE_X61Y32         FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510     4.851    master_clock_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         LDCE                         0.000     0.000 r  U1/FSM_onehot_next_state_reg[1]/G
    SLICE_X61Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.268    U1/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X61Y35         FDCE                                         r  U1/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    U1/master_clock_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  U1/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 U1/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  U1/FSM_onehot_next_state_reg[4]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U1/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.116     0.294    U1/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    U1/master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 U1/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         LDCE                         0.000     0.000 r  U1/FSM_onehot_next_state_reg[2]/G
    SLICE_X61Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.161     0.319    U1/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X62Y34         FDCE                                         r  U1/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U1/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 U1/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.158ns (48.616%)  route 0.167ns (51.384%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         LDCE                         0.000     0.000 r  U1/FSM_onehot_next_state_reg[0]/G
    SLICE_X61Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.167     0.325    U1/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X62Y34         FDPE                                         r  U1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    U1/master_clock_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  U1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 U1/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.178ns (48.689%)  route 0.188ns (51.311%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  U1/FSM_onehot_next_state_reg[3]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U1/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.188     0.366    U1/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    U1/master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 U1/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.178ns (31.471%)  route 0.388ns (68.529%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  U1/FSM_onehot_next_state_reg[5]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U1/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.388     0.566    U1/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    U1/master_clock_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U1/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.219ns (12.750%)  route 1.501ns (87.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=62, routed)          1.501     1.721    reset_IBUF
    SLICE_X61Y29         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.219ns (12.750%)  route 1.501ns (87.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=62, routed)          1.501     1.721    reset_IBUF
    SLICE_X61Y29         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.219ns (12.750%)  route 1.501ns (87.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=62, routed)          1.501     1.721    reset_IBUF
    SLICE_X61Y29         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.219ns (12.750%)  route 1.501ns (87.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=62, routed)          1.501     1.721    reset_IBUF
    SLICE_X61Y29         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  master_clock (IN)
                         net (fo=0)                   0.000     0.000    master_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  master_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    master_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  master_clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    master_clock_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  counter_reg[3]/C





