{"vcs1":{"timestamp_begin":1679886606.747606133, "rt":0.31, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1679886607.093516927, "rt":0.28, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1679886607.397382073, "rt":0.28, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886606.506708167}
{"VCS_COMP_START_TIME": 1679886606.506708167}
{"VCS_COMP_END_TIME": 1679886607.724115808}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336216}}
{"stitch_vcselab": {"peak_mem": 222552}}
