
PBL1_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092b8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006bc  080094b8  080094b8  000194b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b74  08009b74  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08009b74  08009b74  00019b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b7c  08009b7c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b7c  08009b7c  00019b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b80  08009b80  00019b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08009b84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001f0  08009d74  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000540  08009d74  00020540  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f31  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000388a  00000000  00000000  0003a14f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  0003d9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  0003eef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b0a8  00000000  00000000  00040278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4c3  00000000  00000000  0006b320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100e9a  00000000  00000000  000857e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018667d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066ec  00000000  00000000  001866d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	080094a0 	.word	0x080094a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	080094a0 	.word	0x080094a0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08e      	sub	sp, #56	; 0x38
 80005ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005fe:	4b93      	ldr	r3, [pc, #588]	; (800084c <MX_GPIO_Init+0x264>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a92      	ldr	r2, [pc, #584]	; (800084c <MX_GPIO_Init+0x264>)
 8000604:	f043 0310 	orr.w	r3, r3, #16
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b90      	ldr	r3, [pc, #576]	; (800084c <MX_GPIO_Init+0x264>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0310 	and.w	r3, r3, #16
 8000612:	623b      	str	r3, [r7, #32]
 8000614:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000616:	4b8d      	ldr	r3, [pc, #564]	; (800084c <MX_GPIO_Init+0x264>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a8c      	ldr	r2, [pc, #560]	; (800084c <MX_GPIO_Init+0x264>)
 800061c:	f043 0304 	orr.w	r3, r3, #4
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b8a      	ldr	r3, [pc, #552]	; (800084c <MX_GPIO_Init+0x264>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0304 	and.w	r3, r3, #4
 800062a:	61fb      	str	r3, [r7, #28]
 800062c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800062e:	4b87      	ldr	r3, [pc, #540]	; (800084c <MX_GPIO_Init+0x264>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a86      	ldr	r2, [pc, #536]	; (800084c <MX_GPIO_Init+0x264>)
 8000634:	f043 0320 	orr.w	r3, r3, #32
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b84      	ldr	r3, [pc, #528]	; (800084c <MX_GPIO_Init+0x264>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0320 	and.w	r3, r3, #32
 8000642:	61bb      	str	r3, [r7, #24]
 8000644:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b81      	ldr	r3, [pc, #516]	; (800084c <MX_GPIO_Init+0x264>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a80      	ldr	r2, [pc, #512]	; (800084c <MX_GPIO_Init+0x264>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b7e      	ldr	r3, [pc, #504]	; (800084c <MX_GPIO_Init+0x264>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800065a:	617b      	str	r3, [r7, #20]
 800065c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b7b      	ldr	r3, [pc, #492]	; (800084c <MX_GPIO_Init+0x264>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a7a      	ldr	r2, [pc, #488]	; (800084c <MX_GPIO_Init+0x264>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b78      	ldr	r3, [pc, #480]	; (800084c <MX_GPIO_Init+0x264>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	613b      	str	r3, [r7, #16]
 8000674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b75      	ldr	r3, [pc, #468]	; (800084c <MX_GPIO_Init+0x264>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a74      	ldr	r2, [pc, #464]	; (800084c <MX_GPIO_Init+0x264>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b72      	ldr	r3, [pc, #456]	; (800084c <MX_GPIO_Init+0x264>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800068e:	4b6f      	ldr	r3, [pc, #444]	; (800084c <MX_GPIO_Init+0x264>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a6e      	ldr	r2, [pc, #440]	; (800084c <MX_GPIO_Init+0x264>)
 8000694:	f043 0308 	orr.w	r3, r3, #8
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b6c      	ldr	r3, [pc, #432]	; (800084c <MX_GPIO_Init+0x264>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006a6:	4b69      	ldr	r3, [pc, #420]	; (800084c <MX_GPIO_Init+0x264>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	4a68      	ldr	r2, [pc, #416]	; (800084c <MX_GPIO_Init+0x264>)
 80006ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006b0:	6313      	str	r3, [r2, #48]	; 0x30
 80006b2:	4b66      	ldr	r3, [pc, #408]	; (800084c <MX_GPIO_Init+0x264>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	2168      	movs	r1, #104	; 0x68
 80006c2:	4863      	ldr	r0, [pc, #396]	; (8000850 <MX_GPIO_Init+0x268>)
 80006c4:	f002 f96a 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80006ce:	4861      	ldr	r0, [pc, #388]	; (8000854 <MX_GPIO_Init+0x26c>)
 80006d0:	f002 f964 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2140      	movs	r1, #64	; 0x40
 80006d8:	485f      	ldr	r0, [pc, #380]	; (8000858 <MX_GPIO_Init+0x270>)
 80006da:	f002 f95f 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80006e4:	485d      	ldr	r0, [pc, #372]	; (800085c <MX_GPIO_Init+0x274>)
 80006e6:	f002 f959 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 80006ea:	2314      	movs	r3, #20
 80006ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ee:	2300      	movs	r3, #0
 80006f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006fa:	4619      	mov	r1, r3
 80006fc:	4854      	ldr	r0, [pc, #336]	; (8000850 <MX_GPIO_Init+0x268>)
 80006fe:	f001 ffa1 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000702:	2368      	movs	r3, #104	; 0x68
 8000704:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000706:	2301      	movs	r3, #1
 8000708:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800070e:	2303      	movs	r3, #3
 8000710:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000716:	4619      	mov	r1, r3
 8000718:	484d      	ldr	r0, [pc, #308]	; (8000850 <MX_GPIO_Init+0x268>)
 800071a:	f001 ff93 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 800071e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000722:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000724:	2300      	movs	r3, #0
 8000726:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 800072c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000730:	4619      	mov	r1, r3
 8000732:	484a      	ldr	r0, [pc, #296]	; (800085c <MX_GPIO_Init+0x274>)
 8000734:	f001 ff86 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000738:	2332      	movs	r3, #50	; 0x32
 800073a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073c:	2302      	movs	r3, #2
 800073e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000744:	2303      	movs	r3, #3
 8000746:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000748:	230b      	movs	r3, #11
 800074a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000750:	4619      	mov	r1, r3
 8000752:	4842      	ldr	r0, [pc, #264]	; (800085c <MX_GPIO_Init+0x274>)
 8000754:	f001 ff76 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000758:	2386      	movs	r3, #134	; 0x86
 800075a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075c:	2302      	movs	r3, #2
 800075e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000764:	2303      	movs	r3, #3
 8000766:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000768:	230b      	movs	r3, #11
 800076a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000770:	4619      	mov	r1, r3
 8000772:	483b      	ldr	r0, [pc, #236]	; (8000860 <MX_GPIO_Init+0x278>)
 8000774:	f001 ff66 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000778:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077e:	2302      	movs	r3, #2
 8000780:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000786:	2303      	movs	r3, #3
 8000788:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800078a:	230b      	movs	r3, #11
 800078c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800078e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000792:	4619      	mov	r1, r3
 8000794:	482f      	ldr	r0, [pc, #188]	; (8000854 <MX_GPIO_Init+0x26c>)
 8000796:	f001 ff55 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800079a:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800079e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	2301      	movs	r3, #1
 80007a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b0:	4619      	mov	r1, r3
 80007b2:	4828      	ldr	r0, [pc, #160]	; (8000854 <MX_GPIO_Init+0x26c>)
 80007b4:	f001 ff46 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007b8:	2340      	movs	r3, #64	; 0x40
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007bc:	2301      	movs	r3, #1
 80007be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c4:	2300      	movs	r3, #0
 80007c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007cc:	4619      	mov	r1, r3
 80007ce:	4822      	ldr	r0, [pc, #136]	; (8000858 <MX_GPIO_Init+0x270>)
 80007d0:	f001 ff38 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d8:	2300      	movs	r3, #0
 80007da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e4:	4619      	mov	r1, r3
 80007e6:	481c      	ldr	r0, [pc, #112]	; (8000858 <MX_GPIO_Init+0x270>)
 80007e8:	f001 ff2c 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 80007ec:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	2301      	movs	r3, #1
 80007f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000802:	4619      	mov	r1, r3
 8000804:	4815      	ldr	r0, [pc, #84]	; (800085c <MX_GPIO_Init+0x274>)
 8000806:	f001 ff1d 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800080a:	23f0      	movs	r3, #240	; 0xf0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081a:	4619      	mov	r1, r3
 800081c:	4811      	ldr	r0, [pc, #68]	; (8000864 <MX_GPIO_Init+0x27c>)
 800081e:	f001 ff11 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000822:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000828:	2302      	movs	r3, #2
 800082a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000830:	2303      	movs	r3, #3
 8000832:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000834:	230b      	movs	r3, #11
 8000836:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000838:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800083c:	4619      	mov	r1, r3
 800083e:	4806      	ldr	r0, [pc, #24]	; (8000858 <MX_GPIO_Init+0x270>)
 8000840:	f001 ff00 	bl	8002644 <HAL_GPIO_Init>

}
 8000844:	bf00      	nop
 8000846:	3738      	adds	r7, #56	; 0x38
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40023800 	.word	0x40023800
 8000850:	40021000 	.word	0x40021000
 8000854:	40020400 	.word	0x40020400
 8000858:	40021800 	.word	0x40021800
 800085c:	40020800 	.word	0x40020800
 8000860:	40020000 	.word	0x40020000
 8000864:	40020c00 	.word	0x40020c00

08000868 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <MX_I2C1_Init+0x74>)
 800086e:	4a1c      	ldr	r2, [pc, #112]	; (80008e0 <MX_I2C1_Init+0x78>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000872:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <MX_I2C1_Init+0x74>)
 8000874:	4a1b      	ldr	r2, [pc, #108]	; (80008e4 <MX_I2C1_Init+0x7c>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000878:	4b18      	ldr	r3, [pc, #96]	; (80008dc <MX_I2C1_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087e:	4b17      	ldr	r3, [pc, #92]	; (80008dc <MX_I2C1_Init+0x74>)
 8000880:	2201      	movs	r2, #1
 8000882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_I2C1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_I2C1_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_I2C1_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_I2C1_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_I2C1_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a2:	480e      	ldr	r0, [pc, #56]	; (80008dc <MX_I2C1_Init+0x74>)
 80008a4:	f002 f8ae 	bl	8002a04 <HAL_I2C_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008ae:	f000 fb7d 	bl	8000fac <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008b2:	2100      	movs	r1, #0
 80008b4:	4809      	ldr	r0, [pc, #36]	; (80008dc <MX_I2C1_Init+0x74>)
 80008b6:	f002 fcff 	bl	80032b8 <HAL_I2CEx_ConfigAnalogFilter>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008c0:	f000 fb74 	bl	8000fac <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008c4:	2100      	movs	r1, #0
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_I2C1_Init+0x74>)
 80008c8:	f002 fd41 	bl	800334e <HAL_I2CEx_ConfigDigitalFilter>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f000 fb6b 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000218 	.word	0x20000218
 80008e0:	40005400 	.word	0x40005400
 80008e4:	00c0eaff 	.word	0x00c0eaff

080008e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a17      	ldr	r2, [pc, #92]	; (8000964 <HAL_I2C_MspInit+0x7c>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d128      	bne.n	800095c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	4b17      	ldr	r3, [pc, #92]	; (8000968 <HAL_I2C_MspInit+0x80>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a16      	ldr	r2, [pc, #88]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000922:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000926:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000928:	2312      	movs	r3, #18
 800092a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000934:	2304      	movs	r3, #4
 8000936:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	4619      	mov	r1, r3
 800093e:	480b      	ldr	r0, [pc, #44]	; (800096c <HAL_I2C_MspInit+0x84>)
 8000940:	f001 fe80 	bl	8002644 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000944:	4b08      	ldr	r3, [pc, #32]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000948:	4a07      	ldr	r2, [pc, #28]	; (8000968 <HAL_I2C_MspInit+0x80>)
 800094a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800094e:	6413      	str	r3, [r2, #64]	; 0x40
 8000950:	4b05      	ldr	r3, [pc, #20]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800095c:	bf00      	nop
 800095e:	3728      	adds	r7, #40	; 0x28
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40005400 	.word	0x40005400
 8000968:	40023800 	.word	0x40023800
 800096c:	40020400 	.word	0x40020400

08000970 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000974:	f3bf 8f4f 	dsb	sy
}
 8000978:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800097a:	f3bf 8f6f 	isb	sy
}
 800097e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000980:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <SCB_EnableICache+0x48>)
 8000982:	2200      	movs	r2, #0
 8000984:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000988:	f3bf 8f4f 	dsb	sy
}
 800098c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800098e:	f3bf 8f6f 	isb	sy
}
 8000992:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000994:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <SCB_EnableICache+0x48>)
 8000996:	695b      	ldr	r3, [r3, #20]
 8000998:	4a07      	ldr	r2, [pc, #28]	; (80009b8 <SCB_EnableICache+0x48>)
 800099a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800099e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009a0:	f3bf 8f4f 	dsb	sy
}
 80009a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009a6:	f3bf 8f6f 	isb	sy
}
 80009aa:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80009c2:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <SCB_EnableDCache+0x84>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009ca:	f3bf 8f4f 	dsb	sy
}
 80009ce:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <SCB_EnableDCache+0x84>)
 80009d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009d6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	0b5b      	lsrs	r3, r3, #13
 80009dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009e0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	08db      	lsrs	r3, r3, #3
 80009e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009ea:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	015a      	lsls	r2, r3, #5
 80009f0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80009f4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009fa:	4911      	ldr	r1, [pc, #68]	; (8000a40 <SCB_EnableDCache+0x84>)
 80009fc:	4313      	orrs	r3, r2
 80009fe:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	1e5a      	subs	r2, r3, #1
 8000a06:	60ba      	str	r2, [r7, #8]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d1ef      	bne.n	80009ec <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	1e5a      	subs	r2, r3, #1
 8000a10:	60fa      	str	r2, [r7, #12]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d1e5      	bne.n	80009e2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a16:	f3bf 8f4f 	dsb	sy
}
 8000a1a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a1c:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <SCB_EnableDCache+0x84>)
 8000a1e:	695b      	ldr	r3, [r3, #20]
 8000a20:	4a07      	ldr	r2, [pc, #28]	; (8000a40 <SCB_EnableDCache+0x84>)
 8000a22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a26:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a28:	f3bf 8f4f 	dsb	sy
}
 8000a2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a2e:	f3bf 8f6f 	isb	sy
}
 8000a32:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <setHorizontalScreen>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Paint screen black
void setHorizontalScreen(uint16_t color){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Fill_Screen(color);
 8000a4e:	88fb      	ldrh	r3, [r7, #6]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f001 faf9 	bl	8002048 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000a56:	2001      	movs	r0, #1
 8000a58:	f001 f8f0 	bl	8001c3c <ILI9341_Set_Rotation>
}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <printText>:

// Print text white font with black background
void printText(char arr[],int line,int offset,int size){ // text, line, offset, size
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af02      	add	r7, sp, #8
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
 8000a70:	603b      	str	r3, [r7, #0]
	if (line == 0){ // Start with line 1,2,3,4,5...
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <printText+0x1a>
		line = 1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	e002      	b.n	8000a84 <printText+0x20>
	}else{
		line -=1;
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	3b01      	subs	r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
	}
	ILI9341_Draw_Text(arr, 10, 10+(offset*line), WHITE, size, BLACK);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	fb12 f303 	smulbb	r3, r2, r3
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	330a      	adds	r3, #10
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	b29b      	uxth	r3, r3
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	9101      	str	r1, [sp, #4]
 8000a9e:	9300      	str	r3, [sp, #0]
 8000aa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000aa4:	210a      	movs	r1, #10
 8000aa6:	68f8      	ldr	r0, [r7, #12]
 8000aa8:	f000 ffc8 	bl	8001a3c <ILI9341_Draw_Text>
}
 8000aac:	bf00      	nop
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <newLine>:

void newLine(void){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
	char newLine[20] = "\n\r";
 8000aba:	f640 530a 	movw	r3, #3338	; 0xd0a
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	f107 0308 	add.w	r3, r7, #8
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
	HAL_UART_Transmit(&huart3, (uint8_t*) newLine, strlen(newLine), 1000);
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fbb5 	bl	8000240 <strlen>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	b29a      	uxth	r2, r3
 8000ada:	1d39      	adds	r1, r7, #4
 8000adc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae0:	4803      	ldr	r0, [pc, #12]	; (8000af0 <newLine+0x3c>)
 8000ae2:	f005 fa47 	bl	8005f74 <HAL_UART_Transmit>
}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000424 	.word	0x20000424

08000af4 <assignmentOne>:
char str[50];
uint8_t cmdBuffer[3];
uint8_t dataBuffer[8];


void assignmentOne(){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af02      	add	r7, sp, #8

	setHorizontalScreen(BLACK);
 8000afa:	2000      	movs	r0, #0
 8000afc:	f7ff ffa2 	bl	8000a44 <setHorizontalScreen>

	//Temperature
	cmdBuffer[0] = 0x03;
 8000b00:	4b8d      	ldr	r3, [pc, #564]	; (8000d38 <assignmentOne+0x244>)
 8000b02:	2203      	movs	r2, #3
 8000b04:	701a      	strb	r2, [r3, #0]
	cmdBuffer[1] = 0x00;
 8000b06:	4b8c      	ldr	r3, [pc, #560]	; (8000d38 <assignmentOne+0x244>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	705a      	strb	r2, [r3, #1]
	cmdBuffer[2] = 0x04;
 8000b0c:	4b8a      	ldr	r3, [pc, #552]	; (8000d38 <assignmentOne+0x244>)
 8000b0e:	2204      	movs	r2, #4
 8000b10:	709a      	strb	r2, [r3, #2]

	//Send Temp & Humid via UART2
	sprintf(str, "Temperature = %4.1f\tHumidity = %4.1f\n\r", temp, humid);
 8000b12:	4b8a      	ldr	r3, [pc, #552]	; (8000d3c <assignmentOne+0x248>)
 8000b14:	edd3 7a00 	vldr	s15, [r3]
 8000b18:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000b1c:	4b88      	ldr	r3, [pc, #544]	; (8000d40 <assignmentOne+0x24c>)
 8000b1e:	edd3 7a00 	vldr	s15, [r3]
 8000b22:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b26:	ed8d 7b00 	vstr	d7, [sp]
 8000b2a:	ec53 2b16 	vmov	r2, r3, d6
 8000b2e:	4985      	ldr	r1, [pc, #532]	; (8000d44 <assignmentOne+0x250>)
 8000b30:	4885      	ldr	r0, [pc, #532]	; (8000d48 <assignmentOne+0x254>)
 8000b32:	f006 faf3 	bl	800711c <siprintf>
	while(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC)==RESET){}
 8000b36:	bf00      	nop
 8000b38:	4b84      	ldr	r3, [pc, #528]	; (8000d4c <assignmentOne+0x258>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b42:	2b40      	cmp	r3, #64	; 0x40
 8000b44:	d1f8      	bne.n	8000b38 <assignmentOne+0x44>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str),200);
 8000b46:	4880      	ldr	r0, [pc, #512]	; (8000d48 <assignmentOne+0x254>)
 8000b48:	f7ff fb7a 	bl	8000240 <strlen>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	23c8      	movs	r3, #200	; 0xc8
 8000b52:	497d      	ldr	r1, [pc, #500]	; (8000d48 <assignmentOne+0x254>)
 8000b54:	487d      	ldr	r0, [pc, #500]	; (8000d4c <assignmentOne+0x258>)
 8000b56:	f005 fa0d 	bl	8005f74 <HAL_UART_Transmit>

	//HAL_Delay(5000); //>3000 ms
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	487c      	ldr	r0, [pc, #496]	; (8000d50 <assignmentOne+0x25c>)
 8000b5e:	f001 ff36 	bl	80029ce <HAL_GPIO_TogglePin>

	//Wake up sensor
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8000b62:	23c8      	movs	r3, #200	; 0xc8
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	2303      	movs	r3, #3
 8000b68:	4a73      	ldr	r2, [pc, #460]	; (8000d38 <assignmentOne+0x244>)
 8000b6a:	21b8      	movs	r1, #184	; 0xb8
 8000b6c:	4879      	ldr	r0, [pc, #484]	; (8000d54 <assignmentOne+0x260>)
 8000b6e:	f001 ffd9 	bl	8002b24 <HAL_I2C_Master_Transmit>
	//Send reading command
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8000b72:	23c8      	movs	r3, #200	; 0xc8
 8000b74:	9300      	str	r3, [sp, #0]
 8000b76:	2303      	movs	r3, #3
 8000b78:	4a6f      	ldr	r2, [pc, #444]	; (8000d38 <assignmentOne+0x244>)
 8000b7a:	21b8      	movs	r1, #184	; 0xb8
 8000b7c:	4875      	ldr	r0, [pc, #468]	; (8000d54 <assignmentOne+0x260>)
 8000b7e:	f001 ffd1 	bl	8002b24 <HAL_I2C_Master_Transmit>

	//HAL_Delay(1);

	//Receive sensor data
	HAL_I2C_Master_Receive(&hi2c1, 0x5c<<1, dataBuffer, 8, 200);
 8000b82:	23c8      	movs	r3, #200	; 0xc8
 8000b84:	9300      	str	r3, [sp, #0]
 8000b86:	2308      	movs	r3, #8
 8000b88:	4a73      	ldr	r2, [pc, #460]	; (8000d58 <assignmentOne+0x264>)
 8000b8a:	21b8      	movs	r1, #184	; 0xb8
 8000b8c:	4871      	ldr	r0, [pc, #452]	; (8000d54 <assignmentOne+0x260>)
 8000b8e:	f002 f8bd 	bl	8002d0c <HAL_I2C_Master_Receive>

	uint16_t Rcrc = dataBuffer[7] << 8;
 8000b92:	4b71      	ldr	r3, [pc, #452]	; (8000d58 <assignmentOne+0x264>)
 8000b94:	79db      	ldrb	r3, [r3, #7]
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	021b      	lsls	r3, r3, #8
 8000b9a:	80fb      	strh	r3, [r7, #6]
	Rcrc += dataBuffer[6];
 8000b9c:	4b6e      	ldr	r3, [pc, #440]	; (8000d58 <assignmentOne+0x264>)
 8000b9e:	799b      	ldrb	r3, [r3, #6]
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	80fb      	strh	r3, [r7, #6]
	if (Rcrc == CRC16_2(dataBuffer, 6)) {
 8000ba8:	2106      	movs	r1, #6
 8000baa:	486b      	ldr	r0, [pc, #428]	; (8000d58 <assignmentOne+0x264>)
 8000bac:	f000 f9c2 	bl	8000f34 <CRC16_2>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	88fb      	ldrh	r3, [r7, #6]
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d143      	bne.n	8000c42 <assignmentOne+0x14e>
		uint16_t temperature = ((dataBuffer[4] & 0x7F) << 8) + dataBuffer[5];
 8000bba:	4b67      	ldr	r3, [pc, #412]	; (8000d58 <assignmentOne+0x264>)
 8000bbc:	791b      	ldrb	r3, [r3, #4]
 8000bbe:	021b      	lsls	r3, r3, #8
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000bc6:	b29a      	uxth	r2, r3
 8000bc8:	4b63      	ldr	r3, [pc, #396]	; (8000d58 <assignmentOne+0x264>)
 8000bca:	795b      	ldrb	r3, [r3, #5]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	4413      	add	r3, r2
 8000bd0:	80bb      	strh	r3, [r7, #4]
		temp = temperature / 10.0;
 8000bd2:	88bb      	ldrh	r3, [r7, #4]
 8000bd4:	ee07 3a90 	vmov	s15, r3
 8000bd8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000bdc:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8000be0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000be4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000be8:	4b54      	ldr	r3, [pc, #336]	; (8000d3c <assignmentOne+0x248>)
 8000bea:	edc3 7a00 	vstr	s15, [r3]
		temp = (((dataBuffer[4] & 0x80) >> 7)== 1) ? (temp * (-1)) : temp ; // the temperature can be negative
 8000bee:	4b5a      	ldr	r3, [pc, #360]	; (8000d58 <assignmentOne+0x264>)
 8000bf0:	791b      	ldrb	r3, [r3, #4]
 8000bf2:	09db      	lsrs	r3, r3, #7
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d105      	bne.n	8000c06 <assignmentOne+0x112>
 8000bfa:	4b50      	ldr	r3, [pc, #320]	; (8000d3c <assignmentOne+0x248>)
 8000bfc:	edd3 7a00 	vldr	s15, [r3]
 8000c00:	eef1 7a67 	vneg.f32	s15, s15
 8000c04:	e002      	b.n	8000c0c <assignmentOne+0x118>
 8000c06:	4b4d      	ldr	r3, [pc, #308]	; (8000d3c <assignmentOne+0x248>)
 8000c08:	edd3 7a00 	vldr	s15, [r3]
 8000c0c:	4b4b      	ldr	r3, [pc, #300]	; (8000d3c <assignmentOne+0x248>)
 8000c0e:	edc3 7a00 	vstr	s15, [r3]

		uint16_t humidity = (dataBuffer[2] << 8) + dataBuffer[3];
 8000c12:	4b51      	ldr	r3, [pc, #324]	; (8000d58 <assignmentOne+0x264>)
 8000c14:	789b      	ldrb	r3, [r3, #2]
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	021b      	lsls	r3, r3, #8
 8000c1a:	b29a      	uxth	r2, r3
 8000c1c:	4b4e      	ldr	r3, [pc, #312]	; (8000d58 <assignmentOne+0x264>)
 8000c1e:	78db      	ldrb	r3, [r3, #3]
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	4413      	add	r3, r2
 8000c24:	807b      	strh	r3, [r7, #2]
		humid = humidity / 10.0;
 8000c26:	887b      	ldrh	r3, [r7, #2]
 8000c28:	ee07 3a90 	vmov	s15, r3
 8000c2c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c30:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8000c34:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c38:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c3c:	4b40      	ldr	r3, [pc, #256]	; (8000d40 <assignmentOne+0x24c>)
 8000c3e:	edc3 7a00 	vstr	s15, [r3]
	}

	//Record
	sprintf(Temp_Buffer_text, "Record %05d", numberOfRecord);
 8000c42:	4b46      	ldr	r3, [pc, #280]	; (8000d5c <assignmentOne+0x268>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	461a      	mov	r2, r3
 8000c48:	4945      	ldr	r1, [pc, #276]	; (8000d60 <assignmentOne+0x26c>)
 8000c4a:	4846      	ldr	r0, [pc, #280]	; (8000d64 <assignmentOne+0x270>)
 8000c4c:	f006 fa66 	bl	800711c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) Temp_Buffer_text, strlen(Temp_Buffer_text), 1000);
 8000c50:	4844      	ldr	r0, [pc, #272]	; (8000d64 <assignmentOne+0x270>)
 8000c52:	f7ff faf5 	bl	8000240 <strlen>
 8000c56:	4603      	mov	r3, r0
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5e:	4941      	ldr	r1, [pc, #260]	; (8000d64 <assignmentOne+0x270>)
 8000c60:	483a      	ldr	r0, [pc, #232]	; (8000d4c <assignmentOne+0x258>)
 8000c62:	f005 f987 	bl	8005f74 <HAL_UART_Transmit>
	newLine();
 8000c66:	f7ff ff25 	bl	8000ab4 <newLine>
	printText(Temp_Buffer_text,1,20,3);
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	2214      	movs	r2, #20
 8000c6e:	2101      	movs	r1, #1
 8000c70:	483c      	ldr	r0, [pc, #240]	; (8000d64 <assignmentOne+0x270>)
 8000c72:	f7ff fef7 	bl	8000a64 <printText>

	//Light
	sprintf(Temp_Buffer_text, "Light %d %%", lightPercent);
 8000c76:	4b3c      	ldr	r3, [pc, #240]	; (8000d68 <assignmentOne+0x274>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	493b      	ldr	r1, [pc, #236]	; (8000d6c <assignmentOne+0x278>)
 8000c7e:	4839      	ldr	r0, [pc, #228]	; (8000d64 <assignmentOne+0x270>)
 8000c80:	f006 fa4c 	bl	800711c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) Temp_Buffer_text, strlen(Temp_Buffer_text), 1000);
 8000c84:	4837      	ldr	r0, [pc, #220]	; (8000d64 <assignmentOne+0x270>)
 8000c86:	f7ff fadb 	bl	8000240 <strlen>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c92:	4934      	ldr	r1, [pc, #208]	; (8000d64 <assignmentOne+0x270>)
 8000c94:	482d      	ldr	r0, [pc, #180]	; (8000d4c <assignmentOne+0x258>)
 8000c96:	f005 f96d 	bl	8005f74 <HAL_UART_Transmit>
	newLine();
 8000c9a:	f7ff ff0b 	bl	8000ab4 <newLine>
	printText(Temp_Buffer_text,2,20,3);
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	2214      	movs	r2, #20
 8000ca2:	2102      	movs	r1, #2
 8000ca4:	482f      	ldr	r0, [pc, #188]	; (8000d64 <assignmentOne+0x270>)
 8000ca6:	f7ff fedd 	bl	8000a64 <printText>

	//Temperature
	sprintf(Temp_Buffer_text, "Temp %0.1f C", temp);
 8000caa:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <assignmentOne+0x248>)
 8000cac:	edd3 7a00 	vldr	s15, [r3]
 8000cb0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cb4:	ec53 2b17 	vmov	r2, r3, d7
 8000cb8:	492d      	ldr	r1, [pc, #180]	; (8000d70 <assignmentOne+0x27c>)
 8000cba:	482a      	ldr	r0, [pc, #168]	; (8000d64 <assignmentOne+0x270>)
 8000cbc:	f006 fa2e 	bl	800711c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) Temp_Buffer_text, strlen(Temp_Buffer_text), 1000);
 8000cc0:	4828      	ldr	r0, [pc, #160]	; (8000d64 <assignmentOne+0x270>)
 8000cc2:	f7ff fabd 	bl	8000240 <strlen>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cce:	4925      	ldr	r1, [pc, #148]	; (8000d64 <assignmentOne+0x270>)
 8000cd0:	481e      	ldr	r0, [pc, #120]	; (8000d4c <assignmentOne+0x258>)
 8000cd2:	f005 f94f 	bl	8005f74 <HAL_UART_Transmit>
	newLine();
 8000cd6:	f7ff feed 	bl	8000ab4 <newLine>
	printText(Temp_Buffer_text,3,20,3);
 8000cda:	2303      	movs	r3, #3
 8000cdc:	2214      	movs	r2, #20
 8000cde:	2103      	movs	r1, #3
 8000ce0:	4820      	ldr	r0, [pc, #128]	; (8000d64 <assignmentOne+0x270>)
 8000ce2:	f7ff febf 	bl	8000a64 <printText>

	//Humidity
	sprintf(Temp_Buffer_text, "Humid  %0.1f %%", humid);
 8000ce6:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <assignmentOne+0x24c>)
 8000ce8:	edd3 7a00 	vldr	s15, [r3]
 8000cec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cf0:	ec53 2b17 	vmov	r2, r3, d7
 8000cf4:	491f      	ldr	r1, [pc, #124]	; (8000d74 <assignmentOne+0x280>)
 8000cf6:	481b      	ldr	r0, [pc, #108]	; (8000d64 <assignmentOne+0x270>)
 8000cf8:	f006 fa10 	bl	800711c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) Temp_Buffer_text, strlen(Temp_Buffer_text), 1000);
 8000cfc:	4819      	ldr	r0, [pc, #100]	; (8000d64 <assignmentOne+0x270>)
 8000cfe:	f7ff fa9f 	bl	8000240 <strlen>
 8000d02:	4603      	mov	r3, r0
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0a:	4916      	ldr	r1, [pc, #88]	; (8000d64 <assignmentOne+0x270>)
 8000d0c:	480f      	ldr	r0, [pc, #60]	; (8000d4c <assignmentOne+0x258>)
 8000d0e:	f005 f931 	bl	8005f74 <HAL_UART_Transmit>
	newLine();
 8000d12:	f7ff fecf 	bl	8000ab4 <newLine>
	printText(Temp_Buffer_text,4,20,3);
 8000d16:	2303      	movs	r3, #3
 8000d18:	2214      	movs	r2, #20
 8000d1a:	2104      	movs	r1, #4
 8000d1c:	4811      	ldr	r0, [pc, #68]	; (8000d64 <assignmentOne+0x270>)
 8000d1e:	f7ff fea1 	bl	8000a64 <printText>

	newLine();
 8000d22:	f7ff fec7 	bl	8000ab4 <newLine>
	HAL_Delay(1000);	// refresh every 1 second
 8000d26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d2a:	f001 fb55 	bl	80023d8 <HAL_Delay>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000264 	.word	0x20000264
 8000d3c:	20000008 	.word	0x20000008
 8000d40:	2000000c 	.word	0x2000000c
 8000d44:	080094b8 	.word	0x080094b8
 8000d48:	20000270 	.word	0x20000270
 8000d4c:	20000424 	.word	0x20000424
 8000d50:	40020400 	.word	0x40020400
 8000d54:	20000218 	.word	0x20000218
 8000d58:	20000268 	.word	0x20000268
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	080094e0 	.word	0x080094e0
 8000d64:	200002a4 	.word	0x200002a4
 8000d68:	20000004 	.word	0x20000004
 8000d6c:	080094ec 	.word	0x080094ec
 8000d70:	080094f8 	.word	0x080094f8
 8000d74:	08009508 	.word	0x08009508

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000d7c:	f7ff fdf8 	bl	8000970 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000d80:	f7ff fe1c 	bl	80009bc <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d84:	f001 fabc 	bl	8002300 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d88:	f000 f838 	bl	8000dfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d8c:	f7ff fc2c 	bl	80005e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d90:	f000 fcd6 	bl	8001740 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8000d94:	f000 f942 	bl	800101c <MX_SPI5_Init>
  MX_TIM1_Init();
 8000d98:	f000 fafc 	bl	8001394 <MX_TIM1_Init>
  MX_RNG_Init();
 8000d9c:	f000 f90a 	bl	8000fb4 <MX_RNG_Init>
  MX_I2C1_Init();
 8000da0:	f7ff fd62 	bl	8000868 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000da4:	f000 fb4a 	bl	800143c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000da8:	f000 fb96 	bl	80014d8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000dac:	f000 fc98 	bl	80016e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  sprintf(str, "\n\rAM2320 I2C DEMO Starting . . .\n\r");
 8000db0:	490d      	ldr	r1, [pc, #52]	; (8000de8 <main+0x70>)
 8000db2:	480e      	ldr	r0, [pc, #56]	; (8000dec <main+0x74>)
 8000db4:	f006 f9b2 	bl	800711c <siprintf>

  HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str),200);
 8000db8:	480c      	ldr	r0, [pc, #48]	; (8000dec <main+0x74>)
 8000dba:	f7ff fa41 	bl	8000240 <strlen>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	23c8      	movs	r3, #200	; 0xc8
 8000dc4:	4909      	ldr	r1, [pc, #36]	; (8000dec <main+0x74>)
 8000dc6:	480a      	ldr	r0, [pc, #40]	; (8000df0 <main+0x78>)
 8000dc8:	f005 f8d4 	bl	8005f74 <HAL_UART_Transmit>

  //initial driver setup to drive ili9341
  ILI9341_Init();
 8000dcc:	f000 ff94 	bl	8001cf8 <ILI9341_Init>


  //Interrupt millisecond
  HAL_TIM_Base_Start_IT(&htim1);
 8000dd0:	4808      	ldr	r0, [pc, #32]	; (8000df4 <main+0x7c>)
 8000dd2:	f004 f83d 	bl	8004e50 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000dd6:	4808      	ldr	r0, [pc, #32]	; (8000df8 <main+0x80>)
 8000dd8:	f004 f83a 	bl	8004e50 <HAL_TIM_Base_Start_IT>


  //Reset Screen
  setHorizontalScreen(BLACK);
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f7ff fe31 	bl	8000a44 <setHorizontalScreen>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  assignmentOne();
 8000de2:	f7ff fe87 	bl	8000af4 <assignmentOne>
 8000de6:	e7fc      	b.n	8000de2 <main+0x6a>
 8000de8:	08009518 	.word	0x08009518
 8000dec:	20000270 	.word	0x20000270
 8000df0:	20000424 	.word	0x20000424
 8000df4:	2000038c 	.word	0x2000038c
 8000df8:	200003d8 	.word	0x200003d8

08000dfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b0b8      	sub	sp, #224	; 0xe0
 8000e00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e02:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000e06:	2234      	movs	r2, #52	; 0x34
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f005 fd3a 	bl	8006884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e20:	f107 0308 	add.w	r3, r7, #8
 8000e24:	2290      	movs	r2, #144	; 0x90
 8000e26:	2100      	movs	r1, #0
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f005 fd2b 	bl	8006884 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e2e:	f002 fadb 	bl	80033e8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e32:	4b3d      	ldr	r3, [pc, #244]	; (8000f28 <SystemClock_Config+0x12c>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	4a3c      	ldr	r2, [pc, #240]	; (8000f28 <SystemClock_Config+0x12c>)
 8000e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e3e:	4b3a      	ldr	r3, [pc, #232]	; (8000f28 <SystemClock_Config+0x12c>)
 8000e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e4a:	4b38      	ldr	r3, [pc, #224]	; (8000f2c <SystemClock_Config+0x130>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a37      	ldr	r2, [pc, #220]	; (8000f2c <SystemClock_Config+0x130>)
 8000e50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e54:	6013      	str	r3, [r2, #0]
 8000e56:	4b35      	ldr	r3, [pc, #212]	; (8000f2c <SystemClock_Config+0x130>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e62:	2301      	movs	r3, #1
 8000e64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e68:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e70:	2302      	movs	r3, #2
 8000e72:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e7a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e7e:	2304      	movs	r3, #4
 8000e80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000e84:	23c8      	movs	r3, #200	; 0xc8
 8000e86:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000e90:	2309      	movs	r3, #9
 8000e92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f002 fb01 	bl	80034a8 <HAL_RCC_OscConfig>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000eac:	f000 f87e 	bl	8000fac <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000eb0:	f002 faaa 	bl	8003408 <HAL_PWREx_EnableOverDrive>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000eba:	f000 f877 	bl	8000fac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ed0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ed4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000edc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000ee0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000ee4:	2106      	movs	r1, #6
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f002 fd8c 	bl	8003a04 <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8000ef2:	f000 f85b 	bl	8000fac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <SystemClock_Config+0x134>)
 8000ef8:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000efa:	2300      	movs	r3, #0
 8000efc:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f0c:	f107 0308 	add.w	r3, r7, #8
 8000f10:	4618      	mov	r0, r3
 8000f12:	f002 ff79 	bl	8003e08 <HAL_RCCEx_PeriphCLKConfig>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <SystemClock_Config+0x124>
  {
    Error_Handler();
 8000f1c:	f000 f846 	bl	8000fac <Error_Handler>
  }
}
 8000f20:	bf00      	nop
 8000f22:	37e0      	adds	r7, #224	; 0xe0
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40007000 	.word	0x40007000
 8000f30:	00204140 	.word	0x00204140

08000f34 <CRC16_2>:

/* USER CODE BEGIN 4 */
uint16_t CRC16_2(uint8_t *ptr, uint8_t length)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	70fb      	strb	r3, [r7, #3]
      uint16_t 	crc = 0xFFFF;
 8000f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f44:	81fb      	strh	r3, [r7, #14]
      uint8_t 	s 	= 0x00;
 8000f46:	2300      	movs	r3, #0
 8000f48:	737b      	strb	r3, [r7, #13]

      while(length--) {
 8000f4a:	e023      	b.n	8000f94 <CRC16_2+0x60>
        crc ^= *ptr++;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	4053      	eors	r3, r2
 8000f5a:	81fb      	strh	r3, [r7, #14]
        for(s = 0; s < 8; s++) {
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	737b      	strb	r3, [r7, #13]
 8000f60:	e015      	b.n	8000f8e <CRC16_2+0x5a>
          if((crc & 0x01) != 0) {
 8000f62:	89fb      	ldrh	r3, [r7, #14]
 8000f64:	f003 0301 	and.w	r3, r3, #1
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00a      	beq.n	8000f82 <CRC16_2+0x4e>
            crc >>= 1;
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	085b      	lsrs	r3, r3, #1
 8000f70:	81fb      	strh	r3, [r7, #14]
            crc ^= 0xA001;
 8000f72:	89fb      	ldrh	r3, [r7, #14]
 8000f74:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8000f78:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	81fb      	strh	r3, [r7, #14]
 8000f80:	e002      	b.n	8000f88 <CRC16_2+0x54>
          } else crc >>= 1;
 8000f82:	89fb      	ldrh	r3, [r7, #14]
 8000f84:	085b      	lsrs	r3, r3, #1
 8000f86:	81fb      	strh	r3, [r7, #14]
        for(s = 0; s < 8; s++) {
 8000f88:	7b7b      	ldrb	r3, [r7, #13]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	737b      	strb	r3, [r7, #13]
 8000f8e:	7b7b      	ldrb	r3, [r7, #13]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	d9e6      	bls.n	8000f62 <CRC16_2+0x2e>
      while(length--) {
 8000f94:	78fb      	ldrb	r3, [r7, #3]
 8000f96:	1e5a      	subs	r2, r3, #1
 8000f98:	70fa      	strb	r2, [r7, #3]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d1d6      	bne.n	8000f4c <CRC16_2+0x18>
        }
      }
      return crc;
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8000fb0:	e7fe      	b.n	8000fb0 <Error_Handler+0x4>
	...

08000fb4 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_RNG_Init+0x20>)
 8000fba:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <MX_RNG_Init+0x24>)
 8000fbc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <MX_RNG_Init+0x20>)
 8000fc0:	f003 fb4a 	bl	8004658 <HAL_RNG_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000fca:	f7ff ffef 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200002cc 	.word	0x200002cc
 8000fd8:	50060800 	.word	0x50060800

08000fdc <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0a      	ldr	r2, [pc, #40]	; (8001014 <HAL_RNG_MspInit+0x38>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d10b      	bne.n	8001006 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000fee:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <HAL_RNG_MspInit+0x3c>)
 8000ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff2:	4a09      	ldr	r2, [pc, #36]	; (8001018 <HAL_RNG_MspInit+0x3c>)
 8000ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ff8:	6353      	str	r3, [r2, #52]	; 0x34
 8000ffa:	4b07      	ldr	r3, [pc, #28]	; (8001018 <HAL_RNG_MspInit+0x3c>)
 8000ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	50060800 	.word	0x50060800
 8001018:	40023800 	.word	0x40023800

0800101c <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <MX_SPI5_Init+0x74>)
 8001022:	4a1c      	ldr	r2, [pc, #112]	; (8001094 <MX_SPI5_Init+0x78>)
 8001024:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001026:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <MX_SPI5_Init+0x74>)
 8001028:	f44f 7282 	mov.w	r2, #260	; 0x104
 800102c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800102e:	4b18      	ldr	r3, [pc, #96]	; (8001090 <MX_SPI5_Init+0x74>)
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <MX_SPI5_Init+0x74>)
 8001036:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800103a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_SPI5_Init+0x74>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001042:	4b13      	ldr	r3, [pc, #76]	; (8001090 <MX_SPI5_Init+0x74>)
 8001044:	2200      	movs	r2, #0
 8001046:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_SPI5_Init+0x74>)
 800104a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800104e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001050:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_SPI5_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001056:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <MX_SPI5_Init+0x74>)
 8001058:	2200      	movs	r2, #0
 800105a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MX_SPI5_Init+0x74>)
 800105e:	2200      	movs	r2, #0
 8001060:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <MX_SPI5_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001068:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MX_SPI5_Init+0x74>)
 800106a:	2207      	movs	r2, #7
 800106c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800106e:	4b08      	ldr	r3, [pc, #32]	; (8001090 <MX_SPI5_Init+0x74>)
 8001070:	2200      	movs	r2, #0
 8001072:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001074:	4b06      	ldr	r3, [pc, #24]	; (8001090 <MX_SPI5_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800107a:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_SPI5_Init+0x74>)
 800107c:	f003 fb16 	bl	80046ac <HAL_SPI_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8001086:	f7ff ff91 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200002dc 	.word	0x200002dc
 8001094:	40015000 	.word	0x40015000

08001098 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08a      	sub	sp, #40	; 0x28
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a17      	ldr	r2, [pc, #92]	; (8001114 <HAL_SPI_MspInit+0x7c>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d128      	bne.n	800110c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80010ba:	4b17      	ldr	r3, [pc, #92]	; (8001118 <HAL_SPI_MspInit+0x80>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a16      	ldr	r2, [pc, #88]	; (8001118 <HAL_SPI_MspInit+0x80>)
 80010c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b14      	ldr	r3, [pc, #80]	; (8001118 <HAL_SPI_MspInit+0x80>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010d2:	4b11      	ldr	r3, [pc, #68]	; (8001118 <HAL_SPI_MspInit+0x80>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a10      	ldr	r2, [pc, #64]	; (8001118 <HAL_SPI_MspInit+0x80>)
 80010d8:	f043 0320 	orr.w	r3, r3, #32
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <HAL_SPI_MspInit+0x80>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f003 0320 	and.w	r3, r3, #32
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80010ea:	f44f 7360 	mov.w	r3, #896	; 0x380
 80010ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f0:	2302      	movs	r3, #2
 80010f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f8:	2303      	movs	r3, #3
 80010fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80010fc:	2305      	movs	r3, #5
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	4619      	mov	r1, r3
 8001106:	4805      	ldr	r0, [pc, #20]	; (800111c <HAL_SPI_MspInit+0x84>)
 8001108:	f001 fa9c 	bl	8002644 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800110c:	bf00      	nop
 800110e:	3728      	adds	r7, #40	; 0x28
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40015000 	.word	0x40015000
 8001118:	40023800 	.word	0x40023800
 800111c:	40021400 	.word	0x40021400

08001120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001126:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <HAL_MspInit+0x44>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	4a0e      	ldr	r2, [pc, #56]	; (8001164 <HAL_MspInit+0x44>)
 800112c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001130:	6413      	str	r3, [r2, #64]	; 0x40
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <HAL_MspInit+0x44>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <HAL_MspInit+0x44>)
 8001140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001142:	4a08      	ldr	r2, [pc, #32]	; (8001164 <HAL_MspInit+0x44>)
 8001144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001148:	6453      	str	r3, [r2, #68]	; 0x44
 800114a:	4b06      	ldr	r3, [pc, #24]	; (8001164 <HAL_MspInit+0x44>)
 800114c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001152:	603b      	str	r3, [r7, #0]
 8001154:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	40023800 	.word	0x40023800

08001168 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800116c:	f001 f914 	bl	8002398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}

08001174 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001178:	4802      	ldr	r0, [pc, #8]	; (8001184 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800117a:	f003 ff42 	bl	8005002 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000038c 	.word	0x2000038c

08001188 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800118c:	4802      	ldr	r0, [pc, #8]	; (8001198 <TIM2_IRQHandler+0x10>)
 800118e:	f003 ff38 	bl	8005002 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200003d8 	.word	0x200003d8

0800119c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
	return 1;
 80011a0:	2301      	movs	r3, #1
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <_kill>:

int _kill(int pid, int sig)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011b6:	f005 fb3b 	bl	8006830 <__errno>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2216      	movs	r2, #22
 80011be:	601a      	str	r2, [r3, #0]
	return -1;
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <_exit>:

void _exit (int status)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011d4:	f04f 31ff 	mov.w	r1, #4294967295
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff ffe7 	bl	80011ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80011de:	e7fe      	b.n	80011de <_exit+0x12>

080011e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	e00a      	b.n	8001208 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011f2:	f3af 8000 	nop.w
 80011f6:	4601      	mov	r1, r0
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	1c5a      	adds	r2, r3, #1
 80011fc:	60ba      	str	r2, [r7, #8]
 80011fe:	b2ca      	uxtb	r2, r1
 8001200:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	3301      	adds	r3, #1
 8001206:	617b      	str	r3, [r7, #20]
 8001208:	697a      	ldr	r2, [r7, #20]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	429a      	cmp	r2, r3
 800120e:	dbf0      	blt.n	80011f2 <_read+0x12>
	}

return len;
 8001210:	687b      	ldr	r3, [r7, #4]
}
 8001212:	4618      	mov	r0, r3
 8001214:	3718      	adds	r7, #24
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b086      	sub	sp, #24
 800121e:	af00      	add	r7, sp, #0
 8001220:	60f8      	str	r0, [r7, #12]
 8001222:	60b9      	str	r1, [r7, #8]
 8001224:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
 800122a:	e009      	b.n	8001240 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	60ba      	str	r2, [r7, #8]
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	3301      	adds	r3, #1
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	697a      	ldr	r2, [r7, #20]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	429a      	cmp	r2, r3
 8001246:	dbf1      	blt.n	800122c <_write+0x12>
	}
	return len;
 8001248:	687b      	ldr	r3, [r7, #4]
}
 800124a:	4618      	mov	r0, r3
 800124c:	3718      	adds	r7, #24
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <_close>:

int _close(int file)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
	return -1;
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800125e:	4618      	mov	r0, r3
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800127a:	605a      	str	r2, [r3, #4]
	return 0;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <_isatty>:

int _isatty(int file)
{
 800128a:	b480      	push	{r7}
 800128c:	b083      	sub	sp, #12
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
	return 1;
 8001292:	2301      	movs	r3, #1
}
 8001294:	4618      	mov	r0, r3
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
	return 0;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
	...

080012bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c4:	4a14      	ldr	r2, [pc, #80]	; (8001318 <_sbrk+0x5c>)
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <_sbrk+0x60>)
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d0:	4b13      	ldr	r3, [pc, #76]	; (8001320 <_sbrk+0x64>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012d8:	4b11      	ldr	r3, [pc, #68]	; (8001320 <_sbrk+0x64>)
 80012da:	4a12      	ldr	r2, [pc, #72]	; (8001324 <_sbrk+0x68>)
 80012dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d207      	bcs.n	80012fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012ec:	f005 faa0 	bl	8006830 <__errno>
 80012f0:	4603      	mov	r3, r0
 80012f2:	220c      	movs	r2, #12
 80012f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
 80012fa:	e009      	b.n	8001310 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012fc:	4b08      	ldr	r3, [pc, #32]	; (8001320 <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001302:	4b07      	ldr	r3, [pc, #28]	; (8001320 <_sbrk+0x64>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	4a05      	ldr	r2, [pc, #20]	; (8001320 <_sbrk+0x64>)
 800130c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800130e:	68fb      	ldr	r3, [r7, #12]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20080000 	.word	0x20080000
 800131c:	00000400 	.word	0x00000400
 8001320:	2000020c 	.word	0x2000020c
 8001324:	20000540 	.word	0x20000540

08001328 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800132c:	4b15      	ldr	r3, [pc, #84]	; (8001384 <SystemInit+0x5c>)
 800132e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001332:	4a14      	ldr	r2, [pc, #80]	; (8001384 <SystemInit+0x5c>)
 8001334:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001338:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800133c:	4b12      	ldr	r3, [pc, #72]	; (8001388 <SystemInit+0x60>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a11      	ldr	r2, [pc, #68]	; (8001388 <SystemInit+0x60>)
 8001342:	f043 0301 	orr.w	r3, r3, #1
 8001346:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001348:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <SystemInit+0x60>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800134e:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <SystemInit+0x60>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	490d      	ldr	r1, [pc, #52]	; (8001388 <SystemInit+0x60>)
 8001354:	4b0d      	ldr	r3, [pc, #52]	; (800138c <SystemInit+0x64>)
 8001356:	4013      	ands	r3, r2
 8001358:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800135a:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <SystemInit+0x60>)
 800135c:	4a0c      	ldr	r2, [pc, #48]	; (8001390 <SystemInit+0x68>)
 800135e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001360:	4b09      	ldr	r3, [pc, #36]	; (8001388 <SystemInit+0x60>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a08      	ldr	r2, [pc, #32]	; (8001388 <SystemInit+0x60>)
 8001366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800136a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <SystemInit+0x60>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <SystemInit+0x5c>)
 8001374:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001378:	609a      	str	r2, [r3, #8]
#endif
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	e000ed00 	.word	0xe000ed00
 8001388:	40023800 	.word	0x40023800
 800138c:	fef6ffff 	.word	0xfef6ffff
 8001390:	24003010 	.word	0x24003010

08001394 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139a:	f107 0310 	add.w	r3, r7, #16
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013b2:	4b20      	ldr	r3, [pc, #128]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013b4:	4a20      	ldr	r2, [pc, #128]	; (8001438 <MX_TIM1_Init+0xa4>)
 80013b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 80013b8:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013ba:	22c7      	movs	r2, #199	; 0xc7
 80013bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013be:	4b1d      	ldr	r3, [pc, #116]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013d2:	4b18      	ldr	r3, [pc, #96]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d8:	4b16      	ldr	r3, [pc, #88]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013de:	4815      	ldr	r0, [pc, #84]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013e0:	f003 fcde 	bl	8004da0 <HAL_TIM_Base_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80013ea:	f7ff fddf 	bl	8000fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	4619      	mov	r1, r3
 80013fa:	480e      	ldr	r0, [pc, #56]	; (8001434 <MX_TIM1_Init+0xa0>)
 80013fc:	f004 f830 	bl	8005460 <HAL_TIM_ConfigClockSource>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001406:	f7ff fdd1 	bl	8000fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4619      	mov	r1, r3
 800141a:	4806      	ldr	r0, [pc, #24]	; (8001434 <MX_TIM1_Init+0xa0>)
 800141c:	f004 fcb0 	bl	8005d80 <HAL_TIMEx_MasterConfigSynchronization>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001426:	f7ff fdc1 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	2000038c 	.word	0x2000038c
 8001438:	40010000 	.word	0x40010000

0800143c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800145a:	4b1e      	ldr	r3, [pc, #120]	; (80014d4 <MX_TIM2_Init+0x98>)
 800145c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001460:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001464:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001468:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146a:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <MX_TIM2_Init+0x98>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000-1;
 8001470:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001472:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001476:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001478:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <MX_TIM2_Init+0x98>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001484:	4813      	ldr	r0, [pc, #76]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001486:	f003 fc8b 	bl	8004da0 <HAL_TIM_Base_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001490:	f7ff fd8c 	bl	8000fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001494:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001498:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800149a:	f107 0310 	add.w	r3, r7, #16
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	; (80014d4 <MX_TIM2_Init+0x98>)
 80014a2:	f003 ffdd 	bl	8005460 <HAL_TIM_ConfigClockSource>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80014ac:	f7ff fd7e 	bl	8000fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_TIM2_Init+0x98>)
 80014be:	f004 fc5f 	bl	8005d80 <HAL_TIMEx_MasterConfigSynchronization>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80014c8:	f7ff fd70 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200003d8 	.word	0x200003d8

080014d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08e      	sub	sp, #56	; 0x38
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014f8:	463b      	mov	r3, r7
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	611a      	str	r2, [r3, #16]
 8001506:	615a      	str	r2, [r3, #20]
 8001508:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800150a:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800150c:	4a2d      	ldr	r2, [pc, #180]	; (80015c4 <MX_TIM3_Init+0xec>)
 800150e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 250-1;
 8001510:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <MX_TIM3_Init+0xe8>)
 8001512:	22f9      	movs	r2, #249	; 0xf9
 8001514:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <MX_TIM3_Init+0xe8>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800151c:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800151e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001522:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b26      	ldr	r3, [pc, #152]	; (80015c0 <MX_TIM3_Init+0xe8>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152a:	4b25      	ldr	r3, [pc, #148]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001530:	4823      	ldr	r0, [pc, #140]	; (80015c0 <MX_TIM3_Init+0xe8>)
 8001532:	f003 fc35 	bl	8004da0 <HAL_TIM_Base_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800153c:	f7ff fd36 	bl	8000fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001540:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001546:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154a:	4619      	mov	r1, r3
 800154c:	481c      	ldr	r0, [pc, #112]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800154e:	f003 ff87 	bl	8005460 <HAL_TIM_ConfigClockSource>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001558:	f7ff fd28 	bl	8000fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800155c:	4818      	ldr	r0, [pc, #96]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800155e:	f003 fcef 	bl	8004f40 <HAL_TIM_PWM_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001568:	f7ff fd20 	bl	8000fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001574:	f107 031c 	add.w	r3, r7, #28
 8001578:	4619      	mov	r1, r3
 800157a:	4811      	ldr	r0, [pc, #68]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800157c:	f004 fc00 	bl	8005d80 <HAL_TIMEx_MasterConfigSynchronization>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001586:	f7ff fd11 	bl	8000fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800158a:	2360      	movs	r3, #96	; 0x60
 800158c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000-1;
 800158e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001592:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001598:	2300      	movs	r3, #0
 800159a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800159c:	463b      	mov	r3, r7
 800159e:	2200      	movs	r2, #0
 80015a0:	4619      	mov	r1, r3
 80015a2:	4807      	ldr	r0, [pc, #28]	; (80015c0 <MX_TIM3_Init+0xe8>)
 80015a4:	f003 fe4c 	bl	8005240 <HAL_TIM_PWM_ConfigChannel>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 80015ae:	f7ff fcfd 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015b2:	4803      	ldr	r0, [pc, #12]	; (80015c0 <MX_TIM3_Init+0xe8>)
 80015b4:	f000 f85c 	bl	8001670 <HAL_TIM_MspPostInit>

}
 80015b8:	bf00      	nop
 80015ba:	3738      	adds	r7, #56	; 0x38
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000340 	.word	0x20000340
 80015c4:	40000400 	.word	0x40000400

080015c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a23      	ldr	r2, [pc, #140]	; (8001664 <HAL_TIM_Base_MspInit+0x9c>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d114      	bne.n	8001604 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015da:	4b23      	ldr	r3, [pc, #140]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	4a22      	ldr	r2, [pc, #136]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	6453      	str	r3, [r2, #68]	; 0x44
 80015e6:	4b20      	ldr	r3, [pc, #128]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	2019      	movs	r0, #25
 80015f8:	f000 ffed 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80015fc:	2019      	movs	r0, #25
 80015fe:	f001 f806 	bl	800260e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001602:	e02a      	b.n	800165a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800160c:	d114      	bne.n	8001638 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800160e:	4b16      	ldr	r3, [pc, #88]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	4a15      	ldr	r2, [pc, #84]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6413      	str	r3, [r2, #64]	; 0x40
 800161a:	4b13      	ldr	r3, [pc, #76]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2102      	movs	r1, #2
 800162a:	201c      	movs	r0, #28
 800162c:	f000 ffd3 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001630:	201c      	movs	r0, #28
 8001632:	f000 ffec 	bl	800260e <HAL_NVIC_EnableIRQ>
}
 8001636:	e010      	b.n	800165a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0b      	ldr	r2, [pc, #44]	; (800166c <HAL_TIM_Base_MspInit+0xa4>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d10b      	bne.n	800165a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 8001644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001646:	4a08      	ldr	r2, [pc, #32]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	6413      	str	r3, [r2, #64]	; 0x40
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <HAL_TIM_Base_MspInit+0xa0>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40010000 	.word	0x40010000
 8001668:	40023800 	.word	0x40023800
 800166c:	40000400 	.word	0x40000400

08001670 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a11      	ldr	r2, [pc, #68]	; (80016d4 <HAL_TIM_MspPostInit+0x64>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d11b      	bne.n	80016ca <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <HAL_TIM_MspPostInit+0x68>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <HAL_TIM_MspPostInit+0x68>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <HAL_TIM_MspPostInit+0x68>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016aa:	2340      	movs	r3, #64	; 0x40
 80016ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ae:	2302      	movs	r3, #2
 80016b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016ba:	2302      	movs	r3, #2
 80016bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <HAL_TIM_MspPostInit+0x6c>)
 80016c6:	f000 ffbd 	bl	8002644 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016ca:	bf00      	nop
 80016cc:	3720      	adds	r7, #32
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40000400 	.word	0x40000400
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020000 	.word	0x40020000

080016e0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <MX_USART1_UART_Init+0x58>)
 80016e6:	4a15      	ldr	r2, [pc, #84]	; (800173c <MX_USART1_UART_Init+0x5c>)
 80016e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ea:	4b13      	ldr	r3, [pc, #76]	; (8001738 <MX_USART1_UART_Init+0x58>)
 80016ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <MX_USART1_UART_Init+0x58>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <MX_USART1_UART_Init+0x58>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <MX_USART1_UART_Init+0x58>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <MX_USART1_UART_Init+0x58>)
 8001706:	220c      	movs	r2, #12
 8001708:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170a:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <MX_USART1_UART_Init+0x58>)
 800170c:	2200      	movs	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001710:	4b09      	ldr	r3, [pc, #36]	; (8001738 <MX_USART1_UART_Init+0x58>)
 8001712:	2200      	movs	r2, #0
 8001714:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <MX_USART1_UART_Init+0x58>)
 8001718:	2200      	movs	r2, #0
 800171a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <MX_USART1_UART_Init+0x58>)
 800171e:	2200      	movs	r2, #0
 8001720:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001722:	4805      	ldr	r0, [pc, #20]	; (8001738 <MX_USART1_UART_Init+0x58>)
 8001724:	f004 fbd8 	bl	8005ed8 <HAL_UART_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800172e:	f7ff fc3d 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200004a8 	.word	0x200004a8
 800173c:	40011000 	.word	0x40011000

08001740 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001744:	4b14      	ldr	r3, [pc, #80]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001746:	4a15      	ldr	r2, [pc, #84]	; (800179c <MX_USART3_UART_Init+0x5c>)
 8001748:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800174a:	4b13      	ldr	r3, [pc, #76]	; (8001798 <MX_USART3_UART_Init+0x58>)
 800174c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001750:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_USART3_UART_Init+0x58>)
 800175a:	2200      	movs	r2, #0
 800175c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001766:	220c      	movs	r2, #12
 8001768:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176a:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <MX_USART3_UART_Init+0x58>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001770:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001772:	2200      	movs	r2, #0
 8001774:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001776:	4b08      	ldr	r3, [pc, #32]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001778:	2200      	movs	r2, #0
 800177a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_USART3_UART_Init+0x58>)
 800177e:	2200      	movs	r2, #0
 8001780:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001782:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_USART3_UART_Init+0x58>)
 8001784:	f004 fba8 	bl	8005ed8 <HAL_UART_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800178e:	f7ff fc0d 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000424 	.word	0x20000424
 800179c:	40004800 	.word	0x40004800

080017a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08c      	sub	sp, #48	; 0x30
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 031c 	add.w	r3, r7, #28
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a37      	ldr	r2, [pc, #220]	; (800189c <HAL_UART_MspInit+0xfc>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d139      	bne.n	8001836 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017c2:	4b37      	ldr	r3, [pc, #220]	; (80018a0 <HAL_UART_MspInit+0x100>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c6:	4a36      	ldr	r2, [pc, #216]	; (80018a0 <HAL_UART_MspInit+0x100>)
 80017c8:	f043 0310 	orr.w	r3, r3, #16
 80017cc:	6453      	str	r3, [r2, #68]	; 0x44
 80017ce:	4b34      	ldr	r3, [pc, #208]	; (80018a0 <HAL_UART_MspInit+0x100>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	4b31      	ldr	r3, [pc, #196]	; (80018a0 <HAL_UART_MspInit+0x100>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a30      	ldr	r2, [pc, #192]	; (80018a0 <HAL_UART_MspInit+0x100>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b2e      	ldr	r3, [pc, #184]	; (80018a0 <HAL_UART_MspInit+0x100>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f8:	2302      	movs	r3, #2
 80017fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001800:	2303      	movs	r3, #3
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001804:	2304      	movs	r3, #4
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001808:	f107 031c 	add.w	r3, r7, #28
 800180c:	4619      	mov	r1, r3
 800180e:	4825      	ldr	r0, [pc, #148]	; (80018a4 <HAL_UART_MspInit+0x104>)
 8001810:	f000 ff18 	bl	8002644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001814:	2340      	movs	r3, #64	; 0x40
 8001816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001824:	2307      	movs	r3, #7
 8001826:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001828:	f107 031c 	add.w	r3, r7, #28
 800182c:	4619      	mov	r1, r3
 800182e:	481d      	ldr	r0, [pc, #116]	; (80018a4 <HAL_UART_MspInit+0x104>)
 8001830:	f000 ff08 	bl	8002644 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001834:	e02d      	b.n	8001892 <HAL_UART_MspInit+0xf2>
  else if(uartHandle->Instance==USART3)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a1b      	ldr	r2, [pc, #108]	; (80018a8 <HAL_UART_MspInit+0x108>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d128      	bne.n	8001892 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001840:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <HAL_UART_MspInit+0x100>)
 8001842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001844:	4a16      	ldr	r2, [pc, #88]	; (80018a0 <HAL_UART_MspInit+0x100>)
 8001846:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800184a:	6413      	str	r3, [r2, #64]	; 0x40
 800184c:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <HAL_UART_MspInit+0x100>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001850:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <HAL_UART_MspInit+0x100>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185c:	4a10      	ldr	r2, [pc, #64]	; (80018a0 <HAL_UART_MspInit+0x100>)
 800185e:	f043 0308 	orr.w	r3, r3, #8
 8001862:	6313      	str	r3, [r2, #48]	; 0x30
 8001864:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <HAL_UART_MspInit+0x100>)
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001870:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001882:	2307      	movs	r3, #7
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001886:	f107 031c 	add.w	r3, r7, #28
 800188a:	4619      	mov	r1, r3
 800188c:	4807      	ldr	r0, [pc, #28]	; (80018ac <HAL_UART_MspInit+0x10c>)
 800188e:	f000 fed9 	bl	8002644 <HAL_GPIO_Init>
}
 8001892:	bf00      	nop
 8001894:	3730      	adds	r7, #48	; 0x30
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40011000 	.word	0x40011000
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40020400 	.word	0x40020400
 80018a8:	40004800 	.word	0x40004800
 80018ac:	40020c00 	.word	0x40020c00

080018b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80018b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80018b6:	e003      	b.n	80018c0 <LoopCopyDataInit>

080018b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80018ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80018bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80018be:	3104      	adds	r1, #4

080018c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80018c0:	480b      	ldr	r0, [pc, #44]	; (80018f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80018c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80018c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80018c8:	d3f6      	bcc.n	80018b8 <CopyDataInit>
  ldr  r2, =_sbss
 80018ca:	4a0b      	ldr	r2, [pc, #44]	; (80018f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80018cc:	e002      	b.n	80018d4 <LoopFillZerobss>

080018ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80018ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80018d0:	f842 3b04 	str.w	r3, [r2], #4

080018d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80018d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018d8:	d3f9      	bcc.n	80018ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018da:	f7ff fd25 	bl	8001328 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018de:	f004 ffad 	bl	800683c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018e2:	f7ff fa49 	bl	8000d78 <main>
  bx  lr    
 80018e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018e8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80018ec:	08009b84 	.word	0x08009b84
  ldr  r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80018f4:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 80018f8:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 80018fc:	20000540 	.word	0x20000540

08001900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC_IRQHandler>
	...

08001904 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b089      	sub	sp, #36	; 0x24
 8001908:	af02      	add	r7, sp, #8
 800190a:	4604      	mov	r4, r0
 800190c:	4608      	mov	r0, r1
 800190e:	4611      	mov	r1, r2
 8001910:	461a      	mov	r2, r3
 8001912:	4623      	mov	r3, r4
 8001914:	71fb      	strb	r3, [r7, #7]
 8001916:	4603      	mov	r3, r0
 8001918:	71bb      	strb	r3, [r7, #6]
 800191a:	460b      	mov	r3, r1
 800191c:	717b      	strb	r3, [r7, #5]
 800191e:	4613      	mov	r3, r2
 8001920:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8001926:	7dfb      	ldrb	r3, [r7, #23]
 8001928:	2b1f      	cmp	r3, #31
 800192a:	d802      	bhi.n	8001932 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	71fb      	strb	r3, [r7, #7]
 8001930:	e002      	b.n	8001938 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8001932:	7dfb      	ldrb	r3, [r7, #23]
 8001934:	3b20      	subs	r3, #32
 8001936:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8001938:	2300      	movs	r3, #0
 800193a:	753b      	strb	r3, [r7, #20]
 800193c:	e012      	b.n	8001964 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 800193e:	7dfa      	ldrb	r2, [r7, #23]
 8001940:	7d38      	ldrb	r0, [r7, #20]
 8001942:	7d39      	ldrb	r1, [r7, #20]
 8001944:	4c3c      	ldr	r4, [pc, #240]	; (8001a38 <ILI9341_Draw_Char+0x134>)
 8001946:	4613      	mov	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4413      	add	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4423      	add	r3, r4
 8001950:	4403      	add	r3, r0
 8001952:	781a      	ldrb	r2, [r3, #0]
 8001954:	f107 0318 	add.w	r3, r7, #24
 8001958:	440b      	add	r3, r1
 800195a:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800195e:	7d3b      	ldrb	r3, [r7, #20]
 8001960:	3301      	adds	r3, #1
 8001962:	753b      	strb	r3, [r7, #20]
 8001964:	7d3b      	ldrb	r3, [r7, #20]
 8001966:	2b05      	cmp	r3, #5
 8001968:	d9e9      	bls.n	800193e <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800196a:	79bb      	ldrb	r3, [r7, #6]
 800196c:	b298      	uxth	r0, r3
 800196e:	797b      	ldrb	r3, [r7, #5]
 8001970:	b299      	uxth	r1, r3
 8001972:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001974:	461a      	mov	r2, r3
 8001976:	0052      	lsls	r2, r2, #1
 8001978:	4413      	add	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	b29a      	uxth	r2, r3
 800197e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	b29c      	uxth	r4, r3
 8001984:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	4623      	mov	r3, r4
 800198a:	f000 fc5d 	bl	8002248 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800198e:	2300      	movs	r3, #0
 8001990:	757b      	strb	r3, [r7, #21]
 8001992:	e048      	b.n	8001a26 <ILI9341_Draw_Char+0x122>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001994:	2300      	movs	r3, #0
 8001996:	75bb      	strb	r3, [r7, #22]
 8001998:	e03f      	b.n	8001a1a <ILI9341_Draw_Char+0x116>
            if (temp[j] & (1<<i)) {			
 800199a:	7d7b      	ldrb	r3, [r7, #21]
 800199c:	f107 0218 	add.w	r2, r7, #24
 80019a0:	4413      	add	r3, r2
 80019a2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80019a6:	461a      	mov	r2, r3
 80019a8:	7dbb      	ldrb	r3, [r7, #22]
 80019aa:	fa42 f303 	asr.w	r3, r2, r3
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d02e      	beq.n	8001a14 <ILI9341_Draw_Char+0x110>
							if(Size == 1)
 80019b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d110      	bne.n	80019de <ILI9341_Draw_Char+0xda>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80019bc:	79bb      	ldrb	r3, [r7, #6]
 80019be:	b29a      	uxth	r2, r3
 80019c0:	7d7b      	ldrb	r3, [r7, #21]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	4413      	add	r3, r2
 80019c6:	b298      	uxth	r0, r3
 80019c8:	797b      	ldrb	r3, [r7, #5]
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	7dbb      	ldrb	r3, [r7, #22]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	887a      	ldrh	r2, [r7, #2]
 80019d6:	4619      	mov	r1, r3
 80019d8:	f000 fb5c 	bl	8002094 <ILI9341_Draw_Pixel>
 80019dc:	e01a      	b.n	8001a14 <ILI9341_Draw_Char+0x110>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80019de:	79bb      	ldrb	r3, [r7, #6]
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	7d7b      	ldrb	r3, [r7, #21]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80019e8:	fb11 f303 	smulbb	r3, r1, r3
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	4413      	add	r3, r2
 80019f0:	b298      	uxth	r0, r3
 80019f2:	797b      	ldrb	r3, [r7, #5]
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	7dbb      	ldrb	r3, [r7, #22]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80019fc:	fb11 f303 	smulbb	r3, r1, r3
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	4413      	add	r3, r2
 8001a04:	b299      	uxth	r1, r3
 8001a06:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8001a08:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001a0a:	887b      	ldrh	r3, [r7, #2]
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	4623      	mov	r3, r4
 8001a10:	f000 fc1a 	bl	8002248 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001a14:	7dbb      	ldrb	r3, [r7, #22]
 8001a16:	3301      	adds	r3, #1
 8001a18:	75bb      	strb	r3, [r7, #22]
 8001a1a:	7dbb      	ldrb	r3, [r7, #22]
 8001a1c:	2b07      	cmp	r3, #7
 8001a1e:	d9bc      	bls.n	800199a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001a20:	7d7b      	ldrb	r3, [r7, #21]
 8001a22:	3301      	adds	r3, #1
 8001a24:	757b      	strb	r3, [r7, #21]
 8001a26:	7d7b      	ldrb	r3, [r7, #21]
 8001a28:	2b05      	cmp	r3, #5
 8001a2a:	d9b3      	bls.n	8001994 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	371c      	adds	r7, #28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd90      	pop	{r4, r7, pc}
 8001a36:	bf00      	nop
 8001a38:	08009554 	.word	0x08009554

08001a3c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af02      	add	r7, sp, #8
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	4608      	mov	r0, r1
 8001a46:	4611      	mov	r1, r2
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	70fb      	strb	r3, [r7, #3]
 8001a4e:	460b      	mov	r3, r1
 8001a50:	70bb      	strb	r3, [r7, #2]
 8001a52:	4613      	mov	r3, r2
 8001a54:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001a56:	e017      	b.n	8001a88 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	607a      	str	r2, [r7, #4]
 8001a5e:	7818      	ldrb	r0, [r3, #0]
 8001a60:	883c      	ldrh	r4, [r7, #0]
 8001a62:	78ba      	ldrb	r2, [r7, #2]
 8001a64:	78f9      	ldrb	r1, [r7, #3]
 8001a66:	8bbb      	ldrh	r3, [r7, #28]
 8001a68:	9301      	str	r3, [sp, #4]
 8001a6a:	8b3b      	ldrh	r3, [r7, #24]
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	4623      	mov	r3, r4
 8001a70:	f7ff ff48 	bl	8001904 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001a74:	8b3b      	ldrh	r3, [r7, #24]
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	461a      	mov	r2, r3
 8001a7a:	0052      	lsls	r2, r2, #1
 8001a7c:	4413      	add	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	78fb      	ldrb	r3, [r7, #3]
 8001a84:	4413      	add	r3, r2
 8001a86:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1e3      	bne.n	8001a58 <ILI9341_Draw_Text+0x1c>
    }
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd90      	pop	{r4, r7, pc}
	...

08001a9c <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8001aa0:	f7ff fabc 	bl	800101c <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8001aa4:	f7fe fda0 	bl	80005e8 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aae:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <ILI9341_SPI_Init+0x1c>)
 8001ab0:	f000 ff74 	bl	800299c <HAL_GPIO_WritePin>
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40020800 	.word	0x40020800

08001abc <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8001ac6:	1df9      	adds	r1, r7, #7
 8001ac8:	2301      	movs	r3, #1
 8001aca:	2201      	movs	r2, #1
 8001acc:	4803      	ldr	r0, [pc, #12]	; (8001adc <ILI9341_SPI_Send+0x20>)
 8001ace:	f002 fe98 	bl	8004802 <HAL_SPI_Transmit>
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200002dc 	.word	0x200002dc

08001ae0 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001aea:	2200      	movs	r2, #0
 8001aec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af0:	480b      	ldr	r0, [pc, #44]	; (8001b20 <ILI9341_Write_Command+0x40>)
 8001af2:	f000 ff53 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001af6:	2200      	movs	r2, #0
 8001af8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001afc:	4808      	ldr	r0, [pc, #32]	; (8001b20 <ILI9341_Write_Command+0x40>)
 8001afe:	f000 ff4d 	bl	800299c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff ffd9 	bl	8001abc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b10:	4803      	ldr	r0, [pc, #12]	; (8001b20 <ILI9341_Write_Command+0x40>)
 8001b12:	f000 ff43 	bl	800299c <HAL_GPIO_WritePin>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40020800 	.word	0x40020800

08001b24 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b34:	480b      	ldr	r0, [pc, #44]	; (8001b64 <ILI9341_Write_Data+0x40>)
 8001b36:	f000 ff31 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b40:	4808      	ldr	r0, [pc, #32]	; (8001b64 <ILI9341_Write_Data+0x40>)
 8001b42:	f000 ff2b 	bl	800299c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ffb7 	bl	8001abc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b54:	4803      	ldr	r0, [pc, #12]	; (8001b64 <ILI9341_Write_Data+0x40>)
 8001b56:	f000 ff21 	bl	800299c <HAL_GPIO_WritePin>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40020800 	.word	0x40020800

08001b68 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4604      	mov	r4, r0
 8001b70:	4608      	mov	r0, r1
 8001b72:	4611      	mov	r1, r2
 8001b74:	461a      	mov	r2, r3
 8001b76:	4623      	mov	r3, r4
 8001b78:	80fb      	strh	r3, [r7, #6]
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	80bb      	strh	r3, [r7, #4]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	807b      	strh	r3, [r7, #2]
 8001b82:	4613      	mov	r3, r2
 8001b84:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001b86:	202a      	movs	r0, #42	; 0x2a
 8001b88:	f7ff ffaa 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001b8c:	88fb      	ldrh	r3, [r7, #6]
 8001b8e:	0a1b      	lsrs	r3, r3, #8
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff ffc5 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001b9a:	88fb      	ldrh	r3, [r7, #6]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff ffc0 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001ba4:	887b      	ldrh	r3, [r7, #2]
 8001ba6:	0a1b      	lsrs	r3, r3, #8
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ffb9 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8001bb2:	887b      	ldrh	r3, [r7, #2]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff ffb4 	bl	8001b24 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001bbc:	202b      	movs	r0, #43	; 0x2b
 8001bbe:	f7ff ff8f 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8001bc2:	88bb      	ldrh	r3, [r7, #4]
 8001bc4:	0a1b      	lsrs	r3, r3, #8
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ffaa 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001bd0:	88bb      	ldrh	r3, [r7, #4]
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff ffa5 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8001bda:	883b      	ldrh	r3, [r7, #0]
 8001bdc:	0a1b      	lsrs	r3, r3, #8
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ff9e 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001be8:	883b      	ldrh	r3, [r7, #0]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff99 	bl	8001b24 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001bf2:	202c      	movs	r0, #44	; 0x2c
 8001bf4:	f7ff ff74 	bl	8001ae0 <ILI9341_Write_Command>
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd90      	pop	{r4, r7, pc}

08001c00 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001c04:	2201      	movs	r2, #1
 8001c06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c0a:	480b      	ldr	r0, [pc, #44]	; (8001c38 <ILI9341_Reset+0x38>)
 8001c0c:	f000 fec6 	bl	800299c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001c10:	20c8      	movs	r0, #200	; 0xc8
 8001c12:	f000 fbe1 	bl	80023d8 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c1c:	4806      	ldr	r0, [pc, #24]	; (8001c38 <ILI9341_Reset+0x38>)
 8001c1e:	f000 febd 	bl	800299c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001c22:	20c8      	movs	r0, #200	; 0xc8
 8001c24:	f000 fbd8 	bl	80023d8 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2e:	4802      	ldr	r0, [pc, #8]	; (8001c38 <ILI9341_Reset+0x38>)
 8001c30:	f000 feb4 	bl	800299c <HAL_GPIO_WritePin>
}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40020800 	.word	0x40020800

08001c3c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001c4a:	2036      	movs	r0, #54	; 0x36
 8001c4c:	f7ff ff48 	bl	8001ae0 <ILI9341_Write_Command>
HAL_Delay(1);
 8001c50:	2001      	movs	r0, #1
 8001c52:	f000 fbc1 	bl	80023d8 <HAL_Delay>
	
switch(screen_rotation) 
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d837      	bhi.n	8001ccc <ILI9341_Set_Rotation+0x90>
 8001c5c:	a201      	add	r2, pc, #4	; (adr r2, 8001c64 <ILI9341_Set_Rotation+0x28>)
 8001c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c62:	bf00      	nop
 8001c64:	08001c75 	.word	0x08001c75
 8001c68:	08001c8b 	.word	0x08001c8b
 8001c6c:	08001ca1 	.word	0x08001ca1
 8001c70:	08001cb7 	.word	0x08001cb7
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001c74:	2048      	movs	r0, #72	; 0x48
 8001c76:	f7ff ff55 	bl	8001b24 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001c7a:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <ILI9341_Set_Rotation+0x9c>)
 8001c7c:	22f0      	movs	r2, #240	; 0xf0
 8001c7e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001c80:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <ILI9341_Set_Rotation+0xa0>)
 8001c82:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c86:	801a      	strh	r2, [r3, #0]
			break;
 8001c88:	e021      	b.n	8001cce <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001c8a:	2028      	movs	r0, #40	; 0x28
 8001c8c:	f7ff ff4a 	bl	8001b24 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001c90:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <ILI9341_Set_Rotation+0x9c>)
 8001c92:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c96:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001c98:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <ILI9341_Set_Rotation+0xa0>)
 8001c9a:	22f0      	movs	r2, #240	; 0xf0
 8001c9c:	801a      	strh	r2, [r3, #0]
			break;
 8001c9e:	e016      	b.n	8001cce <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8001ca0:	2088      	movs	r0, #136	; 0x88
 8001ca2:	f7ff ff3f 	bl	8001b24 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <ILI9341_Set_Rotation+0x9c>)
 8001ca8:	22f0      	movs	r2, #240	; 0xf0
 8001caa:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001cac:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <ILI9341_Set_Rotation+0xa0>)
 8001cae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001cb2:	801a      	strh	r2, [r3, #0]
			break;
 8001cb4:	e00b      	b.n	8001cce <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8001cb6:	20e8      	movs	r0, #232	; 0xe8
 8001cb8:	f7ff ff34 	bl	8001b24 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <ILI9341_Set_Rotation+0x9c>)
 8001cbe:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001cc2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <ILI9341_Set_Rotation+0xa0>)
 8001cc6:	22f0      	movs	r2, #240	; 0xf0
 8001cc8:	801a      	strh	r2, [r3, #0]
			break;
 8001cca:	e000      	b.n	8001cce <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001ccc:	bf00      	nop
	}
}
 8001cce:	bf00      	nop
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000016 	.word	0x20000016
 8001cdc:	20000014 	.word	0x20000014

08001ce0 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cea:	4802      	ldr	r0, [pc, #8]	; (8001cf4 <ILI9341_Enable+0x14>)
 8001cec:	f000 fe56 	bl	800299c <HAL_GPIO_WritePin>
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40020800 	.word	0x40020800

08001cf8 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001cfc:	f7ff fff0 	bl	8001ce0 <ILI9341_Enable>
ILI9341_SPI_Init();
 8001d00:	f7ff fecc 	bl	8001a9c <ILI9341_SPI_Init>
ILI9341_Reset();
 8001d04:	f7ff ff7c 	bl	8001c00 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001d08:	2001      	movs	r0, #1
 8001d0a:	f7ff fee9 	bl	8001ae0 <ILI9341_Write_Command>
HAL_Delay(1000);
 8001d0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d12:	f000 fb61 	bl	80023d8 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001d16:	20cb      	movs	r0, #203	; 0xcb
 8001d18:	f7ff fee2 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001d1c:	2039      	movs	r0, #57	; 0x39
 8001d1e:	f7ff ff01 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8001d22:	202c      	movs	r0, #44	; 0x2c
 8001d24:	f7ff fefe 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f7ff fefb 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001d2e:	2034      	movs	r0, #52	; 0x34
 8001d30:	f7ff fef8 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001d34:	2002      	movs	r0, #2
 8001d36:	f7ff fef5 	bl	8001b24 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001d3a:	20cf      	movs	r0, #207	; 0xcf
 8001d3c:	f7ff fed0 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001d40:	2000      	movs	r0, #0
 8001d42:	f7ff feef 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001d46:	20c1      	movs	r0, #193	; 0xc1
 8001d48:	f7ff feec 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001d4c:	2030      	movs	r0, #48	; 0x30
 8001d4e:	f7ff fee9 	bl	8001b24 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001d52:	20e8      	movs	r0, #232	; 0xe8
 8001d54:	f7ff fec4 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001d58:	2085      	movs	r0, #133	; 0x85
 8001d5a:	f7ff fee3 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f7ff fee0 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001d64:	2078      	movs	r0, #120	; 0x78
 8001d66:	f7ff fedd 	bl	8001b24 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001d6a:	20ea      	movs	r0, #234	; 0xea
 8001d6c:	f7ff feb8 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001d70:	2000      	movs	r0, #0
 8001d72:	f7ff fed7 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001d76:	2000      	movs	r0, #0
 8001d78:	f7ff fed4 	bl	8001b24 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001d7c:	20ed      	movs	r0, #237	; 0xed
 8001d7e:	f7ff feaf 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001d82:	2064      	movs	r0, #100	; 0x64
 8001d84:	f7ff fece 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001d88:	2003      	movs	r0, #3
 8001d8a:	f7ff fecb 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001d8e:	2012      	movs	r0, #18
 8001d90:	f7ff fec8 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001d94:	2081      	movs	r0, #129	; 0x81
 8001d96:	f7ff fec5 	bl	8001b24 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001d9a:	20f7      	movs	r0, #247	; 0xf7
 8001d9c:	f7ff fea0 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8001da0:	2020      	movs	r0, #32
 8001da2:	f7ff febf 	bl	8001b24 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001da6:	20c0      	movs	r0, #192	; 0xc0
 8001da8:	f7ff fe9a 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001dac:	2023      	movs	r0, #35	; 0x23
 8001dae:	f7ff feb9 	bl	8001b24 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8001db2:	20c1      	movs	r0, #193	; 0xc1
 8001db4:	f7ff fe94 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001db8:	2010      	movs	r0, #16
 8001dba:	f7ff feb3 	bl	8001b24 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8001dbe:	20c5      	movs	r0, #197	; 0xc5
 8001dc0:	f7ff fe8e 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001dc4:	203e      	movs	r0, #62	; 0x3e
 8001dc6:	f7ff fead 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001dca:	2028      	movs	r0, #40	; 0x28
 8001dcc:	f7ff feaa 	bl	8001b24 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8001dd0:	20c7      	movs	r0, #199	; 0xc7
 8001dd2:	f7ff fe85 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001dd6:	2086      	movs	r0, #134	; 0x86
 8001dd8:	f7ff fea4 	bl	8001b24 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001ddc:	2036      	movs	r0, #54	; 0x36
 8001dde:	f7ff fe7f 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8001de2:	2048      	movs	r0, #72	; 0x48
 8001de4:	f7ff fe9e 	bl	8001b24 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001de8:	203a      	movs	r0, #58	; 0x3a
 8001dea:	f7ff fe79 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8001dee:	2055      	movs	r0, #85	; 0x55
 8001df0:	f7ff fe98 	bl	8001b24 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001df4:	20b1      	movs	r0, #177	; 0xb1
 8001df6:	f7ff fe73 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	f7ff fe92 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8001e00:	2018      	movs	r0, #24
 8001e02:	f7ff fe8f 	bl	8001b24 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001e06:	20b6      	movs	r0, #182	; 0xb6
 8001e08:	f7ff fe6a 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001e0c:	2008      	movs	r0, #8
 8001e0e:	f7ff fe89 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001e12:	2082      	movs	r0, #130	; 0x82
 8001e14:	f7ff fe86 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001e18:	2027      	movs	r0, #39	; 0x27
 8001e1a:	f7ff fe83 	bl	8001b24 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001e1e:	20f2      	movs	r0, #242	; 0xf2
 8001e20:	f7ff fe5e 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001e24:	2000      	movs	r0, #0
 8001e26:	f7ff fe7d 	bl	8001b24 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001e2a:	2026      	movs	r0, #38	; 0x26
 8001e2c:	f7ff fe58 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001e30:	2001      	movs	r0, #1
 8001e32:	f7ff fe77 	bl	8001b24 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001e36:	20e0      	movs	r0, #224	; 0xe0
 8001e38:	f7ff fe52 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001e3c:	200f      	movs	r0, #15
 8001e3e:	f7ff fe71 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001e42:	2031      	movs	r0, #49	; 0x31
 8001e44:	f7ff fe6e 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001e48:	202b      	movs	r0, #43	; 0x2b
 8001e4a:	f7ff fe6b 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001e4e:	200c      	movs	r0, #12
 8001e50:	f7ff fe68 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001e54:	200e      	movs	r0, #14
 8001e56:	f7ff fe65 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001e5a:	2008      	movs	r0, #8
 8001e5c:	f7ff fe62 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001e60:	204e      	movs	r0, #78	; 0x4e
 8001e62:	f7ff fe5f 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001e66:	20f1      	movs	r0, #241	; 0xf1
 8001e68:	f7ff fe5c 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001e6c:	2037      	movs	r0, #55	; 0x37
 8001e6e:	f7ff fe59 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001e72:	2007      	movs	r0, #7
 8001e74:	f7ff fe56 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001e78:	2010      	movs	r0, #16
 8001e7a:	f7ff fe53 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001e7e:	2003      	movs	r0, #3
 8001e80:	f7ff fe50 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001e84:	200e      	movs	r0, #14
 8001e86:	f7ff fe4d 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001e8a:	2009      	movs	r0, #9
 8001e8c:	f7ff fe4a 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff fe47 	bl	8001b24 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001e96:	20e1      	movs	r0, #225	; 0xe1
 8001e98:	f7ff fe22 	bl	8001ae0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff fe41 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001ea2:	200e      	movs	r0, #14
 8001ea4:	f7ff fe3e 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001ea8:	2014      	movs	r0, #20
 8001eaa:	f7ff fe3b 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001eae:	2003      	movs	r0, #3
 8001eb0:	f7ff fe38 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001eb4:	2011      	movs	r0, #17
 8001eb6:	f7ff fe35 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001eba:	2007      	movs	r0, #7
 8001ebc:	f7ff fe32 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001ec0:	2031      	movs	r0, #49	; 0x31
 8001ec2:	f7ff fe2f 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001ec6:	20c1      	movs	r0, #193	; 0xc1
 8001ec8:	f7ff fe2c 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001ecc:	2048      	movs	r0, #72	; 0x48
 8001ece:	f7ff fe29 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001ed2:	2008      	movs	r0, #8
 8001ed4:	f7ff fe26 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001ed8:	200f      	movs	r0, #15
 8001eda:	f7ff fe23 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001ede:	200c      	movs	r0, #12
 8001ee0:	f7ff fe20 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001ee4:	2031      	movs	r0, #49	; 0x31
 8001ee6:	f7ff fe1d 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001eea:	2036      	movs	r0, #54	; 0x36
 8001eec:	f7ff fe1a 	bl	8001b24 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001ef0:	200f      	movs	r0, #15
 8001ef2:	f7ff fe17 	bl	8001b24 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001ef6:	2011      	movs	r0, #17
 8001ef8:	f7ff fdf2 	bl	8001ae0 <ILI9341_Write_Command>
HAL_Delay(120);
 8001efc:	2078      	movs	r0, #120	; 0x78
 8001efe:	f000 fa6b 	bl	80023d8 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001f02:	2029      	movs	r0, #41	; 0x29
 8001f04:	f7ff fdec 	bl	8001ae0 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7ff fe97 	bl	8001c3c <ILI9341_Set_Rotation>
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001f14:	b5b0      	push	{r4, r5, r7, lr}
 8001f16:	b08c      	sub	sp, #48	; 0x30
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	6039      	str	r1, [r7, #0]
 8001f1e:	80fb      	strh	r3, [r7, #6]
 8001f20:	466b      	mov	r3, sp
 8001f22:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f30:	d202      	bcs.n	8001f38 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
 8001f36:	e002      	b.n	8001f3e <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001f38:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f44:	483e      	ldr	r0, [pc, #248]	; (8002040 <ILI9341_Draw_Colour_Burst+0x12c>)
 8001f46:	f000 fd29 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f50:	483b      	ldr	r0, [pc, #236]	; (8002040 <ILI9341_Draw_Colour_Burst+0x12c>)
 8001f52:	f000 fd23 	bl	800299c <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001f60:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001f62:	4623      	mov	r3, r4
 8001f64:	3b01      	subs	r3, #1
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	4620      	mov	r0, r4
 8001f6a:	f04f 0100 	mov.w	r1, #0
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	f04f 0300 	mov.w	r3, #0
 8001f76:	00cb      	lsls	r3, r1, #3
 8001f78:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001f7c:	00c2      	lsls	r2, r0, #3
 8001f7e:	4620      	mov	r0, r4
 8001f80:	f04f 0100 	mov.w	r1, #0
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	f04f 0300 	mov.w	r3, #0
 8001f8c:	00cb      	lsls	r3, r1, #3
 8001f8e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001f92:	00c2      	lsls	r2, r0, #3
 8001f94:	1de3      	adds	r3, r4, #7
 8001f96:	08db      	lsrs	r3, r3, #3
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	ebad 0d03 	sub.w	sp, sp, r3
 8001f9e:	466b      	mov	r3, sp
 8001fa0:	3300      	adds	r3, #0
 8001fa2:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fa8:	e00e      	b.n	8001fc8 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fae:	4413      	add	r3, r2
 8001fb0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001fb4:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fb8:	3301      	adds	r3, #1
 8001fba:	88fa      	ldrh	r2, [r7, #6]
 8001fbc:	b2d1      	uxtb	r1, r2
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d3ec      	bcc.n	8001faa <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fe4:	fbb3 f2f2 	udiv	r2, r3, r2
 8001fe8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001fea:	fb01 f202 	mul.w	r2, r1, r2
 8001fee:	1a9b      	subs	r3, r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d010      	beq.n	800201a <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ffc:	e009      	b.n	8002012 <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001ffe:	69b9      	ldr	r1, [r7, #24]
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	b29a      	uxth	r2, r3
 8002004:	230a      	movs	r3, #10
 8002006:	480f      	ldr	r0, [pc, #60]	; (8002044 <ILI9341_Draw_Colour_Burst+0x130>)
 8002008:	f002 fbfb 	bl	8004802 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800200c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800200e:	3301      	adds	r3, #1
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002012:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	429a      	cmp	r2, r3
 8002018:	d3f1      	bcc.n	8001ffe <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 800201a:	69b9      	ldr	r1, [r7, #24]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	b29a      	uxth	r2, r3
 8002020:	230a      	movs	r3, #10
 8002022:	4808      	ldr	r0, [pc, #32]	; (8002044 <ILI9341_Draw_Colour_Burst+0x130>)
 8002024:	f002 fbed 	bl	8004802 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002028:	2201      	movs	r2, #1
 800202a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800202e:	4804      	ldr	r0, [pc, #16]	; (8002040 <ILI9341_Draw_Colour_Burst+0x12c>)
 8002030:	f000 fcb4 	bl	800299c <HAL_GPIO_WritePin>
 8002034:	46ad      	mov	sp, r5
}
 8002036:	bf00      	nop
 8002038:	3730      	adds	r7, #48	; 0x30
 800203a:	46bd      	mov	sp, r7
 800203c:	bdb0      	pop	{r4, r5, r7, pc}
 800203e:	bf00      	nop
 8002040:	40020800 	.word	0x40020800
 8002044:	200002dc 	.word	0x200002dc

08002048 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8002052:	4b0e      	ldr	r3, [pc, #56]	; (800208c <ILI9341_Fill_Screen+0x44>)
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	b29a      	uxth	r2, r3
 8002058:	4b0d      	ldr	r3, [pc, #52]	; (8002090 <ILI9341_Fill_Screen+0x48>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	b29b      	uxth	r3, r3
 800205e:	2100      	movs	r1, #0
 8002060:	2000      	movs	r0, #0
 8002062:	f7ff fd81 	bl	8001b68 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <ILI9341_Fill_Screen+0x44>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	b29b      	uxth	r3, r3
 800206c:	461a      	mov	r2, r3
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <ILI9341_Fill_Screen+0x48>)
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	b29b      	uxth	r3, r3
 8002074:	fb03 f302 	mul.w	r3, r3, r2
 8002078:	461a      	mov	r2, r3
 800207a:	88fb      	ldrh	r3, [r7, #6]
 800207c:	4611      	mov	r1, r2
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff48 	bl	8001f14 <ILI9341_Draw_Colour_Burst>
}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000016 	.word	0x20000016
 8002090:	20000014 	.word	0x20000014

08002094 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	80fb      	strh	r3, [r7, #6]
 800209e:	460b      	mov	r3, r1
 80020a0:	80bb      	strh	r3, [r7, #4]
 80020a2:	4613      	mov	r3, r2
 80020a4:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80020a6:	4b64      	ldr	r3, [pc, #400]	; (8002238 <ILI9341_Draw_Pixel+0x1a4>)
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	88fa      	ldrh	r2, [r7, #6]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	f080 80be 	bcs.w	8002230 <ILI9341_Draw_Pixel+0x19c>
 80020b4:	4b61      	ldr	r3, [pc, #388]	; (800223c <ILI9341_Draw_Pixel+0x1a8>)
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	88ba      	ldrh	r2, [r7, #4]
 80020bc:	429a      	cmp	r2, r3
 80020be:	f080 80b7 	bcs.w	8002230 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80020c2:	2200      	movs	r2, #0
 80020c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020c8:	485d      	ldr	r0, [pc, #372]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80020ca:	f000 fc67 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80020ce:	2200      	movs	r2, #0
 80020d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020d4:	485a      	ldr	r0, [pc, #360]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80020d6:	f000 fc61 	bl	800299c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80020da:	202a      	movs	r0, #42	; 0x2a
 80020dc:	f7ff fcee 	bl	8001abc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80020e0:	2201      	movs	r2, #1
 80020e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020e6:	4856      	ldr	r0, [pc, #344]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80020e8:	f000 fc58 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80020ec:	2201      	movs	r2, #1
 80020ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020f2:	4853      	ldr	r0, [pc, #332]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80020f4:	f000 fc52 	bl	800299c <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80020f8:	2200      	movs	r2, #0
 80020fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020fe:	4850      	ldr	r0, [pc, #320]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 8002100:	f000 fc4c 	bl	800299c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002104:	88fb      	ldrh	r3, [r7, #6]
 8002106:	0a1b      	lsrs	r3, r3, #8
 8002108:	b29b      	uxth	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	753b      	strb	r3, [r7, #20]
 800210e:	88fb      	ldrh	r3, [r7, #6]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	757b      	strb	r3, [r7, #21]
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	3301      	adds	r3, #1
 8002118:	121b      	asrs	r3, r3, #8
 800211a:	b2db      	uxtb	r3, r3
 800211c:	75bb      	strb	r3, [r7, #22]
 800211e:	88fb      	ldrh	r3, [r7, #6]
 8002120:	b2db      	uxtb	r3, r3
 8002122:	3301      	adds	r3, #1
 8002124:	b2db      	uxtb	r3, r3
 8002126:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8002128:	f107 0114 	add.w	r1, r7, #20
 800212c:	2301      	movs	r3, #1
 800212e:	2204      	movs	r2, #4
 8002130:	4844      	ldr	r0, [pc, #272]	; (8002244 <ILI9341_Draw_Pixel+0x1b0>)
 8002132:	f002 fb66 	bl	8004802 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002136:	2201      	movs	r2, #1
 8002138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800213c:	4840      	ldr	r0, [pc, #256]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 800213e:	f000 fc2d 	bl	800299c <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002142:	2200      	movs	r2, #0
 8002144:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002148:	483d      	ldr	r0, [pc, #244]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 800214a:	f000 fc27 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800214e:	2200      	movs	r2, #0
 8002150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002154:	483a      	ldr	r0, [pc, #232]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 8002156:	f000 fc21 	bl	800299c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 800215a:	202b      	movs	r0, #43	; 0x2b
 800215c:	f7ff fcae 	bl	8001abc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002160:	2201      	movs	r2, #1
 8002162:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002166:	4836      	ldr	r0, [pc, #216]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 8002168:	f000 fc18 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 800216c:	2201      	movs	r2, #1
 800216e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002172:	4833      	ldr	r0, [pc, #204]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 8002174:	f000 fc12 	bl	800299c <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002178:	2200      	movs	r2, #0
 800217a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800217e:	4830      	ldr	r0, [pc, #192]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 8002180:	f000 fc0c 	bl	800299c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002184:	88bb      	ldrh	r3, [r7, #4]
 8002186:	0a1b      	lsrs	r3, r3, #8
 8002188:	b29b      	uxth	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	743b      	strb	r3, [r7, #16]
 800218e:	88bb      	ldrh	r3, [r7, #4]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	747b      	strb	r3, [r7, #17]
 8002194:	88bb      	ldrh	r3, [r7, #4]
 8002196:	3301      	adds	r3, #1
 8002198:	121b      	asrs	r3, r3, #8
 800219a:	b2db      	uxtb	r3, r3
 800219c:	74bb      	strb	r3, [r7, #18]
 800219e:	88bb      	ldrh	r3, [r7, #4]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	3301      	adds	r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 80021a8:	f107 0110 	add.w	r1, r7, #16
 80021ac:	2301      	movs	r3, #1
 80021ae:	2204      	movs	r2, #4
 80021b0:	4824      	ldr	r0, [pc, #144]	; (8002244 <ILI9341_Draw_Pixel+0x1b0>)
 80021b2:	f002 fb26 	bl	8004802 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80021b6:	2201      	movs	r2, #1
 80021b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021bc:	4820      	ldr	r0, [pc, #128]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80021be:	f000 fbed 	bl	800299c <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80021c2:	2200      	movs	r2, #0
 80021c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021c8:	481d      	ldr	r0, [pc, #116]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80021ca:	f000 fbe7 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80021ce:	2200      	movs	r2, #0
 80021d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021d4:	481a      	ldr	r0, [pc, #104]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80021d6:	f000 fbe1 	bl	800299c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 80021da:	202c      	movs	r0, #44	; 0x2c
 80021dc:	f7ff fc6e 	bl	8001abc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80021e0:	2201      	movs	r2, #1
 80021e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021e6:	4816      	ldr	r0, [pc, #88]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80021e8:	f000 fbd8 	bl	800299c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80021ec:	2201      	movs	r2, #1
 80021ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021f2:	4813      	ldr	r0, [pc, #76]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 80021f4:	f000 fbd2 	bl	800299c <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80021f8:	2200      	movs	r2, #0
 80021fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021fe:	4810      	ldr	r0, [pc, #64]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 8002200:	f000 fbcc 	bl	800299c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002204:	887b      	ldrh	r3, [r7, #2]
 8002206:	0a1b      	lsrs	r3, r3, #8
 8002208:	b29b      	uxth	r3, r3
 800220a:	b2db      	uxtb	r3, r3
 800220c:	733b      	strb	r3, [r7, #12]
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002214:	f107 010c 	add.w	r1, r7, #12
 8002218:	2301      	movs	r3, #1
 800221a:	2202      	movs	r2, #2
 800221c:	4809      	ldr	r0, [pc, #36]	; (8002244 <ILI9341_Draw_Pixel+0x1b0>)
 800221e:	f002 faf0 	bl	8004802 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002222:	2201      	movs	r2, #1
 8002224:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002228:	4805      	ldr	r0, [pc, #20]	; (8002240 <ILI9341_Draw_Pixel+0x1ac>)
 800222a:	f000 fbb7 	bl	800299c <HAL_GPIO_WritePin>
 800222e:	e000      	b.n	8002232 <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002230:	bf00      	nop
	
}
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20000016 	.word	0x20000016
 800223c:	20000014 	.word	0x20000014
 8002240:	40020800 	.word	0x40020800
 8002244:	200002dc 	.word	0x200002dc

08002248 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8002248:	b590      	push	{r4, r7, lr}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4604      	mov	r4, r0
 8002250:	4608      	mov	r0, r1
 8002252:	4611      	mov	r1, r2
 8002254:	461a      	mov	r2, r3
 8002256:	4623      	mov	r3, r4
 8002258:	80fb      	strh	r3, [r7, #6]
 800225a:	4603      	mov	r3, r0
 800225c:	80bb      	strh	r3, [r7, #4]
 800225e:	460b      	mov	r3, r1
 8002260:	807b      	strh	r3, [r7, #2]
 8002262:	4613      	mov	r3, r2
 8002264:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002266:	4b24      	ldr	r3, [pc, #144]	; (80022f8 <ILI9341_Draw_Rectangle+0xb0>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	b29b      	uxth	r3, r3
 800226c:	88fa      	ldrh	r2, [r7, #6]
 800226e:	429a      	cmp	r2, r3
 8002270:	d23d      	bcs.n	80022ee <ILI9341_Draw_Rectangle+0xa6>
 8002272:	4b22      	ldr	r3, [pc, #136]	; (80022fc <ILI9341_Draw_Rectangle+0xb4>)
 8002274:	881b      	ldrh	r3, [r3, #0]
 8002276:	b29b      	uxth	r3, r3
 8002278:	88ba      	ldrh	r2, [r7, #4]
 800227a:	429a      	cmp	r2, r3
 800227c:	d237      	bcs.n	80022ee <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 800227e:	88fa      	ldrh	r2, [r7, #6]
 8002280:	887b      	ldrh	r3, [r7, #2]
 8002282:	4413      	add	r3, r2
 8002284:	4a1c      	ldr	r2, [pc, #112]	; (80022f8 <ILI9341_Draw_Rectangle+0xb0>)
 8002286:	8812      	ldrh	r2, [r2, #0]
 8002288:	b292      	uxth	r2, r2
 800228a:	4293      	cmp	r3, r2
 800228c:	dd05      	ble.n	800229a <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 800228e:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <ILI9341_Draw_Rectangle+0xb0>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	b29a      	uxth	r2, r3
 8002294:	88fb      	ldrh	r3, [r7, #6]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800229a:	88ba      	ldrh	r2, [r7, #4]
 800229c:	883b      	ldrh	r3, [r7, #0]
 800229e:	4413      	add	r3, r2
 80022a0:	4a16      	ldr	r2, [pc, #88]	; (80022fc <ILI9341_Draw_Rectangle+0xb4>)
 80022a2:	8812      	ldrh	r2, [r2, #0]
 80022a4:	b292      	uxth	r2, r2
 80022a6:	4293      	cmp	r3, r2
 80022a8:	dd05      	ble.n	80022b6 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 80022aa:	4b14      	ldr	r3, [pc, #80]	; (80022fc <ILI9341_Draw_Rectangle+0xb4>)
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	88bb      	ldrh	r3, [r7, #4]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 80022b6:	88fa      	ldrh	r2, [r7, #6]
 80022b8:	887b      	ldrh	r3, [r7, #2]
 80022ba:	4413      	add	r3, r2
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29c      	uxth	r4, r3
 80022c2:	88ba      	ldrh	r2, [r7, #4]
 80022c4:	883b      	ldrh	r3, [r7, #0]
 80022c6:	4413      	add	r3, r2
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	88b9      	ldrh	r1, [r7, #4]
 80022d0:	88f8      	ldrh	r0, [r7, #6]
 80022d2:	4622      	mov	r2, r4
 80022d4:	f7ff fc48 	bl	8001b68 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 80022d8:	883b      	ldrh	r3, [r7, #0]
 80022da:	887a      	ldrh	r2, [r7, #2]
 80022dc:	fb02 f303 	mul.w	r3, r2, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	8b3b      	ldrh	r3, [r7, #24]
 80022e4:	4611      	mov	r1, r2
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff fe14 	bl	8001f14 <ILI9341_Draw_Colour_Burst>
 80022ec:	e000      	b.n	80022f0 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80022ee:	bf00      	nop
}
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd90      	pop	{r4, r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000016 	.word	0x20000016
 80022fc:	20000014 	.word	0x20000014

08002300 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8002304:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <HAL_Init+0x34>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a0a      	ldr	r2, [pc, #40]	; (8002334 <HAL_Init+0x34>)
 800230a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800230e:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002310:	4b08      	ldr	r3, [pc, #32]	; (8002334 <HAL_Init+0x34>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a07      	ldr	r2, [pc, #28]	; (8002334 <HAL_Init+0x34>)
 8002316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800231c:	2003      	movs	r0, #3
 800231e:	f000 f94f 	bl	80025c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002322:	2000      	movs	r0, #0
 8002324:	f000 f808 	bl	8002338 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002328:	f7fe fefa 	bl	8001120 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40023c00 	.word	0x40023c00

08002338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002340:	4b12      	ldr	r3, [pc, #72]	; (800238c <HAL_InitTick+0x54>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4b12      	ldr	r3, [pc, #72]	; (8002390 <HAL_InitTick+0x58>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	4619      	mov	r1, r3
 800234a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800234e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002352:	fbb2 f3f3 	udiv	r3, r2, r3
 8002356:	4618      	mov	r0, r3
 8002358:	f000 f967 	bl	800262a <HAL_SYSTICK_Config>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e00e      	b.n	8002384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b0f      	cmp	r3, #15
 800236a:	d80a      	bhi.n	8002382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800236c:	2200      	movs	r2, #0
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	f04f 30ff 	mov.w	r0, #4294967295
 8002374:	f000 f92f 	bl	80025d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002378:	4a06      	ldr	r2, [pc, #24]	; (8002394 <HAL_InitTick+0x5c>)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	e000      	b.n	8002384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
}
 8002384:	4618      	mov	r0, r3
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20000010 	.word	0x20000010
 8002390:	2000001c 	.word	0x2000001c
 8002394:	20000018 	.word	0x20000018

08002398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800239c:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <HAL_IncTick+0x20>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	461a      	mov	r2, r3
 80023a2:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_IncTick+0x24>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4413      	add	r3, r2
 80023a8:	4a04      	ldr	r2, [pc, #16]	; (80023bc <HAL_IncTick+0x24>)
 80023aa:	6013      	str	r3, [r2, #0]
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	2000001c 	.word	0x2000001c
 80023bc:	2000052c 	.word	0x2000052c

080023c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return uwTick;
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <HAL_GetTick+0x14>)
 80023c6:	681b      	ldr	r3, [r3, #0]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	2000052c 	.word	0x2000052c

080023d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023e0:	f7ff ffee 	bl	80023c0 <HAL_GetTick>
 80023e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d005      	beq.n	80023fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023f2:	4b0a      	ldr	r3, [pc, #40]	; (800241c <HAL_Delay+0x44>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4413      	add	r3, r2
 80023fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023fe:	bf00      	nop
 8002400:	f7ff ffde 	bl	80023c0 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	429a      	cmp	r2, r3
 800240e:	d8f7      	bhi.n	8002400 <HAL_Delay+0x28>
  {
  }
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	2000001c 	.word	0x2000001c

08002420 <__NVIC_SetPriorityGrouping>:
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002430:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <__NVIC_SetPriorityGrouping+0x40>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800243c:	4013      	ands	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <__NVIC_SetPriorityGrouping+0x44>)
 800244a:	4313      	orrs	r3, r2
 800244c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244e:	4a04      	ldr	r2, [pc, #16]	; (8002460 <__NVIC_SetPriorityGrouping+0x40>)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	60d3      	str	r3, [r2, #12]
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	e000ed00 	.word	0xe000ed00
 8002464:	05fa0000 	.word	0x05fa0000

08002468 <__NVIC_GetPriorityGrouping>:
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800246c:	4b04      	ldr	r3, [pc, #16]	; (8002480 <__NVIC_GetPriorityGrouping+0x18>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	0a1b      	lsrs	r3, r3, #8
 8002472:	f003 0307 	and.w	r3, r3, #7
}
 8002476:	4618      	mov	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <__NVIC_EnableIRQ>:
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	2b00      	cmp	r3, #0
 8002494:	db0b      	blt.n	80024ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	f003 021f 	and.w	r2, r3, #31
 800249c:	4907      	ldr	r1, [pc, #28]	; (80024bc <__NVIC_EnableIRQ+0x38>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	095b      	lsrs	r3, r3, #5
 80024a4:	2001      	movs	r0, #1
 80024a6:	fa00 f202 	lsl.w	r2, r0, r2
 80024aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	e000e100 	.word	0xe000e100

080024c0 <__NVIC_SetPriority>:
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	6039      	str	r1, [r7, #0]
 80024ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	db0a      	blt.n	80024ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	490c      	ldr	r1, [pc, #48]	; (800250c <__NVIC_SetPriority+0x4c>)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	0112      	lsls	r2, r2, #4
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	440b      	add	r3, r1
 80024e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024e8:	e00a      	b.n	8002500 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4908      	ldr	r1, [pc, #32]	; (8002510 <__NVIC_SetPriority+0x50>)
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	3b04      	subs	r3, #4
 80024f8:	0112      	lsls	r2, r2, #4
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	440b      	add	r3, r1
 80024fe:	761a      	strb	r2, [r3, #24]
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	e000e100 	.word	0xe000e100
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <NVIC_EncodePriority>:
{
 8002514:	b480      	push	{r7}
 8002516:	b089      	sub	sp, #36	; 0x24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	f1c3 0307 	rsb	r3, r3, #7
 800252e:	2b04      	cmp	r3, #4
 8002530:	bf28      	it	cs
 8002532:	2304      	movcs	r3, #4
 8002534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3304      	adds	r3, #4
 800253a:	2b06      	cmp	r3, #6
 800253c:	d902      	bls.n	8002544 <NVIC_EncodePriority+0x30>
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	3b03      	subs	r3, #3
 8002542:	e000      	b.n	8002546 <NVIC_EncodePriority+0x32>
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002548:	f04f 32ff 	mov.w	r2, #4294967295
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43da      	mvns	r2, r3
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	401a      	ands	r2, r3
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800255c:	f04f 31ff 	mov.w	r1, #4294967295
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	fa01 f303 	lsl.w	r3, r1, r3
 8002566:	43d9      	mvns	r1, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800256c:	4313      	orrs	r3, r2
}
 800256e:	4618      	mov	r0, r3
 8002570:	3724      	adds	r7, #36	; 0x24
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
	...

0800257c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800258c:	d301      	bcc.n	8002592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800258e:	2301      	movs	r3, #1
 8002590:	e00f      	b.n	80025b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002592:	4a0a      	ldr	r2, [pc, #40]	; (80025bc <SysTick_Config+0x40>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3b01      	subs	r3, #1
 8002598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800259a:	210f      	movs	r1, #15
 800259c:	f04f 30ff 	mov.w	r0, #4294967295
 80025a0:	f7ff ff8e 	bl	80024c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <SysTick_Config+0x40>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025aa:	4b04      	ldr	r3, [pc, #16]	; (80025bc <SysTick_Config+0x40>)
 80025ac:	2207      	movs	r2, #7
 80025ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	e000e010 	.word	0xe000e010

080025c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f7ff ff29 	bl	8002420 <__NVIC_SetPriorityGrouping>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025e8:	f7ff ff3e 	bl	8002468 <__NVIC_GetPriorityGrouping>
 80025ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	68b9      	ldr	r1, [r7, #8]
 80025f2:	6978      	ldr	r0, [r7, #20]
 80025f4:	f7ff ff8e 	bl	8002514 <NVIC_EncodePriority>
 80025f8:	4602      	mov	r2, r0
 80025fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff ff5d 	bl	80024c0 <__NVIC_SetPriority>
}
 8002606:	bf00      	nop
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b082      	sub	sp, #8
 8002612:	af00      	add	r7, sp, #0
 8002614:	4603      	mov	r3, r0
 8002616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff31 	bl	8002484 <__NVIC_EnableIRQ>
}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ffa2 	bl	800257c <SysTick_Config>
 8002638:	4603      	mov	r3, r0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002644:	b480      	push	{r7}
 8002646:	b089      	sub	sp, #36	; 0x24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800265a:	2300      	movs	r3, #0
 800265c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
 8002662:	e175      	b.n	8002950 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	429a      	cmp	r2, r3
 800267e:	f040 8164 	bne.w	800294a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d00b      	beq.n	80026a2 <HAL_GPIO_Init+0x5e>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d007      	beq.n	80026a2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002696:	2b11      	cmp	r3, #17
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b12      	cmp	r3, #18
 80026a0:	d130      	bne.n	8002704 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	2203      	movs	r2, #3
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4013      	ands	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d8:	2201      	movs	r2, #1
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	091b      	lsrs	r3, r3, #4
 80026ee:	f003 0201 	and.w	r2, r3, #1
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	2203      	movs	r2, #3
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2b02      	cmp	r3, #2
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x100>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b12      	cmp	r3, #18
 8002742:	d123      	bne.n	800278c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	08da      	lsrs	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3208      	adds	r2, #8
 800274c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	220f      	movs	r2, #15
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	08da      	lsrs	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3208      	adds	r2, #8
 8002786:	69b9      	ldr	r1, [r7, #24]
 8002788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 0203 	and.w	r2, r3, #3
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 80be 	beq.w	800294a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ce:	4b66      	ldr	r3, [pc, #408]	; (8002968 <HAL_GPIO_Init+0x324>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	4a65      	ldr	r2, [pc, #404]	; (8002968 <HAL_GPIO_Init+0x324>)
 80027d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d8:	6453      	str	r3, [r2, #68]	; 0x44
 80027da:	4b63      	ldr	r3, [pc, #396]	; (8002968 <HAL_GPIO_Init+0x324>)
 80027dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027e6:	4a61      	ldr	r2, [pc, #388]	; (800296c <HAL_GPIO_Init+0x328>)
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	089b      	lsrs	r3, r3, #2
 80027ec:	3302      	adds	r3, #2
 80027ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	220f      	movs	r2, #15
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	4013      	ands	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a58      	ldr	r2, [pc, #352]	; (8002970 <HAL_GPIO_Init+0x32c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d037      	beq.n	8002882 <HAL_GPIO_Init+0x23e>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a57      	ldr	r2, [pc, #348]	; (8002974 <HAL_GPIO_Init+0x330>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d031      	beq.n	800287e <HAL_GPIO_Init+0x23a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a56      	ldr	r2, [pc, #344]	; (8002978 <HAL_GPIO_Init+0x334>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d02b      	beq.n	800287a <HAL_GPIO_Init+0x236>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a55      	ldr	r2, [pc, #340]	; (800297c <HAL_GPIO_Init+0x338>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d025      	beq.n	8002876 <HAL_GPIO_Init+0x232>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a54      	ldr	r2, [pc, #336]	; (8002980 <HAL_GPIO_Init+0x33c>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d01f      	beq.n	8002872 <HAL_GPIO_Init+0x22e>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a53      	ldr	r2, [pc, #332]	; (8002984 <HAL_GPIO_Init+0x340>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d019      	beq.n	800286e <HAL_GPIO_Init+0x22a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a52      	ldr	r2, [pc, #328]	; (8002988 <HAL_GPIO_Init+0x344>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x226>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a51      	ldr	r2, [pc, #324]	; (800298c <HAL_GPIO_Init+0x348>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x222>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a50      	ldr	r2, [pc, #320]	; (8002990 <HAL_GPIO_Init+0x34c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x21e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4f      	ldr	r2, [pc, #316]	; (8002994 <HAL_GPIO_Init+0x350>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x21a>
 800285a:	2309      	movs	r3, #9
 800285c:	e012      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800285e:	230a      	movs	r3, #10
 8002860:	e010      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002862:	2308      	movs	r3, #8
 8002864:	e00e      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002866:	2307      	movs	r3, #7
 8002868:	e00c      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800286a:	2306      	movs	r3, #6
 800286c:	e00a      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800286e:	2305      	movs	r3, #5
 8002870:	e008      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002872:	2304      	movs	r3, #4
 8002874:	e006      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002876:	2303      	movs	r3, #3
 8002878:	e004      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800287a:	2302      	movs	r3, #2
 800287c:	e002      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002882:	2300      	movs	r3, #0
 8002884:	69fa      	ldr	r2, [r7, #28]
 8002886:	f002 0203 	and.w	r2, r2, #3
 800288a:	0092      	lsls	r2, r2, #2
 800288c:	4093      	lsls	r3, r2
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002894:	4935      	ldr	r1, [pc, #212]	; (800296c <HAL_GPIO_Init+0x328>)
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	3302      	adds	r3, #2
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a2:	4b3d      	ldr	r3, [pc, #244]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028c6:	4a34      	ldr	r2, [pc, #208]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028cc:	4b32      	ldr	r3, [pc, #200]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028f0:	4a29      	ldr	r2, [pc, #164]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028f6:	4b28      	ldr	r3, [pc, #160]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800291a:	4a1f      	ldr	r2, [pc, #124]	; (8002998 <HAL_GPIO_Init+0x354>)
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002920:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <HAL_GPIO_Init+0x354>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002944:	4a14      	ldr	r2, [pc, #80]	; (8002998 <HAL_GPIO_Init+0x354>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3301      	adds	r3, #1
 800294e:	61fb      	str	r3, [r7, #28]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b0f      	cmp	r3, #15
 8002954:	f67f ae86 	bls.w	8002664 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3724      	adds	r7, #36	; 0x24
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40023800 	.word	0x40023800
 800296c:	40013800 	.word	0x40013800
 8002970:	40020000 	.word	0x40020000
 8002974:	40020400 	.word	0x40020400
 8002978:	40020800 	.word	0x40020800
 800297c:	40020c00 	.word	0x40020c00
 8002980:	40021000 	.word	0x40021000
 8002984:	40021400 	.word	0x40021400
 8002988:	40021800 	.word	0x40021800
 800298c:	40021c00 	.word	0x40021c00
 8002990:	40022000 	.word	0x40022000
 8002994:	40022400 	.word	0x40022400
 8002998:	40013c00 	.word	0x40013c00

0800299c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	807b      	strh	r3, [r7, #2]
 80029a8:	4613      	mov	r3, r2
 80029aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029ac:	787b      	ldrb	r3, [r7, #1]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029b2:	887a      	ldrh	r2, [r7, #2]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029b8:	e003      	b.n	80029c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029ba:	887b      	ldrh	r3, [r7, #2]
 80029bc:	041a      	lsls	r2, r3, #16
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	619a      	str	r2, [r3, #24]
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b085      	sub	sp, #20
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	460b      	mov	r3, r1
 80029d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029e0:	887a      	ldrh	r2, [r7, #2]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	4013      	ands	r3, r2
 80029e6:	041a      	lsls	r2, r3, #16
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	43d9      	mvns	r1, r3
 80029ec:	887b      	ldrh	r3, [r7, #2]
 80029ee:	400b      	ands	r3, r1
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	619a      	str	r2, [r3, #24]
}
 80029f6:	bf00      	nop
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e07f      	b.n	8002b16 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fd ff5c 	bl	80008e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2224      	movs	r2, #36	; 0x24
 8002a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0201 	bic.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d107      	bne.n	8002a7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	e006      	b.n	8002a8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002a8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d104      	bne.n	8002a9e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6859      	ldr	r1, [r3, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	4b1d      	ldr	r3, [pc, #116]	; (8002b20 <HAL_I2C_Init+0x11c>)
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68da      	ldr	r2, [r3, #12]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002abc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691a      	ldr	r2, [r3, #16]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	ea42 0103 	orr.w	r1, r2, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	021a      	lsls	r2, r3, #8
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	69d9      	ldr	r1, [r3, #28]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1a      	ldr	r2, [r3, #32]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2220      	movs	r2, #32
 8002b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	02008000 	.word	0x02008000

08002b24 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af02      	add	r7, sp, #8
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	460b      	mov	r3, r1
 8002b32:	817b      	strh	r3, [r7, #10]
 8002b34:	4613      	mov	r3, r2
 8002b36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b20      	cmp	r3, #32
 8002b42:	f040 80da 	bne.w	8002cfa <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <HAL_I2C_Master_Transmit+0x30>
 8002b50:	2302      	movs	r3, #2
 8002b52:	e0d3      	b.n	8002cfc <HAL_I2C_Master_Transmit+0x1d8>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b5c:	f7ff fc30 	bl	80023c0 <HAL_GetTick>
 8002b60:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	2319      	movs	r3, #25
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f9e6 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e0be      	b.n	8002cfc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2221      	movs	r2, #33	; 0x21
 8002b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2210      	movs	r2, #16
 8002b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	893a      	ldrh	r2, [r7, #8]
 8002b9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2bff      	cmp	r3, #255	; 0xff
 8002bae:	d90e      	bls.n	8002bce <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	22ff      	movs	r2, #255	; 0xff
 8002bb4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	8979      	ldrh	r1, [r7, #10]
 8002bbe:	4b51      	ldr	r3, [pc, #324]	; (8002d04 <HAL_I2C_Master_Transmit+0x1e0>)
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 fb48 	bl	800325c <I2C_TransferConfig>
 8002bcc:	e06c      	b.n	8002ca8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	8979      	ldrh	r1, [r7, #10]
 8002be0:	4b48      	ldr	r3, [pc, #288]	; (8002d04 <HAL_I2C_Master_Transmit+0x1e0>)
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fb37 	bl	800325c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002bee:	e05b      	b.n	8002ca8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	6a39      	ldr	r1, [r7, #32]
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 f9e3 	bl	8002fc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e07b      	b.n	8002cfc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d034      	beq.n	8002ca8 <HAL_I2C_Master_Transmit+0x184>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d130      	bne.n	8002ca8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2180      	movs	r1, #128	; 0x80
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 f975 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e04d      	b.n	8002cfc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2bff      	cmp	r3, #255	; 0xff
 8002c68:	d90e      	bls.n	8002c88 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	22ff      	movs	r2, #255	; 0xff
 8002c6e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	8979      	ldrh	r1, [r7, #10]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 faeb 	bl	800325c <I2C_TransferConfig>
 8002c86:	e00f      	b.n	8002ca8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	8979      	ldrh	r1, [r7, #10]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fada 	bl	800325c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d19e      	bne.n	8002bf0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	6a39      	ldr	r1, [r7, #32]
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 f9c2 	bl	8003040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e01a      	b.n	8002cfc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6859      	ldr	r1, [r3, #4]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <HAL_I2C_Master_Transmit+0x1e4>)
 8002cda:	400b      	ands	r3, r1
 8002cdc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e000      	b.n	8002cfc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002cfa:	2302      	movs	r3, #2
  }
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	80002000 	.word	0x80002000
 8002d08:	fe00e800 	.word	0xfe00e800

08002d0c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af02      	add	r7, sp, #8
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	461a      	mov	r2, r3
 8002d18:	460b      	mov	r3, r1
 8002d1a:	817b      	strh	r3, [r7, #10]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b20      	cmp	r3, #32
 8002d2a:	f040 80db 	bne.w	8002ee4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_I2C_Master_Receive+0x30>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e0d4      	b.n	8002ee6 <HAL_I2C_Master_Receive+0x1da>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d44:	f7ff fb3c 	bl	80023c0 <HAL_GetTick>
 8002d48:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	2319      	movs	r3, #25
 8002d50:	2201      	movs	r2, #1
 8002d52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f8f2 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e0bf      	b.n	8002ee6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2222      	movs	r2, #34	; 0x22
 8002d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2210      	movs	r2, #16
 8002d72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	893a      	ldrh	r2, [r7, #8]
 8002d86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	2bff      	cmp	r3, #255	; 0xff
 8002d96:	d90e      	bls.n	8002db6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	22ff      	movs	r2, #255	; 0xff
 8002d9c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	8979      	ldrh	r1, [r7, #10]
 8002da6:	4b52      	ldr	r3, [pc, #328]	; (8002ef0 <HAL_I2C_Master_Receive+0x1e4>)
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f000 fa54 	bl	800325c <I2C_TransferConfig>
 8002db4:	e06d      	b.n	8002e92 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	8979      	ldrh	r1, [r7, #10]
 8002dc8:	4b49      	ldr	r3, [pc, #292]	; (8002ef0 <HAL_I2C_Master_Receive+0x1e4>)
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 fa43 	bl	800325c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002dd6:	e05c      	b.n	8002e92 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	6a39      	ldr	r1, [r7, #32]
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 f96b 	bl	80030b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e07c      	b.n	8002ee6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d034      	beq.n	8002e92 <HAL_I2C_Master_Receive+0x186>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d130      	bne.n	8002e92 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	2200      	movs	r2, #0
 8002e38:	2180      	movs	r1, #128	; 0x80
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 f880 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e04d      	b.n	8002ee6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	2bff      	cmp	r3, #255	; 0xff
 8002e52:	d90e      	bls.n	8002e72 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	22ff      	movs	r2, #255	; 0xff
 8002e58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	8979      	ldrh	r1, [r7, #10]
 8002e62:	2300      	movs	r3, #0
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 f9f6 	bl	800325c <I2C_TransferConfig>
 8002e70:	e00f      	b.n	8002e92 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	8979      	ldrh	r1, [r7, #10]
 8002e84:	2300      	movs	r3, #0
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 f9e5 	bl	800325c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d19d      	bne.n	8002dd8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	6a39      	ldr	r1, [r7, #32]
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 f8cd 	bl	8003040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e01a      	b.n	8002ee6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6859      	ldr	r1, [r3, #4]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4b0c      	ldr	r3, [pc, #48]	; (8002ef4 <HAL_I2C_Master_Receive+0x1e8>)
 8002ec4:	400b      	ands	r3, r1
 8002ec6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e000      	b.n	8002ee6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002ee4:	2302      	movs	r3, #2
  }
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	80002400 	.word	0x80002400
 8002ef4:	fe00e800 	.word	0xfe00e800

08002ef8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d103      	bne.n	8002f16 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2200      	movs	r2, #0
 8002f14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d007      	beq.n	8002f34 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699a      	ldr	r2, [r3, #24]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	619a      	str	r2, [r3, #24]
  }
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f50:	e022      	b.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f58:	d01e      	beq.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5a:	f7ff fa31 	bl	80023c0 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d302      	bcc.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d113      	bne.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f74:	f043 0220 	orr.w	r2, r3, #32
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e00f      	b.n	8002fb8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	699a      	ldr	r2, [r3, #24]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	bf0c      	ite	eq
 8002fa8:	2301      	moveq	r3, #1
 8002faa:	2300      	movne	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	461a      	mov	r2, r3
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d0cd      	beq.n	8002f52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fcc:	e02c      	b.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	68b9      	ldr	r1, [r7, #8]
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f8dc 	bl	8003190 <I2C_IsAcknowledgeFailed>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e02a      	b.n	8003038 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe8:	d01e      	beq.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fea:	f7ff f9e9 	bl	80023c0 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d302      	bcc.n	8003000 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d113      	bne.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e007      	b.n	8003038 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b02      	cmp	r3, #2
 8003034:	d1cb      	bne.n	8002fce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800304c:	e028      	b.n	80030a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 f89c 	bl	8003190 <I2C_IsAcknowledgeFailed>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e026      	b.n	80030b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003062:	f7ff f9ad 	bl	80023c0 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	429a      	cmp	r2, r3
 8003070:	d302      	bcc.n	8003078 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d113      	bne.n	80030a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307c:	f043 0220 	orr.w	r2, r3, #32
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e007      	b.n	80030b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	f003 0320 	and.w	r3, r3, #32
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	d1cf      	bne.n	800304e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030c4:	e055      	b.n	8003172 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	68b9      	ldr	r1, [r7, #8]
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f000 f860 	bl	8003190 <I2C_IsAcknowledgeFailed>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e053      	b.n	8003182 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b20      	cmp	r3, #32
 80030e6:	d129      	bne.n	800313c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d105      	bne.n	8003102 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	e03f      	b.n	8003182 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2220      	movs	r2, #32
 8003108:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6859      	ldr	r1, [r3, #4]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	4b1d      	ldr	r3, [pc, #116]	; (800318c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003116:	400b      	ands	r3, r1
 8003118:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e022      	b.n	8003182 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800313c:	f7ff f940 	bl	80023c0 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	429a      	cmp	r2, r3
 800314a:	d302      	bcc.n	8003152 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10f      	bne.n	8003172 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003156:	f043 0220 	orr.w	r2, r3, #32
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2220      	movs	r2, #32
 8003162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e007      	b.n	8003182 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	2b04      	cmp	r3, #4
 800317e:	d1a2      	bne.n	80030c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	fe00e800 	.word	0xfe00e800

08003190 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f003 0310 	and.w	r3, r3, #16
 80031a6:	2b10      	cmp	r3, #16
 80031a8:	d151      	bne.n	800324e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031aa:	e022      	b.n	80031f2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b2:	d01e      	beq.n	80031f2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b4:	f7ff f904 	bl	80023c0 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d302      	bcc.n	80031ca <I2C_IsAcknowledgeFailed+0x3a>
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d113      	bne.n	80031f2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ce:	f043 0220 	orr.w	r2, r3, #32
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e02e      	b.n	8003250 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	2b20      	cmp	r3, #32
 80031fe:	d1d5      	bne.n	80031ac <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2210      	movs	r2, #16
 8003206:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2220      	movs	r2, #32
 800320e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f7ff fe71 	bl	8002ef8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	4b0d      	ldr	r3, [pc, #52]	; (8003258 <I2C_IsAcknowledgeFailed+0xc8>)
 8003222:	400b      	ands	r3, r1
 8003224:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322a:	f043 0204 	orr.w	r2, r3, #4
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2220      	movs	r2, #32
 8003236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	fe00e800 	.word	0xfe00e800

0800325c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	607b      	str	r3, [r7, #4]
 8003266:	460b      	mov	r3, r1
 8003268:	817b      	strh	r3, [r7, #10]
 800326a:	4613      	mov	r3, r2
 800326c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	0d5b      	lsrs	r3, r3, #21
 8003278:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800327c:	4b0d      	ldr	r3, [pc, #52]	; (80032b4 <I2C_TransferConfig+0x58>)
 800327e:	430b      	orrs	r3, r1
 8003280:	43db      	mvns	r3, r3
 8003282:	ea02 0103 	and.w	r1, r2, r3
 8003286:	897b      	ldrh	r3, [r7, #10]
 8003288:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800328c:	7a7b      	ldrb	r3, [r7, #9]
 800328e:	041b      	lsls	r3, r3, #16
 8003290:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003294:	431a      	orrs	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	431a      	orrs	r2, r3
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	431a      	orrs	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80032a6:	bf00      	nop
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	03ff63ff 	.word	0x03ff63ff

080032b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b20      	cmp	r3, #32
 80032cc:	d138      	bne.n	8003340 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d101      	bne.n	80032dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032d8:	2302      	movs	r3, #2
 80032da:	e032      	b.n	8003342 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2224      	movs	r2, #36	; 0x24
 80032e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0201 	bic.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800330a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6819      	ldr	r1, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0201 	orr.w	r2, r2, #1
 800332a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2220      	movs	r2, #32
 8003330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800333c:	2300      	movs	r3, #0
 800333e:	e000      	b.n	8003342 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003340:	2302      	movs	r3, #2
  }
}
 8003342:	4618      	mov	r0, r3
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr

0800334e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800334e:	b480      	push	{r7}
 8003350:	b085      	sub	sp, #20
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
 8003356:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b20      	cmp	r3, #32
 8003362:	d139      	bne.n	80033d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800336a:	2b01      	cmp	r3, #1
 800336c:	d101      	bne.n	8003372 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800336e:	2302      	movs	r3, #2
 8003370:	e033      	b.n	80033da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2224      	movs	r2, #36	; 0x24
 800337e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f022 0201 	bic.w	r2, r2, #1
 8003390:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80033a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	021b      	lsls	r3, r3, #8
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033d8:	2302      	movs	r3, #2
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
	...

080033e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a04      	ldr	r2, [pc, #16]	; (8003404 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f6:	6013      	str	r3, [r2, #0]
}
 80033f8:	bf00      	nop
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	40007000 	.word	0x40007000

08003408 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800340e:	2300      	movs	r3, #0
 8003410:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003412:	4b23      	ldr	r3, [pc, #140]	; (80034a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	4a22      	ldr	r2, [pc, #136]	; (80034a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800341c:	6413      	str	r3, [r2, #64]	; 0x40
 800341e:	4b20      	ldr	r3, [pc, #128]	; (80034a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800342a:	4b1e      	ldr	r3, [pc, #120]	; (80034a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1d      	ldr	r2, [pc, #116]	; (80034a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003436:	f7fe ffc3 	bl	80023c0 <HAL_GetTick>
 800343a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800343c:	e009      	b.n	8003452 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800343e:	f7fe ffbf 	bl	80023c0 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800344c:	d901      	bls.n	8003452 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e022      	b.n	8003498 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003452:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800345a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800345e:	d1ee      	bne.n	800343e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003460:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a0f      	ldr	r2, [pc, #60]	; (80034a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003466:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800346c:	f7fe ffa8 	bl	80023c0 <HAL_GetTick>
 8003470:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003472:	e009      	b.n	8003488 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003474:	f7fe ffa4 	bl	80023c0 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003482:	d901      	bls.n	8003488 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e007      	b.n	8003498 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003490:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003494:	d1ee      	bne.n	8003474 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40023800 	.word	0x40023800
 80034a4:	40007000 	.word	0x40007000

080034a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80034b0:	2300      	movs	r3, #0
 80034b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e29b      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 8087 	beq.w	80035da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034cc:	4b96      	ldr	r3, [pc, #600]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f003 030c 	and.w	r3, r3, #12
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d00c      	beq.n	80034f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034d8:	4b93      	ldr	r3, [pc, #588]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d112      	bne.n	800350a <HAL_RCC_OscConfig+0x62>
 80034e4:	4b90      	ldr	r3, [pc, #576]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034f0:	d10b      	bne.n	800350a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f2:	4b8d      	ldr	r3, [pc, #564]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d06c      	beq.n	80035d8 <HAL_RCC_OscConfig+0x130>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d168      	bne.n	80035d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e275      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003512:	d106      	bne.n	8003522 <HAL_RCC_OscConfig+0x7a>
 8003514:	4b84      	ldr	r3, [pc, #528]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a83      	ldr	r2, [pc, #524]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800351a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	e02e      	b.n	8003580 <HAL_RCC_OscConfig+0xd8>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10c      	bne.n	8003544 <HAL_RCC_OscConfig+0x9c>
 800352a:	4b7f      	ldr	r3, [pc, #508]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a7e      	ldr	r2, [pc, #504]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003534:	6013      	str	r3, [r2, #0]
 8003536:	4b7c      	ldr	r3, [pc, #496]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a7b      	ldr	r2, [pc, #492]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800353c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	e01d      	b.n	8003580 <HAL_RCC_OscConfig+0xd8>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800354c:	d10c      	bne.n	8003568 <HAL_RCC_OscConfig+0xc0>
 800354e:	4b76      	ldr	r3, [pc, #472]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a75      	ldr	r2, [pc, #468]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003558:	6013      	str	r3, [r2, #0]
 800355a:	4b73      	ldr	r3, [pc, #460]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a72      	ldr	r2, [pc, #456]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	e00b      	b.n	8003580 <HAL_RCC_OscConfig+0xd8>
 8003568:	4b6f      	ldr	r3, [pc, #444]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a6e      	ldr	r2, [pc, #440]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800356e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	4b6c      	ldr	r3, [pc, #432]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a6b      	ldr	r2, [pc, #428]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800357a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800357e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003588:	f7fe ff1a 	bl	80023c0 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003590:	f7fe ff16 	bl	80023c0 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b64      	cmp	r3, #100	; 0x64
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e229      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	4b61      	ldr	r3, [pc, #388]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0xe8>
 80035ae:	e014      	b.n	80035da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7fe ff06 	bl	80023c0 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b8:	f7fe ff02 	bl	80023c0 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b64      	cmp	r3, #100	; 0x64
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e215      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ca:	4b57      	ldr	r3, [pc, #348]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x110>
 80035d6:	e000      	b.n	80035da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d069      	beq.n	80036ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035e6:	4b50      	ldr	r3, [pc, #320]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f003 030c 	and.w	r3, r3, #12
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035f2:	4b4d      	ldr	r3, [pc, #308]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 030c 	and.w	r3, r3, #12
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d11c      	bne.n	8003638 <HAL_RCC_OscConfig+0x190>
 80035fe:	4b4a      	ldr	r3, [pc, #296]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d116      	bne.n	8003638 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360a:	4b47      	ldr	r3, [pc, #284]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <HAL_RCC_OscConfig+0x17a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d001      	beq.n	8003622 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e1e9      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003622:	4b41      	ldr	r3, [pc, #260]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	493d      	ldr	r1, [pc, #244]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003632:	4313      	orrs	r3, r2
 8003634:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003636:	e040      	b.n	80036ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d023      	beq.n	8003688 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003640:	4b39      	ldr	r3, [pc, #228]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a38      	ldr	r2, [pc, #224]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003646:	f043 0301 	orr.w	r3, r3, #1
 800364a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364c:	f7fe feb8 	bl	80023c0 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003654:	f7fe feb4 	bl	80023c0 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e1c7      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003666:	4b30      	ldr	r3, [pc, #192]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003672:	4b2d      	ldr	r3, [pc, #180]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4929      	ldr	r1, [pc, #164]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003682:	4313      	orrs	r3, r2
 8003684:	600b      	str	r3, [r1, #0]
 8003686:	e018      	b.n	80036ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003688:	4b27      	ldr	r3, [pc, #156]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a26      	ldr	r2, [pc, #152]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 800368e:	f023 0301 	bic.w	r3, r3, #1
 8003692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003694:	f7fe fe94 	bl	80023c0 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800369c:	f7fe fe90 	bl	80023c0 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e1a3      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ae:	4b1e      	ldr	r3, [pc, #120]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d038      	beq.n	8003738 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d019      	beq.n	8003702 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ce:	4b16      	ldr	r3, [pc, #88]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80036d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036d2:	4a15      	ldr	r2, [pc, #84]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80036d4:	f043 0301 	orr.w	r3, r3, #1
 80036d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036da:	f7fe fe71 	bl	80023c0 <HAL_GetTick>
 80036de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e2:	f7fe fe6d 	bl	80023c0 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e180      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 80036f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0f0      	beq.n	80036e2 <HAL_RCC_OscConfig+0x23a>
 8003700:	e01a      	b.n	8003738 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003702:	4b09      	ldr	r3, [pc, #36]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003706:	4a08      	ldr	r2, [pc, #32]	; (8003728 <HAL_RCC_OscConfig+0x280>)
 8003708:	f023 0301 	bic.w	r3, r3, #1
 800370c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370e:	f7fe fe57 	bl	80023c0 <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003714:	e00a      	b.n	800372c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003716:	f7fe fe53 	bl	80023c0 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	2b02      	cmp	r3, #2
 8003722:	d903      	bls.n	800372c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e166      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
 8003728:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372c:	4b92      	ldr	r3, [pc, #584]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 800372e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1ee      	bne.n	8003716 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80a4 	beq.w	800388e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003746:	4b8c      	ldr	r3, [pc, #560]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10d      	bne.n	800376e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003752:	4b89      	ldr	r3, [pc, #548]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	4a88      	ldr	r2, [pc, #544]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800375c:	6413      	str	r3, [r2, #64]	; 0x40
 800375e:	4b86      	ldr	r3, [pc, #536]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003766:	60bb      	str	r3, [r7, #8]
 8003768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800376a:	2301      	movs	r3, #1
 800376c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800376e:	4b83      	ldr	r3, [pc, #524]	; (800397c <HAL_RCC_OscConfig+0x4d4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003776:	2b00      	cmp	r3, #0
 8003778:	d118      	bne.n	80037ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800377a:	4b80      	ldr	r3, [pc, #512]	; (800397c <HAL_RCC_OscConfig+0x4d4>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a7f      	ldr	r2, [pc, #508]	; (800397c <HAL_RCC_OscConfig+0x4d4>)
 8003780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003786:	f7fe fe1b 	bl	80023c0 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800378e:	f7fe fe17 	bl	80023c0 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b64      	cmp	r3, #100	; 0x64
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e12a      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037a0:	4b76      	ldr	r3, [pc, #472]	; (800397c <HAL_RCC_OscConfig+0x4d4>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0f0      	beq.n	800378e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d106      	bne.n	80037c2 <HAL_RCC_OscConfig+0x31a>
 80037b4:	4b70      	ldr	r3, [pc, #448]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b8:	4a6f      	ldr	r2, [pc, #444]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037ba:	f043 0301 	orr.w	r3, r3, #1
 80037be:	6713      	str	r3, [r2, #112]	; 0x70
 80037c0:	e02d      	b.n	800381e <HAL_RCC_OscConfig+0x376>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10c      	bne.n	80037e4 <HAL_RCC_OscConfig+0x33c>
 80037ca:	4b6b      	ldr	r3, [pc, #428]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ce:	4a6a      	ldr	r2, [pc, #424]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037d0:	f023 0301 	bic.w	r3, r3, #1
 80037d4:	6713      	str	r3, [r2, #112]	; 0x70
 80037d6:	4b68      	ldr	r3, [pc, #416]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037da:	4a67      	ldr	r2, [pc, #412]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037dc:	f023 0304 	bic.w	r3, r3, #4
 80037e0:	6713      	str	r3, [r2, #112]	; 0x70
 80037e2:	e01c      	b.n	800381e <HAL_RCC_OscConfig+0x376>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b05      	cmp	r3, #5
 80037ea:	d10c      	bne.n	8003806 <HAL_RCC_OscConfig+0x35e>
 80037ec:	4b62      	ldr	r3, [pc, #392]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f0:	4a61      	ldr	r2, [pc, #388]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037f2:	f043 0304 	orr.w	r3, r3, #4
 80037f6:	6713      	str	r3, [r2, #112]	; 0x70
 80037f8:	4b5f      	ldr	r3, [pc, #380]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fc:	4a5e      	ldr	r2, [pc, #376]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80037fe:	f043 0301 	orr.w	r3, r3, #1
 8003802:	6713      	str	r3, [r2, #112]	; 0x70
 8003804:	e00b      	b.n	800381e <HAL_RCC_OscConfig+0x376>
 8003806:	4b5c      	ldr	r3, [pc, #368]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800380a:	4a5b      	ldr	r2, [pc, #364]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 800380c:	f023 0301 	bic.w	r3, r3, #1
 8003810:	6713      	str	r3, [r2, #112]	; 0x70
 8003812:	4b59      	ldr	r3, [pc, #356]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003816:	4a58      	ldr	r2, [pc, #352]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003818:	f023 0304 	bic.w	r3, r3, #4
 800381c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d015      	beq.n	8003852 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003826:	f7fe fdcb 	bl	80023c0 <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382c:	e00a      	b.n	8003844 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382e:	f7fe fdc7 	bl	80023c0 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	f241 3288 	movw	r2, #5000	; 0x1388
 800383c:	4293      	cmp	r3, r2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e0d8      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003844:	4b4c      	ldr	r3, [pc, #304]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0ee      	beq.n	800382e <HAL_RCC_OscConfig+0x386>
 8003850:	e014      	b.n	800387c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003852:	f7fe fdb5 	bl	80023c0 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003858:	e00a      	b.n	8003870 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385a:	f7fe fdb1 	bl	80023c0 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	f241 3288 	movw	r2, #5000	; 0x1388
 8003868:	4293      	cmp	r3, r2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e0c2      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003870:	4b41      	ldr	r3, [pc, #260]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1ee      	bne.n	800385a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800387c:	7dfb      	ldrb	r3, [r7, #23]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d105      	bne.n	800388e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003882:	4b3d      	ldr	r3, [pc, #244]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	4a3c      	ldr	r2, [pc, #240]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800388c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	2b00      	cmp	r3, #0
 8003894:	f000 80ae 	beq.w	80039f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003898:	4b37      	ldr	r3, [pc, #220]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 030c 	and.w	r3, r3, #12
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d06d      	beq.n	8003980 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d14b      	bne.n	8003944 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ac:	4b32      	ldr	r3, [pc, #200]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a31      	ldr	r2, [pc, #196]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80038b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fe fd82 	bl	80023c0 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fe fd7e 	bl	80023c0 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e091      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d2:	4b29      	ldr	r3, [pc, #164]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	69da      	ldr	r2, [r3, #28]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	019b      	lsls	r3, r3, #6
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	3b01      	subs	r3, #1
 80038f8:	041b      	lsls	r3, r3, #16
 80038fa:	431a      	orrs	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003900:	061b      	lsls	r3, r3, #24
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003908:	071b      	lsls	r3, r3, #28
 800390a:	491b      	ldr	r1, [pc, #108]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 800390c:	4313      	orrs	r3, r2
 800390e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003910:	4b19      	ldr	r3, [pc, #100]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a18      	ldr	r2, [pc, #96]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800391a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fe fd50 	bl	80023c0 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003924:	f7fe fd4c 	bl	80023c0 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e05f      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003936:	4b10      	ldr	r3, [pc, #64]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f0      	beq.n	8003924 <HAL_RCC_OscConfig+0x47c>
 8003942:	e057      	b.n	80039f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a0b      	ldr	r2, [pc, #44]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 800394a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800394e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7fe fd36 	bl	80023c0 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7fe fd32 	bl	80023c0 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e045      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800396a:	4b03      	ldr	r3, [pc, #12]	; (8003978 <HAL_RCC_OscConfig+0x4d0>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0x4b0>
 8003976:	e03d      	b.n	80039f4 <HAL_RCC_OscConfig+0x54c>
 8003978:	40023800 	.word	0x40023800
 800397c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003980:	4b1f      	ldr	r3, [pc, #124]	; (8003a00 <HAL_RCC_OscConfig+0x558>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d030      	beq.n	80039f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003998:	429a      	cmp	r2, r3
 800399a:	d129      	bne.n	80039f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d122      	bne.n	80039f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039b0:	4013      	ands	r3, r2
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d119      	bne.n	80039f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c6:	085b      	lsrs	r3, r3, #1
 80039c8:	3b01      	subs	r3, #1
 80039ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d10f      	bne.n	80039f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039dc:	429a      	cmp	r2, r3
 80039de:	d107      	bne.n	80039f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d001      	beq.n	80039f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3718      	adds	r7, #24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40023800 	.word	0x40023800

08003a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e0d0      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a1c:	4b6a      	ldr	r3, [pc, #424]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 030f 	and.w	r3, r3, #15
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d910      	bls.n	8003a4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2a:	4b67      	ldr	r3, [pc, #412]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f023 020f 	bic.w	r2, r3, #15
 8003a32:	4965      	ldr	r1, [pc, #404]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a3a:	4b63      	ldr	r3, [pc, #396]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d001      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e0b8      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d020      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a64:	4b59      	ldr	r3, [pc, #356]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	4a58      	ldr	r2, [pc, #352]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a7c:	4b53      	ldr	r3, [pc, #332]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	4a52      	ldr	r2, [pc, #328]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a88:	4b50      	ldr	r3, [pc, #320]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	494d      	ldr	r1, [pc, #308]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d040      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d107      	bne.n	8003abe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aae:	4b47      	ldr	r3, [pc, #284]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d115      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e07f      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d107      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac6:	4b41      	ldr	r3, [pc, #260]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e073      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad6:	4b3d      	ldr	r3, [pc, #244]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e06b      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ae6:	4b39      	ldr	r3, [pc, #228]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f023 0203 	bic.w	r2, r3, #3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	4936      	ldr	r1, [pc, #216]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003af8:	f7fe fc62 	bl	80023c0 <HAL_GetTick>
 8003afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b00:	f7fe fc5e 	bl	80023c0 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e053      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b16:	4b2d      	ldr	r3, [pc, #180]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 020c 	and.w	r2, r3, #12
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d1eb      	bne.n	8003b00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b28:	4b27      	ldr	r3, [pc, #156]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d210      	bcs.n	8003b58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b36:	4b24      	ldr	r3, [pc, #144]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f023 020f 	bic.w	r2, r3, #15
 8003b3e:	4922      	ldr	r1, [pc, #136]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b46:	4b20      	ldr	r3, [pc, #128]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e032      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0304 	and.w	r3, r3, #4
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d008      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b64:	4b19      	ldr	r3, [pc, #100]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	4916      	ldr	r1, [pc, #88]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0308 	and.w	r3, r3, #8
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d009      	beq.n	8003b96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b82:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	490e      	ldr	r1, [pc, #56]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b96:	f000 f821 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	4b0b      	ldr	r3, [pc, #44]	; (8003bcc <HAL_RCC_ClockConfig+0x1c8>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	091b      	lsrs	r3, r3, #4
 8003ba2:	f003 030f 	and.w	r3, r3, #15
 8003ba6:	490a      	ldr	r1, [pc, #40]	; (8003bd0 <HAL_RCC_ClockConfig+0x1cc>)
 8003ba8:	5ccb      	ldrb	r3, [r1, r3]
 8003baa:	fa22 f303 	lsr.w	r3, r2, r3
 8003bae:	4a09      	ldr	r2, [pc, #36]	; (8003bd4 <HAL_RCC_ClockConfig+0x1d0>)
 8003bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bb2:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <HAL_RCC_ClockConfig+0x1d4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe fbbe 	bl	8002338 <HAL_InitTick>

  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40023c00 	.word	0x40023c00
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	0800953c 	.word	0x0800953c
 8003bd4:	20000010 	.word	0x20000010
 8003bd8:	20000018 	.word	0x20000018

08003bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bdc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003be0:	b084      	sub	sp, #16
 8003be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003be4:	2300      	movs	r3, #0
 8003be6:	607b      	str	r3, [r7, #4]
 8003be8:	2300      	movs	r3, #0
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	2300      	movs	r3, #0
 8003bee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bf4:	4b67      	ldr	r3, [pc, #412]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 030c 	and.w	r3, r3, #12
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d00d      	beq.n	8003c1c <HAL_RCC_GetSysClockFreq+0x40>
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	f200 80bd 	bhi.w	8003d80 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d002      	beq.n	8003c10 <HAL_RCC_GetSysClockFreq+0x34>
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d003      	beq.n	8003c16 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c0e:	e0b7      	b.n	8003d80 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c10:	4b61      	ldr	r3, [pc, #388]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c12:	60bb      	str	r3, [r7, #8]
      break;
 8003c14:	e0b7      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c16:	4b61      	ldr	r3, [pc, #388]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003c18:	60bb      	str	r3, [r7, #8]
      break;
 8003c1a:	e0b4      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c1c:	4b5d      	ldr	r3, [pc, #372]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c24:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003c26:	4b5b      	ldr	r3, [pc, #364]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d04d      	beq.n	8003cce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c32:	4b58      	ldr	r3, [pc, #352]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	099b      	lsrs	r3, r3, #6
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c42:	f04f 0100 	mov.w	r1, #0
 8003c46:	ea02 0800 	and.w	r8, r2, r0
 8003c4a:	ea03 0901 	and.w	r9, r3, r1
 8003c4e:	4640      	mov	r0, r8
 8003c50:	4649      	mov	r1, r9
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	014b      	lsls	r3, r1, #5
 8003c5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c60:	0142      	lsls	r2, r0, #5
 8003c62:	4610      	mov	r0, r2
 8003c64:	4619      	mov	r1, r3
 8003c66:	ebb0 0008 	subs.w	r0, r0, r8
 8003c6a:	eb61 0109 	sbc.w	r1, r1, r9
 8003c6e:	f04f 0200 	mov.w	r2, #0
 8003c72:	f04f 0300 	mov.w	r3, #0
 8003c76:	018b      	lsls	r3, r1, #6
 8003c78:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c7c:	0182      	lsls	r2, r0, #6
 8003c7e:	1a12      	subs	r2, r2, r0
 8003c80:	eb63 0301 	sbc.w	r3, r3, r1
 8003c84:	f04f 0000 	mov.w	r0, #0
 8003c88:	f04f 0100 	mov.w	r1, #0
 8003c8c:	00d9      	lsls	r1, r3, #3
 8003c8e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c92:	00d0      	lsls	r0, r2, #3
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	eb12 0208 	adds.w	r2, r2, r8
 8003c9c:	eb43 0309 	adc.w	r3, r3, r9
 8003ca0:	f04f 0000 	mov.w	r0, #0
 8003ca4:	f04f 0100 	mov.w	r1, #0
 8003ca8:	0259      	lsls	r1, r3, #9
 8003caa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003cae:	0250      	lsls	r0, r2, #9
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4610      	mov	r0, r2
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	f7fc fb16 	bl	80002f0 <__aeabi_uldivmod>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4613      	mov	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
 8003ccc:	e04a      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cce:	4b31      	ldr	r3, [pc, #196]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	099b      	lsrs	r3, r3, #6
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cde:	f04f 0100 	mov.w	r1, #0
 8003ce2:	ea02 0400 	and.w	r4, r2, r0
 8003ce6:	ea03 0501 	and.w	r5, r3, r1
 8003cea:	4620      	mov	r0, r4
 8003cec:	4629      	mov	r1, r5
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	f04f 0300 	mov.w	r3, #0
 8003cf6:	014b      	lsls	r3, r1, #5
 8003cf8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003cfc:	0142      	lsls	r2, r0, #5
 8003cfe:	4610      	mov	r0, r2
 8003d00:	4619      	mov	r1, r3
 8003d02:	1b00      	subs	r0, r0, r4
 8003d04:	eb61 0105 	sbc.w	r1, r1, r5
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	018b      	lsls	r3, r1, #6
 8003d12:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d16:	0182      	lsls	r2, r0, #6
 8003d18:	1a12      	subs	r2, r2, r0
 8003d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d1e:	f04f 0000 	mov.w	r0, #0
 8003d22:	f04f 0100 	mov.w	r1, #0
 8003d26:	00d9      	lsls	r1, r3, #3
 8003d28:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d2c:	00d0      	lsls	r0, r2, #3
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	1912      	adds	r2, r2, r4
 8003d34:	eb45 0303 	adc.w	r3, r5, r3
 8003d38:	f04f 0000 	mov.w	r0, #0
 8003d3c:	f04f 0100 	mov.w	r1, #0
 8003d40:	0299      	lsls	r1, r3, #10
 8003d42:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d46:	0290      	lsls	r0, r2, #10
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	4619      	mov	r1, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	461a      	mov	r2, r3
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	f7fc faca 	bl	80002f0 <__aeabi_uldivmod>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4613      	mov	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003d64:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	0c1b      	lsrs	r3, r3, #16
 8003d6a:	f003 0303 	and.w	r3, r3, #3
 8003d6e:	3301      	adds	r3, #1
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7c:	60bb      	str	r3, [r7, #8]
      break;
 8003d7e:	e002      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003d82:	60bb      	str	r3, [r7, #8]
      break;
 8003d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d86:	68bb      	ldr	r3, [r7, #8]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800
 8003d98:	00f42400 	.word	0x00f42400
 8003d9c:	007a1200 	.word	0x007a1200

08003da0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003da4:	4b03      	ldr	r3, [pc, #12]	; (8003db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003da6:	681b      	ldr	r3, [r3, #0]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	20000010 	.word	0x20000010

08003db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dbc:	f7ff fff0 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	0a9b      	lsrs	r3, r3, #10
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	4903      	ldr	r1, [pc, #12]	; (8003ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dce:	5ccb      	ldrb	r3, [r1, r3]
 8003dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40023800 	.word	0x40023800
 8003ddc:	0800954c 	.word	0x0800954c

08003de0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003de4:	f7ff ffdc 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	0b5b      	lsrs	r3, r3, #13
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	4903      	ldr	r1, [pc, #12]	; (8003e04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003df6:	5ccb      	ldrb	r3, [r1, r3]
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40023800 	.word	0x40023800
 8003e04:	0800954c 	.word	0x0800954c

08003e08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003e14:	2300      	movs	r3, #0
 8003e16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d012      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e30:	4b69      	ldr	r3, [pc, #420]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	4a68      	ldr	r2, [pc, #416]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e36:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e3a:	6093      	str	r3, [r2, #8]
 8003e3c:	4b66      	ldr	r3, [pc, #408]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e44:	4964      	ldr	r1, [pc, #400]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003e52:	2301      	movs	r3, #1
 8003e54:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d017      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e62:	4b5d      	ldr	r3, [pc, #372]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e68:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e70:	4959      	ldr	r1, [pc, #356]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e80:	d101      	bne.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003e82:	2301      	movs	r3, #1
 8003e84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d017      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e9e:	4b4e      	ldr	r3, [pc, #312]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ea4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	494a      	ldr	r1, [pc, #296]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ebc:	d101      	bne.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003eda:	2301      	movs	r3, #1
 8003edc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 808b 	beq.w	8004002 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003eec:	4b3a      	ldr	r3, [pc, #232]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	4a39      	ldr	r2, [pc, #228]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ef8:	4b37      	ldr	r3, [pc, #220]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f00:	60bb      	str	r3, [r7, #8]
 8003f02:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f04:	4b35      	ldr	r3, [pc, #212]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a34      	ldr	r2, [pc, #208]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f10:	f7fe fa56 	bl	80023c0 <HAL_GetTick>
 8003f14:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f18:	f7fe fa52 	bl	80023c0 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	; 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e38f      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f2a:	4b2c      	ldr	r3, [pc, #176]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d0f0      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f36:	4b28      	ldr	r3, [pc, #160]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f3e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d035      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d02e      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f54:	4b20      	ldr	r3, [pc, #128]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f5c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f5e:	4b1e      	ldr	r3, [pc, #120]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f62:	4a1d      	ldr	r2, [pc, #116]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f68:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f6a:	4b1b      	ldr	r3, [pc, #108]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	4a1a      	ldr	r2, [pc, #104]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f74:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003f76:	4a18      	ldr	r2, [pc, #96]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f7c:	4b16      	ldr	r3, [pc, #88]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d114      	bne.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f88:	f7fe fa1a 	bl	80023c0 <HAL_GetTick>
 8003f8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f90:	f7fe fa16 	bl	80023c0 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e351      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa6:	4b0c      	ldr	r3, [pc, #48]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d0ee      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fbe:	d111      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003fcc:	4b04      	ldr	r3, [pc, #16]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003fce:	400b      	ands	r3, r1
 8003fd0:	4901      	ldr	r1, [pc, #4]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	608b      	str	r3, [r1, #8]
 8003fd6:	e00b      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	40007000 	.word	0x40007000
 8003fe0:	0ffffcff 	.word	0x0ffffcff
 8003fe4:	4bb3      	ldr	r3, [pc, #716]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	4ab2      	ldr	r2, [pc, #712]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003fee:	6093      	str	r3, [r2, #8]
 8003ff0:	4bb0      	ldr	r3, [pc, #704]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ff2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ffc:	49ad      	ldr	r1, [pc, #692]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0310 	and.w	r3, r3, #16
 800400a:	2b00      	cmp	r3, #0
 800400c:	d010      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800400e:	4ba9      	ldr	r3, [pc, #676]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004014:	4aa7      	ldr	r2, [pc, #668]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800401a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800401e:	4ba5      	ldr	r3, [pc, #660]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004020:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004028:	49a2      	ldr	r1, [pc, #648]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800402a:	4313      	orrs	r3, r2
 800402c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00a      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800403c:	4b9d      	ldr	r3, [pc, #628]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800403e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004042:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800404a:	499a      	ldr	r1, [pc, #616]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00a      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800405e:	4b95      	ldr	r3, [pc, #596]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004064:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800406c:	4991      	ldr	r1, [pc, #580]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00a      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004080:	4b8c      	ldr	r3, [pc, #560]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004086:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800408e:	4989      	ldr	r1, [pc, #548]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004090:	4313      	orrs	r3, r2
 8004092:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040a2:	4b84      	ldr	r3, [pc, #528]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b0:	4980      	ldr	r1, [pc, #512]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040c4:	4b7b      	ldr	r3, [pc, #492]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ca:	f023 0203 	bic.w	r2, r3, #3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d2:	4978      	ldr	r1, [pc, #480]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00a      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040e6:	4b73      	ldr	r3, [pc, #460]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ec:	f023 020c 	bic.w	r2, r3, #12
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f4:	496f      	ldr	r1, [pc, #444]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004104:	2b00      	cmp	r3, #0
 8004106:	d00a      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004108:	4b6a      	ldr	r3, [pc, #424]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800410a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004116:	4967      	ldr	r1, [pc, #412]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004118:	4313      	orrs	r3, r2
 800411a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800412a:	4b62      	ldr	r3, [pc, #392]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800412c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004130:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004138:	495e      	ldr	r1, [pc, #376]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800413a:	4313      	orrs	r3, r2
 800413c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800414c:	4b59      	ldr	r3, [pc, #356]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800414e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004152:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415a:	4956      	ldr	r1, [pc, #344]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00a      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800416e:	4b51      	ldr	r3, [pc, #324]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004174:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417c:	494d      	ldr	r1, [pc, #308]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800417e:	4313      	orrs	r3, r2
 8004180:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00a      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004190:	4b48      	ldr	r3, [pc, #288]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004196:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419e:	4945      	ldr	r1, [pc, #276]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00a      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80041b2:	4b40      	ldr	r3, [pc, #256]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c0:	493c      	ldr	r1, [pc, #240]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00a      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041d4:	4b37      	ldr	r3, [pc, #220]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041e2:	4934      	ldr	r1, [pc, #208]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d011      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80041f6:	4b2f      	ldr	r3, [pc, #188]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80041f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004204:	492b      	ldr	r1, [pc, #172]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004206:	4313      	orrs	r3, r2
 8004208:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004210:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004214:	d101      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004216:	2301      	movs	r3, #1
 8004218:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0308 	and.w	r3, r3, #8
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004226:	2301      	movs	r3, #1
 8004228:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004236:	4b1f      	ldr	r3, [pc, #124]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800423c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004244:	491b      	ldr	r1, [pc, #108]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004246:	4313      	orrs	r3, r2
 8004248:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00b      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004258:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800425a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800425e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004268:	4912      	ldr	r1, [pc, #72]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00b      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800427c:	4b0d      	ldr	r3, [pc, #52]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800427e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004282:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800428c:	4909      	ldr	r1, [pc, #36]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800428e:	4313      	orrs	r3, r2
 8004290:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00f      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042a0:	4b04      	ldr	r3, [pc, #16]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b0:	e002      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800
 80042b8:	4986      	ldr	r1, [pc, #536]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00b      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042cc:	4b81      	ldr	r3, [pc, #516]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042d2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042dc:	497d      	ldr	r1, [pc, #500]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d006      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 80d6 	beq.w	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80042f8:	4b76      	ldr	r3, [pc, #472]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a75      	ldr	r2, [pc, #468]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004302:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004304:	f7fe f85c 	bl	80023c0 <HAL_GetTick>
 8004308:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800430c:	f7fe f858 	bl	80023c0 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b64      	cmp	r3, #100	; 0x64
 8004318:	d901      	bls.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e195      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800431e:	4b6d      	ldr	r3, [pc, #436]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	d021      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	2b00      	cmp	r3, #0
 800433c:	d11d      	bne.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800433e:	4b65      	ldr	r3, [pc, #404]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004344:	0c1b      	lsrs	r3, r3, #16
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800434c:	4b61      	ldr	r3, [pc, #388]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800434e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004352:	0e1b      	lsrs	r3, r3, #24
 8004354:	f003 030f 	and.w	r3, r3, #15
 8004358:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	019a      	lsls	r2, r3, #6
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	041b      	lsls	r3, r3, #16
 8004364:	431a      	orrs	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	061b      	lsls	r3, r3, #24
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	071b      	lsls	r3, r3, #28
 8004372:	4958      	ldr	r1, [pc, #352]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d004      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800438e:	d00a      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004398:	2b00      	cmp	r3, #0
 800439a:	d02e      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043a4:	d129      	bne.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80043a6:	4b4b      	ldr	r3, [pc, #300]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043ac:	0c1b      	lsrs	r3, r3, #16
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80043b4:	4b47      	ldr	r3, [pc, #284]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043ba:	0f1b      	lsrs	r3, r3, #28
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	019a      	lsls	r2, r3, #6
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	041b      	lsls	r3, r3, #16
 80043cc:	431a      	orrs	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	061b      	lsls	r3, r3, #24
 80043d4:	431a      	orrs	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	071b      	lsls	r3, r3, #28
 80043da:	493e      	ldr	r1, [pc, #248]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80043e2:	4b3c      	ldr	r3, [pc, #240]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043e8:	f023 021f 	bic.w	r2, r3, #31
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f0:	3b01      	subs	r3, #1
 80043f2:	4938      	ldr	r1, [pc, #224]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d01d      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004406:	4b33      	ldr	r3, [pc, #204]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800440c:	0e1b      	lsrs	r3, r3, #24
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004414:	4b2f      	ldr	r3, [pc, #188]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004416:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800441a:	0f1b      	lsrs	r3, r3, #28
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	019a      	lsls	r2, r3, #6
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	041b      	lsls	r3, r3, #16
 800442e:	431a      	orrs	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	061b      	lsls	r3, r3, #24
 8004434:	431a      	orrs	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	071b      	lsls	r3, r3, #28
 800443a:	4926      	ldr	r1, [pc, #152]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d011      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	019a      	lsls	r2, r3, #6
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	041b      	lsls	r3, r3, #16
 800445a:	431a      	orrs	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	061b      	lsls	r3, r3, #24
 8004462:	431a      	orrs	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	071b      	lsls	r3, r3, #28
 800446a:	491a      	ldr	r1, [pc, #104]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004472:	4b18      	ldr	r3, [pc, #96]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a17      	ldr	r2, [pc, #92]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004478:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800447c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800447e:	f7fd ff9f 	bl	80023c0 <HAL_GetTick>
 8004482:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004484:	e008      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004486:	f7fd ff9b 	bl	80023c0 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b64      	cmp	r3, #100	; 0x64
 8004492:	d901      	bls.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e0d8      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004498:	4b0e      	ldr	r3, [pc, #56]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d0f0      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	f040 80ce 	bne.w	8004648 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80044ac:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b8:	f7fd ff82 	bl	80023c0 <HAL_GetTick>
 80044bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044be:	e00b      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044c0:	f7fd ff7e 	bl	80023c0 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b64      	cmp	r3, #100	; 0x64
 80044cc:	d904      	bls.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e0bb      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80044d2:	bf00      	nop
 80044d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044d8:	4b5e      	ldr	r3, [pc, #376]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80044e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80044e4:	d0ec      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d009      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004502:	2b00      	cmp	r3, #0
 8004504:	d02e      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d12a      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800450e:	4b51      	ldr	r3, [pc, #324]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004514:	0c1b      	lsrs	r3, r3, #16
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800451c:	4b4d      	ldr	r3, [pc, #308]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004522:	0f1b      	lsrs	r3, r3, #28
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	019a      	lsls	r2, r3, #6
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	041b      	lsls	r3, r3, #16
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	061b      	lsls	r3, r3, #24
 800453c:	431a      	orrs	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	071b      	lsls	r3, r3, #28
 8004542:	4944      	ldr	r1, [pc, #272]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800454a:	4b42      	ldr	r3, [pc, #264]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800454c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004550:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004558:	3b01      	subs	r3, #1
 800455a:	021b      	lsls	r3, r3, #8
 800455c:	493d      	ldr	r1, [pc, #244]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800455e:	4313      	orrs	r3, r2
 8004560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d022      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004578:	d11d      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800457a:	4b36      	ldr	r3, [pc, #216]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800457c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004580:	0e1b      	lsrs	r3, r3, #24
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004588:	4b32      	ldr	r3, [pc, #200]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800458e:	0f1b      	lsrs	r3, r3, #28
 8004590:	f003 0307 	and.w	r3, r3, #7
 8004594:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	019a      	lsls	r2, r3, #6
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	041b      	lsls	r3, r3, #16
 80045a2:	431a      	orrs	r2, r3
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	061b      	lsls	r3, r3, #24
 80045a8:	431a      	orrs	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	071b      	lsls	r3, r3, #28
 80045ae:	4929      	ldr	r1, [pc, #164]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d028      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045c2:	4b24      	ldr	r3, [pc, #144]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c8:	0e1b      	lsrs	r3, r3, #24
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80045d0:	4b20      	ldr	r3, [pc, #128]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d6:	0c1b      	lsrs	r3, r3, #16
 80045d8:	f003 0303 	and.w	r3, r3, #3
 80045dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	019a      	lsls	r2, r3, #6
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	041b      	lsls	r3, r3, #16
 80045e8:	431a      	orrs	r2, r3
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	061b      	lsls	r3, r3, #24
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	071b      	lsls	r3, r3, #28
 80045f6:	4917      	ldr	r1, [pc, #92]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80045fe:	4b15      	ldr	r3, [pc, #84]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004604:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	4911      	ldr	r1, [pc, #68]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004614:	4b0f      	ldr	r3, [pc, #60]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0e      	ldr	r2, [pc, #56]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800461a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800461e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004620:	f7fd fece 	bl	80023c0 <HAL_GetTick>
 8004624:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004626:	e008      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004628:	f7fd feca 	bl	80023c0 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b64      	cmp	r3, #100	; 0x64
 8004634:	d901      	bls.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e007      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800463a:	4b06      	ldr	r3, [pc, #24]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004642:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004646:	d1ef      	bne.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800

08004658 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e01c      	b.n	80046a4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	795b      	ldrb	r3, [r3, #5]
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b00      	cmp	r3, #0
 8004672:	d105      	bne.n	8004680 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7fc fcae 	bl	8000fdc <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f042 0204 	orr.w	r2, r2, #4
 8004694:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e09d      	b.n	80047fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d108      	bne.n	80046d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ce:	d009      	beq.n	80046e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	61da      	str	r2, [r3, #28]
 80046d6:	e005      	b.n	80046e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fc fcca 	bl	8001098 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800471a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004724:	d902      	bls.n	800472c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004726:	2300      	movs	r3, #0
 8004728:	60fb      	str	r3, [r7, #12]
 800472a:	e002      	b.n	8004732 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800472c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004730:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800473a:	d007      	beq.n	800474c <HAL_SPI_Init+0xa0>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004744:	d002      	beq.n	800474c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800475c:	431a      	orrs	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	69db      	ldr	r3, [r3, #28]
 8004780:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478e:	ea42 0103 	orr.w	r1, r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004796:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	0c1b      	lsrs	r3, r3, #16
 80047a8:	f003 0204 	and.w	r2, r3, #4
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	f003 0310 	and.w	r3, r3, #16
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ba:	f003 0308 	and.w	r3, r3, #8
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80047c8:	ea42 0103 	orr.w	r1, r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	69da      	ldr	r2, [r3, #28]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b088      	sub	sp, #32
 8004806:	af00      	add	r7, sp, #0
 8004808:	60f8      	str	r0, [r7, #12]
 800480a:	60b9      	str	r1, [r7, #8]
 800480c:	603b      	str	r3, [r7, #0]
 800480e:	4613      	mov	r3, r2
 8004810:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004812:	2300      	movs	r3, #0
 8004814:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <HAL_SPI_Transmit+0x22>
 8004820:	2302      	movs	r3, #2
 8004822:	e158      	b.n	8004ad6 <HAL_SPI_Transmit+0x2d4>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800482c:	f7fd fdc8 	bl	80023c0 <HAL_GetTick>
 8004830:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004832:	88fb      	ldrh	r3, [r7, #6]
 8004834:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b01      	cmp	r3, #1
 8004840:	d002      	beq.n	8004848 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004842:	2302      	movs	r3, #2
 8004844:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004846:	e13d      	b.n	8004ac4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d002      	beq.n	8004854 <HAL_SPI_Transmit+0x52>
 800484e:	88fb      	ldrh	r3, [r7, #6]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d102      	bne.n	800485a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004858:	e134      	b.n	8004ac4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2203      	movs	r2, #3
 800485e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	88fa      	ldrh	r2, [r7, #6]
 8004872:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	88fa      	ldrh	r2, [r7, #6]
 8004878:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048a4:	d10f      	bne.n	80048c6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d0:	2b40      	cmp	r3, #64	; 0x40
 80048d2:	d007      	beq.n	80048e4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048ec:	d94b      	bls.n	8004986 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d002      	beq.n	80048fc <HAL_SPI_Transmit+0xfa>
 80048f6:	8afb      	ldrh	r3, [r7, #22]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d13e      	bne.n	800497a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004900:	881a      	ldrh	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490c:	1c9a      	adds	r2, r3, #2
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004920:	e02b      	b.n	800497a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b02      	cmp	r3, #2
 800492e:	d112      	bne.n	8004956 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004934:	881a      	ldrh	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004940:	1c9a      	adds	r2, r3, #2
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800494a:	b29b      	uxth	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b29a      	uxth	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004954:	e011      	b.n	800497a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004956:	f7fd fd33 	bl	80023c0 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d803      	bhi.n	800496e <HAL_SPI_Transmit+0x16c>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496c:	d102      	bne.n	8004974 <HAL_SPI_Transmit+0x172>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d102      	bne.n	800497a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004978:	e0a4      	b.n	8004ac4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1ce      	bne.n	8004922 <HAL_SPI_Transmit+0x120>
 8004984:	e07c      	b.n	8004a80 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <HAL_SPI_Transmit+0x192>
 800498e:	8afb      	ldrh	r3, [r7, #22]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d170      	bne.n	8004a76 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b01      	cmp	r3, #1
 800499c:	d912      	bls.n	80049c4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	881a      	ldrh	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ae:	1c9a      	adds	r2, r3, #2
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	3b02      	subs	r3, #2
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049c2:	e058      	b.n	8004a76 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	330c      	adds	r3, #12
 80049ce:	7812      	ldrb	r2, [r2, #0]
 80049d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	3b01      	subs	r3, #1
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80049ea:	e044      	b.n	8004a76 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d12b      	bne.n	8004a52 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d912      	bls.n	8004a2a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a08:	881a      	ldrh	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a14:	1c9a      	adds	r2, r3, #2
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	3b02      	subs	r3, #2
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a28:	e025      	b.n	8004a76 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	330c      	adds	r3, #12
 8004a34:	7812      	ldrb	r2, [r2, #0]
 8004a36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a50:	e011      	b.n	8004a76 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a52:	f7fd fcb5 	bl	80023c0 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d803      	bhi.n	8004a6a <HAL_SPI_Transmit+0x268>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a68:	d102      	bne.n	8004a70 <HAL_SPI_Transmit+0x26e>
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d102      	bne.n	8004a76 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004a74:	e026      	b.n	8004ac4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1b5      	bne.n	80049ec <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	6839      	ldr	r1, [r7, #0]
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 f945 	bl	8004d14 <SPI_EndRxTxTransaction>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2220      	movs	r2, #32
 8004a94:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10a      	bne.n	8004ab4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	613b      	str	r3, [r7, #16]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	613b      	str	r3, [r7, #16]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	613b      	str	r3, [r7, #16]
 8004ab2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d002      	beq.n	8004ac2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	77fb      	strb	r3, [r7, #31]
 8004ac0:	e000      	b.n	8004ac4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004ac2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004ad4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3720      	adds	r7, #32
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	603b      	str	r3, [r7, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004af0:	f7fd fc66 	bl	80023c0 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af8:	1a9b      	subs	r3, r3, r2
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	4413      	add	r3, r2
 8004afe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b00:	f7fd fc5e 	bl	80023c0 <HAL_GetTick>
 8004b04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b06:	4b39      	ldr	r3, [pc, #228]	; (8004bec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	015b      	lsls	r3, r3, #5
 8004b0c:	0d1b      	lsrs	r3, r3, #20
 8004b0e:	69fa      	ldr	r2, [r7, #28]
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b16:	e054      	b.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1e:	d050      	beq.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b20:	f7fd fc4e 	bl	80023c0 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	69fa      	ldr	r2, [r7, #28]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d902      	bls.n	8004b36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d13d      	bne.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b4e:	d111      	bne.n	8004b74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b58:	d004      	beq.n	8004b64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b62:	d107      	bne.n	8004b74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b7c:	d10f      	bne.n	8004b9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e017      	b.n	8004be2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	3b01      	subs	r3, #1
 8004bc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	4013      	ands	r3, r2
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	bf0c      	ite	eq
 8004bd2:	2301      	moveq	r3, #1
 8004bd4:	2300      	movne	r3, #0
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	461a      	mov	r2, r3
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d19b      	bne.n	8004b18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3720      	adds	r7, #32
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20000010 	.word	0x20000010

08004bf0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
 8004bfc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004bfe:	f7fd fbdf 	bl	80023c0 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	1a9b      	subs	r3, r3, r2
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c0e:	f7fd fbd7 	bl	80023c0 <HAL_GetTick>
 8004c12:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c14:	4b3e      	ldr	r3, [pc, #248]	; (8004d10 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	00da      	lsls	r2, r3, #3
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	0d1b      	lsrs	r3, r3, #20
 8004c24:	69fa      	ldr	r2, [r7, #28]
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c2c:	e062      	b.n	8004cf4 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004c34:	d109      	bne.n	8004c4a <SPI_WaitFifoStateUntilTimeout+0x5a>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d106      	bne.n	8004c4a <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	330c      	adds	r3, #12
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8004c48:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c50:	d050      	beq.n	8004cf4 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c52:	f7fd fbb5 	bl	80023c0 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	69fa      	ldr	r2, [r7, #28]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d902      	bls.n	8004c68 <SPI_WaitFifoStateUntilTimeout+0x78>
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d13d      	bne.n	8004ce4 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c76:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c80:	d111      	bne.n	8004ca6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c8a:	d004      	beq.n	8004c96 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c94:	d107      	bne.n	8004ca6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ca4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004caa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cae:	d10f      	bne.n	8004cd0 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e010      	b.n	8004d06 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	689a      	ldr	r2, [r3, #8]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d194      	bne.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	20000010 	.word	0x20000010

08004d14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f7ff ff5f 	bl	8004bf0 <SPI_WaitFifoStateUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d007      	beq.n	8004d48 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d3c:	f043 0220 	orr.w	r2, r3, #32
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e027      	b.n	8004d98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	9300      	str	r3, [sp, #0]
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2180      	movs	r1, #128	; 0x80
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f7ff fec4 	bl	8004ae0 <SPI_WaitFlagStateUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d007      	beq.n	8004d6e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d62:	f043 0220 	orr.w	r2, r3, #32
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e014      	b.n	8004d98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f7ff ff38 	bl	8004bf0 <SPI_WaitFifoStateUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d007      	beq.n	8004d96 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d8a:	f043 0220 	orr.w	r2, r3, #32
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e000      	b.n	8004d98 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e049      	b.n	8004e46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7fc fbfe 	bl	80015c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	3304      	adds	r3, #4
 8004ddc:	4619      	mov	r1, r3
 8004dde:	4610      	mov	r0, r2
 8004de0:	f000 fc36 	bl	8005650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
	...

08004e50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d001      	beq.n	8004e68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e054      	b.n	8004f12 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a26      	ldr	r2, [pc, #152]	; (8004f20 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d022      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e92:	d01d      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a22      	ldr	r2, [pc, #136]	; (8004f24 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d018      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a21      	ldr	r2, [pc, #132]	; (8004f28 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d013      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a1f      	ldr	r2, [pc, #124]	; (8004f2c <HAL_TIM_Base_Start_IT+0xdc>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00e      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a1e      	ldr	r2, [pc, #120]	; (8004f30 <HAL_TIM_Base_Start_IT+0xe0>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d009      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a1c      	ldr	r2, [pc, #112]	; (8004f34 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d004      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a1b      	ldr	r2, [pc, #108]	; (8004f38 <HAL_TIM_Base_Start_IT+0xe8>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d115      	bne.n	8004efc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	4b19      	ldr	r3, [pc, #100]	; (8004f3c <HAL_TIM_Base_Start_IT+0xec>)
 8004ed8:	4013      	ands	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b06      	cmp	r3, #6
 8004ee0:	d015      	beq.n	8004f0e <HAL_TIM_Base_Start_IT+0xbe>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ee8:	d011      	beq.n	8004f0e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f042 0201 	orr.w	r2, r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004efa:	e008      	b.n	8004f0e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	e000      	b.n	8004f10 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	40010000 	.word	0x40010000
 8004f24:	40000400 	.word	0x40000400
 8004f28:	40000800 	.word	0x40000800
 8004f2c:	40000c00 	.word	0x40000c00
 8004f30:	40010400 	.word	0x40010400
 8004f34:	40014000 	.word	0x40014000
 8004f38:	40001800 	.word	0x40001800
 8004f3c:	00010007 	.word	0x00010007

08004f40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e049      	b.n	8004fe6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d106      	bne.n	8004f6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 f841 	bl	8004fee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	4610      	mov	r0, r2
 8004f80:	f000 fb66 	bl	8005650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b083      	sub	sp, #12
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ff6:	bf00      	nop
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b082      	sub	sp, #8
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b02      	cmp	r3, #2
 8005016:	d122      	bne.n	800505e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b02      	cmp	r3, #2
 8005024:	d11b      	bne.n	800505e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f06f 0202 	mvn.w	r2, #2
 800502e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 fae5 	bl	8005614 <HAL_TIM_IC_CaptureCallback>
 800504a:	e005      	b.n	8005058 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 fad7 	bl	8005600 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 fae8 	bl	8005628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b04      	cmp	r3, #4
 800506a:	d122      	bne.n	80050b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	2b04      	cmp	r3, #4
 8005078:	d11b      	bne.n	80050b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f06f 0204 	mvn.w	r2, #4
 8005082:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2202      	movs	r2, #2
 8005088:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 fabb 	bl	8005614 <HAL_TIM_IC_CaptureCallback>
 800509e:	e005      	b.n	80050ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 faad 	bl	8005600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fabe 	bl	8005628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d122      	bne.n	8005106 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	f003 0308 	and.w	r3, r3, #8
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d11b      	bne.n	8005106 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f06f 0208 	mvn.w	r2, #8
 80050d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2204      	movs	r2, #4
 80050dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	69db      	ldr	r3, [r3, #28]
 80050e4:	f003 0303 	and.w	r3, r3, #3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 fa91 	bl	8005614 <HAL_TIM_IC_CaptureCallback>
 80050f2:	e005      	b.n	8005100 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 fa83 	bl	8005600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 fa94 	bl	8005628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	f003 0310 	and.w	r3, r3, #16
 8005110:	2b10      	cmp	r3, #16
 8005112:	d122      	bne.n	800515a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	f003 0310 	and.w	r3, r3, #16
 800511e:	2b10      	cmp	r3, #16
 8005120:	d11b      	bne.n	800515a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f06f 0210 	mvn.w	r2, #16
 800512a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2208      	movs	r2, #8
 8005130:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 fa67 	bl	8005614 <HAL_TIM_IC_CaptureCallback>
 8005146:	e005      	b.n	8005154 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fa59 	bl	8005600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fa6a 	bl	8005628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b01      	cmp	r3, #1
 8005166:	d10e      	bne.n	8005186 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b01      	cmp	r3, #1
 8005174:	d107      	bne.n	8005186 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f06f 0201 	mvn.w	r2, #1
 800517e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 fa33 	bl	80055ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005190:	2b80      	cmp	r3, #128	; 0x80
 8005192:	d10e      	bne.n	80051b2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800519e:	2b80      	cmp	r3, #128	; 0x80
 80051a0:	d107      	bne.n	80051b2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f000 fe7f 	bl	8005eb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051c0:	d10e      	bne.n	80051e0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051cc:	2b80      	cmp	r3, #128	; 0x80
 80051ce:	d107      	bne.n	80051e0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80051d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fe72 	bl	8005ec4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ea:	2b40      	cmp	r3, #64	; 0x40
 80051ec:	d10e      	bne.n	800520c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f8:	2b40      	cmp	r3, #64	; 0x40
 80051fa:	d107      	bne.n	800520c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fa18 	bl	800563c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b20      	cmp	r3, #32
 8005218:	d10e      	bne.n	8005238 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	f003 0320 	and.w	r3, r3, #32
 8005224:	2b20      	cmp	r3, #32
 8005226:	d107      	bne.n	8005238 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f06f 0220 	mvn.w	r2, #32
 8005230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 fe32 	bl	8005e9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005238:	bf00      	nop
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005252:	2b01      	cmp	r3, #1
 8005254:	d101      	bne.n	800525a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005256:	2302      	movs	r3, #2
 8005258:	e0fd      	b.n	8005456 <HAL_TIM_PWM_ConfigChannel+0x216>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2b14      	cmp	r3, #20
 8005266:	f200 80f0 	bhi.w	800544a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800526a:	a201      	add	r2, pc, #4	; (adr r2, 8005270 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800526c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005270:	080052c5 	.word	0x080052c5
 8005274:	0800544b 	.word	0x0800544b
 8005278:	0800544b 	.word	0x0800544b
 800527c:	0800544b 	.word	0x0800544b
 8005280:	08005305 	.word	0x08005305
 8005284:	0800544b 	.word	0x0800544b
 8005288:	0800544b 	.word	0x0800544b
 800528c:	0800544b 	.word	0x0800544b
 8005290:	08005347 	.word	0x08005347
 8005294:	0800544b 	.word	0x0800544b
 8005298:	0800544b 	.word	0x0800544b
 800529c:	0800544b 	.word	0x0800544b
 80052a0:	08005387 	.word	0x08005387
 80052a4:	0800544b 	.word	0x0800544b
 80052a8:	0800544b 	.word	0x0800544b
 80052ac:	0800544b 	.word	0x0800544b
 80052b0:	080053c9 	.word	0x080053c9
 80052b4:	0800544b 	.word	0x0800544b
 80052b8:	0800544b 	.word	0x0800544b
 80052bc:	0800544b 	.word	0x0800544b
 80052c0:	08005409 	.word	0x08005409
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68b9      	ldr	r1, [r7, #8]
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 fa60 	bl	8005790 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	699a      	ldr	r2, [r3, #24]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0208 	orr.w	r2, r2, #8
 80052de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699a      	ldr	r2, [r3, #24]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f022 0204 	bic.w	r2, r2, #4
 80052ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6999      	ldr	r1, [r3, #24]
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	691a      	ldr	r2, [r3, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	430a      	orrs	r2, r1
 8005300:	619a      	str	r2, [r3, #24]
      break;
 8005302:	e0a3      	b.n	800544c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68b9      	ldr	r1, [r7, #8]
 800530a:	4618      	mov	r0, r3
 800530c:	f000 fab2 	bl	8005874 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	699a      	ldr	r2, [r3, #24]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800531e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	699a      	ldr	r2, [r3, #24]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800532e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6999      	ldr	r1, [r3, #24]
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	021a      	lsls	r2, r3, #8
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	430a      	orrs	r2, r1
 8005342:	619a      	str	r2, [r3, #24]
      break;
 8005344:	e082      	b.n	800544c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68b9      	ldr	r1, [r7, #8]
 800534c:	4618      	mov	r0, r3
 800534e:	f000 fb09 	bl	8005964 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	69da      	ldr	r2, [r3, #28]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0208 	orr.w	r2, r2, #8
 8005360:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	69da      	ldr	r2, [r3, #28]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0204 	bic.w	r2, r2, #4
 8005370:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	69d9      	ldr	r1, [r3, #28]
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	691a      	ldr	r2, [r3, #16]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	61da      	str	r2, [r3, #28]
      break;
 8005384:	e062      	b.n	800544c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68b9      	ldr	r1, [r7, #8]
 800538c:	4618      	mov	r0, r3
 800538e:	f000 fb5f 	bl	8005a50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	69da      	ldr	r2, [r3, #28]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	69da      	ldr	r2, [r3, #28]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69d9      	ldr	r1, [r3, #28]
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	021a      	lsls	r2, r3, #8
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	61da      	str	r2, [r3, #28]
      break;
 80053c6:	e041      	b.n	800544c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68b9      	ldr	r1, [r7, #8]
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 fb96 	bl	8005b00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0208 	orr.w	r2, r2, #8
 80053e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0204 	bic.w	r2, r2, #4
 80053f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	691a      	ldr	r2, [r3, #16]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005406:	e021      	b.n	800544c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68b9      	ldr	r1, [r7, #8]
 800540e:	4618      	mov	r0, r3
 8005410:	f000 fbc8 	bl	8005ba4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005422:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005432:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	021a      	lsls	r2, r3, #8
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005448:	e000      	b.n	800544c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800544a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop

08005460 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_TIM_ConfigClockSource+0x18>
 8005474:	2302      	movs	r3, #2
 8005476:	e0b3      	b.n	80055e0 <HAL_TIM_ConfigClockSource+0x180>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4b55      	ldr	r3, [pc, #340]	; (80055e8 <HAL_TIM_ConfigClockSource+0x188>)
 8005494:	4013      	ands	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800549e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054b0:	d03e      	beq.n	8005530 <HAL_TIM_ConfigClockSource+0xd0>
 80054b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054b6:	f200 8087 	bhi.w	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054be:	f000 8085 	beq.w	80055cc <HAL_TIM_ConfigClockSource+0x16c>
 80054c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054c6:	d87f      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054c8:	2b70      	cmp	r3, #112	; 0x70
 80054ca:	d01a      	beq.n	8005502 <HAL_TIM_ConfigClockSource+0xa2>
 80054cc:	2b70      	cmp	r3, #112	; 0x70
 80054ce:	d87b      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054d0:	2b60      	cmp	r3, #96	; 0x60
 80054d2:	d050      	beq.n	8005576 <HAL_TIM_ConfigClockSource+0x116>
 80054d4:	2b60      	cmp	r3, #96	; 0x60
 80054d6:	d877      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054d8:	2b50      	cmp	r3, #80	; 0x50
 80054da:	d03c      	beq.n	8005556 <HAL_TIM_ConfigClockSource+0xf6>
 80054dc:	2b50      	cmp	r3, #80	; 0x50
 80054de:	d873      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054e0:	2b40      	cmp	r3, #64	; 0x40
 80054e2:	d058      	beq.n	8005596 <HAL_TIM_ConfigClockSource+0x136>
 80054e4:	2b40      	cmp	r3, #64	; 0x40
 80054e6:	d86f      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054e8:	2b30      	cmp	r3, #48	; 0x30
 80054ea:	d064      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x156>
 80054ec:	2b30      	cmp	r3, #48	; 0x30
 80054ee:	d86b      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054f0:	2b20      	cmp	r3, #32
 80054f2:	d060      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x156>
 80054f4:	2b20      	cmp	r3, #32
 80054f6:	d867      	bhi.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d05c      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x156>
 80054fc:	2b10      	cmp	r3, #16
 80054fe:	d05a      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005500:	e062      	b.n	80055c8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6818      	ldr	r0, [r3, #0]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	6899      	ldr	r1, [r3, #8]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f000 fc15 	bl	8005d40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005524:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	609a      	str	r2, [r3, #8]
      break;
 800552e:	e04e      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	6899      	ldr	r1, [r3, #8]
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f000 fbfe 	bl	8005d40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689a      	ldr	r2, [r3, #8]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005552:	609a      	str	r2, [r3, #8]
      break;
 8005554:	e03b      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6818      	ldr	r0, [r3, #0]
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	6859      	ldr	r1, [r3, #4]
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	461a      	mov	r2, r3
 8005564:	f000 fb72 	bl	8005c4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2150      	movs	r1, #80	; 0x50
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fbcb 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 8005574:	e02b      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6818      	ldr	r0, [r3, #0]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6859      	ldr	r1, [r3, #4]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	461a      	mov	r2, r3
 8005584:	f000 fb91 	bl	8005caa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2160      	movs	r1, #96	; 0x60
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fbbb 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 8005594:	e01b      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6818      	ldr	r0, [r3, #0]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	6859      	ldr	r1, [r3, #4]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	461a      	mov	r2, r3
 80055a4:	f000 fb52 	bl	8005c4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2140      	movs	r1, #64	; 0x40
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fbab 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 80055b4:	e00b      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4619      	mov	r1, r3
 80055c0:	4610      	mov	r0, r2
 80055c2:	f000 fba2 	bl	8005d0a <TIM_ITRx_SetConfig>
        break;
 80055c6:	e002      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80055c8:	bf00      	nop
 80055ca:	e000      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80055cc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	fffeff88 	.word	0xfffeff88

080055ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a40      	ldr	r2, [pc, #256]	; (8005764 <TIM_Base_SetConfig+0x114>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d013      	beq.n	8005690 <TIM_Base_SetConfig+0x40>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800566e:	d00f      	beq.n	8005690 <TIM_Base_SetConfig+0x40>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a3d      	ldr	r2, [pc, #244]	; (8005768 <TIM_Base_SetConfig+0x118>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d00b      	beq.n	8005690 <TIM_Base_SetConfig+0x40>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a3c      	ldr	r2, [pc, #240]	; (800576c <TIM_Base_SetConfig+0x11c>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d007      	beq.n	8005690 <TIM_Base_SetConfig+0x40>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a3b      	ldr	r2, [pc, #236]	; (8005770 <TIM_Base_SetConfig+0x120>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d003      	beq.n	8005690 <TIM_Base_SetConfig+0x40>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a3a      	ldr	r2, [pc, #232]	; (8005774 <TIM_Base_SetConfig+0x124>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d108      	bne.n	80056a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005696:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a2f      	ldr	r2, [pc, #188]	; (8005764 <TIM_Base_SetConfig+0x114>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d02b      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b0:	d027      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a2c      	ldr	r2, [pc, #176]	; (8005768 <TIM_Base_SetConfig+0x118>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d023      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a2b      	ldr	r2, [pc, #172]	; (800576c <TIM_Base_SetConfig+0x11c>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d01f      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a2a      	ldr	r2, [pc, #168]	; (8005770 <TIM_Base_SetConfig+0x120>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d01b      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a29      	ldr	r2, [pc, #164]	; (8005774 <TIM_Base_SetConfig+0x124>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d017      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a28      	ldr	r2, [pc, #160]	; (8005778 <TIM_Base_SetConfig+0x128>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d013      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a27      	ldr	r2, [pc, #156]	; (800577c <TIM_Base_SetConfig+0x12c>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d00f      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a26      	ldr	r2, [pc, #152]	; (8005780 <TIM_Base_SetConfig+0x130>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00b      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a25      	ldr	r2, [pc, #148]	; (8005784 <TIM_Base_SetConfig+0x134>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d007      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a24      	ldr	r2, [pc, #144]	; (8005788 <TIM_Base_SetConfig+0x138>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d003      	beq.n	8005702 <TIM_Base_SetConfig+0xb2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a23      	ldr	r2, [pc, #140]	; (800578c <TIM_Base_SetConfig+0x13c>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d108      	bne.n	8005714 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4313      	orrs	r3, r2
 8005712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	4313      	orrs	r3, r2
 8005720:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a0a      	ldr	r2, [pc, #40]	; (8005764 <TIM_Base_SetConfig+0x114>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_Base_SetConfig+0xf8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a0c      	ldr	r2, [pc, #48]	; (8005774 <TIM_Base_SetConfig+0x124>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d103      	bne.n	8005750 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	615a      	str	r2, [r3, #20]
}
 8005756:	bf00      	nop
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40010000 	.word	0x40010000
 8005768:	40000400 	.word	0x40000400
 800576c:	40000800 	.word	0x40000800
 8005770:	40000c00 	.word	0x40000c00
 8005774:	40010400 	.word	0x40010400
 8005778:	40014000 	.word	0x40014000
 800577c:	40014400 	.word	0x40014400
 8005780:	40014800 	.word	0x40014800
 8005784:	40001800 	.word	0x40001800
 8005788:	40001c00 	.word	0x40001c00
 800578c:	40002000 	.word	0x40002000

08005790 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	f023 0201 	bic.w	r2, r3, #1
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4b2b      	ldr	r3, [pc, #172]	; (8005868 <TIM_OC1_SetConfig+0xd8>)
 80057bc:	4013      	ands	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 0303 	bic.w	r3, r3, #3
 80057c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f023 0302 	bic.w	r3, r3, #2
 80057d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a21      	ldr	r2, [pc, #132]	; (800586c <TIM_OC1_SetConfig+0xdc>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d003      	beq.n	80057f4 <TIM_OC1_SetConfig+0x64>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a20      	ldr	r2, [pc, #128]	; (8005870 <TIM_OC1_SetConfig+0xe0>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d10c      	bne.n	800580e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	f023 0308 	bic.w	r3, r3, #8
 80057fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	4313      	orrs	r3, r2
 8005804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f023 0304 	bic.w	r3, r3, #4
 800580c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a16      	ldr	r2, [pc, #88]	; (800586c <TIM_OC1_SetConfig+0xdc>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d003      	beq.n	800581e <TIM_OC1_SetConfig+0x8e>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a15      	ldr	r2, [pc, #84]	; (8005870 <TIM_OC1_SetConfig+0xe0>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d111      	bne.n	8005842 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800582c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	4313      	orrs	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	621a      	str	r2, [r3, #32]
}
 800585c:	bf00      	nop
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	fffeff8f 	.word	0xfffeff8f
 800586c:	40010000 	.word	0x40010000
 8005870:	40010400 	.word	0x40010400

08005874 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005874:	b480      	push	{r7}
 8005876:	b087      	sub	sp, #28
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	f023 0210 	bic.w	r2, r3, #16
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	4b2e      	ldr	r3, [pc, #184]	; (8005958 <TIM_OC2_SetConfig+0xe4>)
 80058a0:	4013      	ands	r3, r2
 80058a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	021b      	lsls	r3, r3, #8
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f023 0320 	bic.w	r3, r3, #32
 80058be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	011b      	lsls	r3, r3, #4
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a23      	ldr	r2, [pc, #140]	; (800595c <TIM_OC2_SetConfig+0xe8>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d003      	beq.n	80058dc <TIM_OC2_SetConfig+0x68>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a22      	ldr	r2, [pc, #136]	; (8005960 <TIM_OC2_SetConfig+0xec>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d10d      	bne.n	80058f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a18      	ldr	r2, [pc, #96]	; (800595c <TIM_OC2_SetConfig+0xe8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d003      	beq.n	8005908 <TIM_OC2_SetConfig+0x94>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a17      	ldr	r2, [pc, #92]	; (8005960 <TIM_OC2_SetConfig+0xec>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d113      	bne.n	8005930 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800590e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005916:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	4313      	orrs	r3, r2
 8005922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68fa      	ldr	r2, [r7, #12]
 800593a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	621a      	str	r2, [r3, #32]
}
 800594a:	bf00      	nop
 800594c:	371c      	adds	r7, #28
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	feff8fff 	.word	0xfeff8fff
 800595c:	40010000 	.word	0x40010000
 8005960:	40010400 	.word	0x40010400

08005964 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005964:	b480      	push	{r7}
 8005966:	b087      	sub	sp, #28
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	4b2d      	ldr	r3, [pc, #180]	; (8005a44 <TIM_OC3_SetConfig+0xe0>)
 8005990:	4013      	ands	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0303 	bic.w	r3, r3, #3
 800599a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	021b      	lsls	r3, r3, #8
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a22      	ldr	r2, [pc, #136]	; (8005a48 <TIM_OC3_SetConfig+0xe4>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d003      	beq.n	80059ca <TIM_OC3_SetConfig+0x66>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a21      	ldr	r2, [pc, #132]	; (8005a4c <TIM_OC3_SetConfig+0xe8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d10d      	bne.n	80059e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a17      	ldr	r2, [pc, #92]	; (8005a48 <TIM_OC3_SetConfig+0xe4>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d003      	beq.n	80059f6 <TIM_OC3_SetConfig+0x92>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a16      	ldr	r2, [pc, #88]	; (8005a4c <TIM_OC3_SetConfig+0xe8>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d113      	bne.n	8005a1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	621a      	str	r2, [r3, #32]
}
 8005a38:	bf00      	nop
 8005a3a:	371c      	adds	r7, #28
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr
 8005a44:	fffeff8f 	.word	0xfffeff8f
 8005a48:	40010000 	.word	0x40010000
 8005a4c:	40010400 	.word	0x40010400

08005a50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b087      	sub	sp, #28
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4b1e      	ldr	r3, [pc, #120]	; (8005af4 <TIM_OC4_SetConfig+0xa4>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	031b      	lsls	r3, r3, #12
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a13      	ldr	r2, [pc, #76]	; (8005af8 <TIM_OC4_SetConfig+0xa8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_OC4_SetConfig+0x68>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a12      	ldr	r2, [pc, #72]	; (8005afc <TIM_OC4_SetConfig+0xac>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d109      	bne.n	8005acc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005abe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	019b      	lsls	r3, r3, #6
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	621a      	str	r2, [r3, #32]
}
 8005ae6:	bf00      	nop
 8005ae8:	371c      	adds	r7, #28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	feff8fff 	.word	0xfeff8fff
 8005af8:	40010000 	.word	0x40010000
 8005afc:	40010400 	.word	0x40010400

08005b00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4b1b      	ldr	r3, [pc, #108]	; (8005b98 <TIM_OC5_SetConfig+0x98>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005b40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	041b      	lsls	r3, r3, #16
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a12      	ldr	r2, [pc, #72]	; (8005b9c <TIM_OC5_SetConfig+0x9c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d003      	beq.n	8005b5e <TIM_OC5_SetConfig+0x5e>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a11      	ldr	r2, [pc, #68]	; (8005ba0 <TIM_OC5_SetConfig+0xa0>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d109      	bne.n	8005b72 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b64:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	021b      	lsls	r3, r3, #8
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	621a      	str	r2, [r3, #32]
}
 8005b8c:	bf00      	nop
 8005b8e:	371c      	adds	r7, #28
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr
 8005b98:	fffeff8f 	.word	0xfffeff8f
 8005b9c:	40010000 	.word	0x40010000
 8005ba0:	40010400 	.word	0x40010400

08005ba4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	4b1c      	ldr	r3, [pc, #112]	; (8005c40 <TIM_OC6_SetConfig+0x9c>)
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	021b      	lsls	r3, r3, #8
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005be6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	051b      	lsls	r3, r3, #20
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a13      	ldr	r2, [pc, #76]	; (8005c44 <TIM_OC6_SetConfig+0xa0>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_OC6_SetConfig+0x60>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a12      	ldr	r2, [pc, #72]	; (8005c48 <TIM_OC6_SetConfig+0xa4>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d109      	bne.n	8005c18 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	029b      	lsls	r3, r3, #10
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	621a      	str	r2, [r3, #32]
}
 8005c32:	bf00      	nop
 8005c34:	371c      	adds	r7, #28
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	feff8fff 	.word	0xfeff8fff
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40010400 	.word	0x40010400

08005c4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	f023 0201 	bic.w	r2, r3, #1
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f023 030a 	bic.w	r3, r3, #10
 8005c88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	621a      	str	r2, [r3, #32]
}
 8005c9e:	bf00      	nop
 8005ca0:	371c      	adds	r7, #28
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b087      	sub	sp, #28
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	60b9      	str	r1, [r7, #8]
 8005cb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	f023 0210 	bic.w	r2, r3, #16
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	031b      	lsls	r3, r3, #12
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ce6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	011b      	lsls	r3, r3, #4
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	621a      	str	r2, [r3, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b085      	sub	sp, #20
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
 8005d12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	f043 0307 	orr.w	r3, r3, #7
 8005d2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]
 8005d4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	021a      	lsls	r2, r3, #8
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	431a      	orrs	r2, r3
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	609a      	str	r2, [r3, #8]
}
 8005d74:	bf00      	nop
 8005d76:	371c      	adds	r7, #28
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d101      	bne.n	8005d98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d94:	2302      	movs	r3, #2
 8005d96:	e06d      	b.n	8005e74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a30      	ldr	r2, [pc, #192]	; (8005e80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d004      	beq.n	8005dcc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a2f      	ldr	r2, [pc, #188]	; (8005e84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d108      	bne.n	8005dde <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005dd2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a20      	ldr	r2, [pc, #128]	; (8005e80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d022      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e0a:	d01d      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a1d      	ldr	r2, [pc, #116]	; (8005e88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d018      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a1c      	ldr	r2, [pc, #112]	; (8005e8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d013      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a1a      	ldr	r2, [pc, #104]	; (8005e90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d00e      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a15      	ldr	r2, [pc, #84]	; (8005e84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d009      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a16      	ldr	r2, [pc, #88]	; (8005e94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d004      	beq.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a15      	ldr	r2, [pc, #84]	; (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d10c      	bne.n	8005e62 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68ba      	ldr	r2, [r7, #8]
 8005e60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3714      	adds	r7, #20
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	40010000 	.word	0x40010000
 8005e84:	40010400 	.word	0x40010400
 8005e88:	40000400 	.word	0x40000400
 8005e8c:	40000800 	.word	0x40000800
 8005e90:	40000c00 	.word	0x40000c00
 8005e94:	40014000 	.word	0x40014000
 8005e98:	40001800 	.word	0x40001800

08005e9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ecc:	bf00      	nop
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d101      	bne.n	8005eea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e040      	b.n	8005f6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d106      	bne.n	8005f00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7fb fc50 	bl	80017a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2224      	movs	r2, #36	; 0x24
 8005f04:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0201 	bic.w	r2, r2, #1
 8005f14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f8c0 	bl	800609c <UART_SetConfig>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d101      	bne.n	8005f26 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e022      	b.n	8005f6c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fb16 	bl	8006560 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689a      	ldr	r2, [r3, #8]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0201 	orr.w	r2, r2, #1
 8005f62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 fb9d 	bl	80066a4 <UART_CheckIdleState>
 8005f6a:	4603      	mov	r3, r0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3708      	adds	r7, #8
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b08a      	sub	sp, #40	; 0x28
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	603b      	str	r3, [r7, #0]
 8005f80:	4613      	mov	r3, r2
 8005f82:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f88:	2b20      	cmp	r3, #32
 8005f8a:	f040 8081 	bne.w	8006090 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d002      	beq.n	8005f9a <HAL_UART_Transmit+0x26>
 8005f94:	88fb      	ldrh	r3, [r7, #6]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e079      	b.n	8006092 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_UART_Transmit+0x38>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e072      	b.n	8006092 <HAL_UART_Transmit+0x11e>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2221      	movs	r2, #33	; 0x21
 8005fc0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fc2:	f7fc f9fd 	bl	80023c0 <HAL_GetTick>
 8005fc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	88fa      	ldrh	r2, [r7, #6]
 8005fcc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	88fa      	ldrh	r2, [r7, #6]
 8005fd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fe0:	d108      	bne.n	8005ff4 <HAL_UART_Transmit+0x80>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d104      	bne.n	8005ff4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005fea:	2300      	movs	r3, #0
 8005fec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	61bb      	str	r3, [r7, #24]
 8005ff2:	e003      	b.n	8005ffc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006004:	e02c      	b.n	8006060 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	9300      	str	r3, [sp, #0]
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2200      	movs	r2, #0
 800600e:	2180      	movs	r1, #128	; 0x80
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 fb90 	bl	8006736 <UART_WaitOnFlagUntilTimeout>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e038      	b.n	8006092 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10b      	bne.n	800603e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	461a      	mov	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006034:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	3302      	adds	r3, #2
 800603a:	61bb      	str	r3, [r7, #24]
 800603c:	e007      	b.n	800604e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	781a      	ldrb	r2, [r3, #0]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	3301      	adds	r3, #1
 800604c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006054:	b29b      	uxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	b29a      	uxth	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006066:	b29b      	uxth	r3, r3
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1cc      	bne.n	8006006 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	9300      	str	r3, [sp, #0]
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	2200      	movs	r2, #0
 8006074:	2140      	movs	r1, #64	; 0x40
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f000 fb5d 	bl	8006736 <UART_WaitOnFlagUntilTimeout>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d001      	beq.n	8006086 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e005      	b.n	8006092 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2220      	movs	r2, #32
 800608a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3720      	adds	r7, #32
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b088      	sub	sp, #32
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060a4:	2300      	movs	r3, #0
 80060a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	431a      	orrs	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	431a      	orrs	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	4313      	orrs	r3, r2
 80060be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	4ba7      	ldr	r3, [pc, #668]	; (8006364 <UART_SetConfig+0x2c8>)
 80060c8:	4013      	ands	r3, r2
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6812      	ldr	r2, [r2, #0]
 80060ce:	6979      	ldr	r1, [r7, #20]
 80060d0:	430b      	orrs	r3, r1
 80060d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68da      	ldr	r2, [r3, #12]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	430a      	orrs	r2, r1
 800610c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a95      	ldr	r2, [pc, #596]	; (8006368 <UART_SetConfig+0x2cc>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d120      	bne.n	800615a <UART_SetConfig+0xbe>
 8006118:	4b94      	ldr	r3, [pc, #592]	; (800636c <UART_SetConfig+0x2d0>)
 800611a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800611e:	f003 0303 	and.w	r3, r3, #3
 8006122:	2b03      	cmp	r3, #3
 8006124:	d816      	bhi.n	8006154 <UART_SetConfig+0xb8>
 8006126:	a201      	add	r2, pc, #4	; (adr r2, 800612c <UART_SetConfig+0x90>)
 8006128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800612c:	0800613d 	.word	0x0800613d
 8006130:	08006149 	.word	0x08006149
 8006134:	08006143 	.word	0x08006143
 8006138:	0800614f 	.word	0x0800614f
 800613c:	2301      	movs	r3, #1
 800613e:	77fb      	strb	r3, [r7, #31]
 8006140:	e14f      	b.n	80063e2 <UART_SetConfig+0x346>
 8006142:	2302      	movs	r3, #2
 8006144:	77fb      	strb	r3, [r7, #31]
 8006146:	e14c      	b.n	80063e2 <UART_SetConfig+0x346>
 8006148:	2304      	movs	r3, #4
 800614a:	77fb      	strb	r3, [r7, #31]
 800614c:	e149      	b.n	80063e2 <UART_SetConfig+0x346>
 800614e:	2308      	movs	r3, #8
 8006150:	77fb      	strb	r3, [r7, #31]
 8006152:	e146      	b.n	80063e2 <UART_SetConfig+0x346>
 8006154:	2310      	movs	r3, #16
 8006156:	77fb      	strb	r3, [r7, #31]
 8006158:	e143      	b.n	80063e2 <UART_SetConfig+0x346>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a84      	ldr	r2, [pc, #528]	; (8006370 <UART_SetConfig+0x2d4>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d132      	bne.n	80061ca <UART_SetConfig+0x12e>
 8006164:	4b81      	ldr	r3, [pc, #516]	; (800636c <UART_SetConfig+0x2d0>)
 8006166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800616a:	f003 030c 	and.w	r3, r3, #12
 800616e:	2b0c      	cmp	r3, #12
 8006170:	d828      	bhi.n	80061c4 <UART_SetConfig+0x128>
 8006172:	a201      	add	r2, pc, #4	; (adr r2, 8006178 <UART_SetConfig+0xdc>)
 8006174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006178:	080061ad 	.word	0x080061ad
 800617c:	080061c5 	.word	0x080061c5
 8006180:	080061c5 	.word	0x080061c5
 8006184:	080061c5 	.word	0x080061c5
 8006188:	080061b9 	.word	0x080061b9
 800618c:	080061c5 	.word	0x080061c5
 8006190:	080061c5 	.word	0x080061c5
 8006194:	080061c5 	.word	0x080061c5
 8006198:	080061b3 	.word	0x080061b3
 800619c:	080061c5 	.word	0x080061c5
 80061a0:	080061c5 	.word	0x080061c5
 80061a4:	080061c5 	.word	0x080061c5
 80061a8:	080061bf 	.word	0x080061bf
 80061ac:	2300      	movs	r3, #0
 80061ae:	77fb      	strb	r3, [r7, #31]
 80061b0:	e117      	b.n	80063e2 <UART_SetConfig+0x346>
 80061b2:	2302      	movs	r3, #2
 80061b4:	77fb      	strb	r3, [r7, #31]
 80061b6:	e114      	b.n	80063e2 <UART_SetConfig+0x346>
 80061b8:	2304      	movs	r3, #4
 80061ba:	77fb      	strb	r3, [r7, #31]
 80061bc:	e111      	b.n	80063e2 <UART_SetConfig+0x346>
 80061be:	2308      	movs	r3, #8
 80061c0:	77fb      	strb	r3, [r7, #31]
 80061c2:	e10e      	b.n	80063e2 <UART_SetConfig+0x346>
 80061c4:	2310      	movs	r3, #16
 80061c6:	77fb      	strb	r3, [r7, #31]
 80061c8:	e10b      	b.n	80063e2 <UART_SetConfig+0x346>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a69      	ldr	r2, [pc, #420]	; (8006374 <UART_SetConfig+0x2d8>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d120      	bne.n	8006216 <UART_SetConfig+0x17a>
 80061d4:	4b65      	ldr	r3, [pc, #404]	; (800636c <UART_SetConfig+0x2d0>)
 80061d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80061de:	2b30      	cmp	r3, #48	; 0x30
 80061e0:	d013      	beq.n	800620a <UART_SetConfig+0x16e>
 80061e2:	2b30      	cmp	r3, #48	; 0x30
 80061e4:	d814      	bhi.n	8006210 <UART_SetConfig+0x174>
 80061e6:	2b20      	cmp	r3, #32
 80061e8:	d009      	beq.n	80061fe <UART_SetConfig+0x162>
 80061ea:	2b20      	cmp	r3, #32
 80061ec:	d810      	bhi.n	8006210 <UART_SetConfig+0x174>
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <UART_SetConfig+0x15c>
 80061f2:	2b10      	cmp	r3, #16
 80061f4:	d006      	beq.n	8006204 <UART_SetConfig+0x168>
 80061f6:	e00b      	b.n	8006210 <UART_SetConfig+0x174>
 80061f8:	2300      	movs	r3, #0
 80061fa:	77fb      	strb	r3, [r7, #31]
 80061fc:	e0f1      	b.n	80063e2 <UART_SetConfig+0x346>
 80061fe:	2302      	movs	r3, #2
 8006200:	77fb      	strb	r3, [r7, #31]
 8006202:	e0ee      	b.n	80063e2 <UART_SetConfig+0x346>
 8006204:	2304      	movs	r3, #4
 8006206:	77fb      	strb	r3, [r7, #31]
 8006208:	e0eb      	b.n	80063e2 <UART_SetConfig+0x346>
 800620a:	2308      	movs	r3, #8
 800620c:	77fb      	strb	r3, [r7, #31]
 800620e:	e0e8      	b.n	80063e2 <UART_SetConfig+0x346>
 8006210:	2310      	movs	r3, #16
 8006212:	77fb      	strb	r3, [r7, #31]
 8006214:	e0e5      	b.n	80063e2 <UART_SetConfig+0x346>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a57      	ldr	r2, [pc, #348]	; (8006378 <UART_SetConfig+0x2dc>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d120      	bne.n	8006262 <UART_SetConfig+0x1c6>
 8006220:	4b52      	ldr	r3, [pc, #328]	; (800636c <UART_SetConfig+0x2d0>)
 8006222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006226:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800622a:	2bc0      	cmp	r3, #192	; 0xc0
 800622c:	d013      	beq.n	8006256 <UART_SetConfig+0x1ba>
 800622e:	2bc0      	cmp	r3, #192	; 0xc0
 8006230:	d814      	bhi.n	800625c <UART_SetConfig+0x1c0>
 8006232:	2b80      	cmp	r3, #128	; 0x80
 8006234:	d009      	beq.n	800624a <UART_SetConfig+0x1ae>
 8006236:	2b80      	cmp	r3, #128	; 0x80
 8006238:	d810      	bhi.n	800625c <UART_SetConfig+0x1c0>
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <UART_SetConfig+0x1a8>
 800623e:	2b40      	cmp	r3, #64	; 0x40
 8006240:	d006      	beq.n	8006250 <UART_SetConfig+0x1b4>
 8006242:	e00b      	b.n	800625c <UART_SetConfig+0x1c0>
 8006244:	2300      	movs	r3, #0
 8006246:	77fb      	strb	r3, [r7, #31]
 8006248:	e0cb      	b.n	80063e2 <UART_SetConfig+0x346>
 800624a:	2302      	movs	r3, #2
 800624c:	77fb      	strb	r3, [r7, #31]
 800624e:	e0c8      	b.n	80063e2 <UART_SetConfig+0x346>
 8006250:	2304      	movs	r3, #4
 8006252:	77fb      	strb	r3, [r7, #31]
 8006254:	e0c5      	b.n	80063e2 <UART_SetConfig+0x346>
 8006256:	2308      	movs	r3, #8
 8006258:	77fb      	strb	r3, [r7, #31]
 800625a:	e0c2      	b.n	80063e2 <UART_SetConfig+0x346>
 800625c:	2310      	movs	r3, #16
 800625e:	77fb      	strb	r3, [r7, #31]
 8006260:	e0bf      	b.n	80063e2 <UART_SetConfig+0x346>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a45      	ldr	r2, [pc, #276]	; (800637c <UART_SetConfig+0x2e0>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d125      	bne.n	80062b8 <UART_SetConfig+0x21c>
 800626c:	4b3f      	ldr	r3, [pc, #252]	; (800636c <UART_SetConfig+0x2d0>)
 800626e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006276:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800627a:	d017      	beq.n	80062ac <UART_SetConfig+0x210>
 800627c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006280:	d817      	bhi.n	80062b2 <UART_SetConfig+0x216>
 8006282:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006286:	d00b      	beq.n	80062a0 <UART_SetConfig+0x204>
 8006288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800628c:	d811      	bhi.n	80062b2 <UART_SetConfig+0x216>
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <UART_SetConfig+0x1fe>
 8006292:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006296:	d006      	beq.n	80062a6 <UART_SetConfig+0x20a>
 8006298:	e00b      	b.n	80062b2 <UART_SetConfig+0x216>
 800629a:	2300      	movs	r3, #0
 800629c:	77fb      	strb	r3, [r7, #31]
 800629e:	e0a0      	b.n	80063e2 <UART_SetConfig+0x346>
 80062a0:	2302      	movs	r3, #2
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e09d      	b.n	80063e2 <UART_SetConfig+0x346>
 80062a6:	2304      	movs	r3, #4
 80062a8:	77fb      	strb	r3, [r7, #31]
 80062aa:	e09a      	b.n	80063e2 <UART_SetConfig+0x346>
 80062ac:	2308      	movs	r3, #8
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e097      	b.n	80063e2 <UART_SetConfig+0x346>
 80062b2:	2310      	movs	r3, #16
 80062b4:	77fb      	strb	r3, [r7, #31]
 80062b6:	e094      	b.n	80063e2 <UART_SetConfig+0x346>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a30      	ldr	r2, [pc, #192]	; (8006380 <UART_SetConfig+0x2e4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d125      	bne.n	800630e <UART_SetConfig+0x272>
 80062c2:	4b2a      	ldr	r3, [pc, #168]	; (800636c <UART_SetConfig+0x2d0>)
 80062c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80062cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062d0:	d017      	beq.n	8006302 <UART_SetConfig+0x266>
 80062d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062d6:	d817      	bhi.n	8006308 <UART_SetConfig+0x26c>
 80062d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062dc:	d00b      	beq.n	80062f6 <UART_SetConfig+0x25a>
 80062de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062e2:	d811      	bhi.n	8006308 <UART_SetConfig+0x26c>
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d003      	beq.n	80062f0 <UART_SetConfig+0x254>
 80062e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ec:	d006      	beq.n	80062fc <UART_SetConfig+0x260>
 80062ee:	e00b      	b.n	8006308 <UART_SetConfig+0x26c>
 80062f0:	2301      	movs	r3, #1
 80062f2:	77fb      	strb	r3, [r7, #31]
 80062f4:	e075      	b.n	80063e2 <UART_SetConfig+0x346>
 80062f6:	2302      	movs	r3, #2
 80062f8:	77fb      	strb	r3, [r7, #31]
 80062fa:	e072      	b.n	80063e2 <UART_SetConfig+0x346>
 80062fc:	2304      	movs	r3, #4
 80062fe:	77fb      	strb	r3, [r7, #31]
 8006300:	e06f      	b.n	80063e2 <UART_SetConfig+0x346>
 8006302:	2308      	movs	r3, #8
 8006304:	77fb      	strb	r3, [r7, #31]
 8006306:	e06c      	b.n	80063e2 <UART_SetConfig+0x346>
 8006308:	2310      	movs	r3, #16
 800630a:	77fb      	strb	r3, [r7, #31]
 800630c:	e069      	b.n	80063e2 <UART_SetConfig+0x346>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a1c      	ldr	r2, [pc, #112]	; (8006384 <UART_SetConfig+0x2e8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d137      	bne.n	8006388 <UART_SetConfig+0x2ec>
 8006318:	4b14      	ldr	r3, [pc, #80]	; (800636c <UART_SetConfig+0x2d0>)
 800631a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800631e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006322:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006326:	d017      	beq.n	8006358 <UART_SetConfig+0x2bc>
 8006328:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800632c:	d817      	bhi.n	800635e <UART_SetConfig+0x2c2>
 800632e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006332:	d00b      	beq.n	800634c <UART_SetConfig+0x2b0>
 8006334:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006338:	d811      	bhi.n	800635e <UART_SetConfig+0x2c2>
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <UART_SetConfig+0x2aa>
 800633e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006342:	d006      	beq.n	8006352 <UART_SetConfig+0x2b6>
 8006344:	e00b      	b.n	800635e <UART_SetConfig+0x2c2>
 8006346:	2300      	movs	r3, #0
 8006348:	77fb      	strb	r3, [r7, #31]
 800634a:	e04a      	b.n	80063e2 <UART_SetConfig+0x346>
 800634c:	2302      	movs	r3, #2
 800634e:	77fb      	strb	r3, [r7, #31]
 8006350:	e047      	b.n	80063e2 <UART_SetConfig+0x346>
 8006352:	2304      	movs	r3, #4
 8006354:	77fb      	strb	r3, [r7, #31]
 8006356:	e044      	b.n	80063e2 <UART_SetConfig+0x346>
 8006358:	2308      	movs	r3, #8
 800635a:	77fb      	strb	r3, [r7, #31]
 800635c:	e041      	b.n	80063e2 <UART_SetConfig+0x346>
 800635e:	2310      	movs	r3, #16
 8006360:	77fb      	strb	r3, [r7, #31]
 8006362:	e03e      	b.n	80063e2 <UART_SetConfig+0x346>
 8006364:	efff69f3 	.word	0xefff69f3
 8006368:	40011000 	.word	0x40011000
 800636c:	40023800 	.word	0x40023800
 8006370:	40004400 	.word	0x40004400
 8006374:	40004800 	.word	0x40004800
 8006378:	40004c00 	.word	0x40004c00
 800637c:	40005000 	.word	0x40005000
 8006380:	40011400 	.word	0x40011400
 8006384:	40007800 	.word	0x40007800
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a71      	ldr	r2, [pc, #452]	; (8006554 <UART_SetConfig+0x4b8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d125      	bne.n	80063de <UART_SetConfig+0x342>
 8006392:	4b71      	ldr	r3, [pc, #452]	; (8006558 <UART_SetConfig+0x4bc>)
 8006394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006398:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800639c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063a0:	d017      	beq.n	80063d2 <UART_SetConfig+0x336>
 80063a2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063a6:	d817      	bhi.n	80063d8 <UART_SetConfig+0x33c>
 80063a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063ac:	d00b      	beq.n	80063c6 <UART_SetConfig+0x32a>
 80063ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063b2:	d811      	bhi.n	80063d8 <UART_SetConfig+0x33c>
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <UART_SetConfig+0x324>
 80063b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063bc:	d006      	beq.n	80063cc <UART_SetConfig+0x330>
 80063be:	e00b      	b.n	80063d8 <UART_SetConfig+0x33c>
 80063c0:	2300      	movs	r3, #0
 80063c2:	77fb      	strb	r3, [r7, #31]
 80063c4:	e00d      	b.n	80063e2 <UART_SetConfig+0x346>
 80063c6:	2302      	movs	r3, #2
 80063c8:	77fb      	strb	r3, [r7, #31]
 80063ca:	e00a      	b.n	80063e2 <UART_SetConfig+0x346>
 80063cc:	2304      	movs	r3, #4
 80063ce:	77fb      	strb	r3, [r7, #31]
 80063d0:	e007      	b.n	80063e2 <UART_SetConfig+0x346>
 80063d2:	2308      	movs	r3, #8
 80063d4:	77fb      	strb	r3, [r7, #31]
 80063d6:	e004      	b.n	80063e2 <UART_SetConfig+0x346>
 80063d8:	2310      	movs	r3, #16
 80063da:	77fb      	strb	r3, [r7, #31]
 80063dc:	e001      	b.n	80063e2 <UART_SetConfig+0x346>
 80063de:	2310      	movs	r3, #16
 80063e0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063ea:	d15b      	bne.n	80064a4 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80063ec:	7ffb      	ldrb	r3, [r7, #31]
 80063ee:	2b08      	cmp	r3, #8
 80063f0:	d827      	bhi.n	8006442 <UART_SetConfig+0x3a6>
 80063f2:	a201      	add	r2, pc, #4	; (adr r2, 80063f8 <UART_SetConfig+0x35c>)
 80063f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f8:	0800641d 	.word	0x0800641d
 80063fc:	08006425 	.word	0x08006425
 8006400:	0800642d 	.word	0x0800642d
 8006404:	08006443 	.word	0x08006443
 8006408:	08006433 	.word	0x08006433
 800640c:	08006443 	.word	0x08006443
 8006410:	08006443 	.word	0x08006443
 8006414:	08006443 	.word	0x08006443
 8006418:	0800643b 	.word	0x0800643b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800641c:	f7fd fccc 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 8006420:	61b8      	str	r0, [r7, #24]
        break;
 8006422:	e013      	b.n	800644c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006424:	f7fd fcdc 	bl	8003de0 <HAL_RCC_GetPCLK2Freq>
 8006428:	61b8      	str	r0, [r7, #24]
        break;
 800642a:	e00f      	b.n	800644c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800642c:	4b4b      	ldr	r3, [pc, #300]	; (800655c <UART_SetConfig+0x4c0>)
 800642e:	61bb      	str	r3, [r7, #24]
        break;
 8006430:	e00c      	b.n	800644c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006432:	f7fd fbd3 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8006436:	61b8      	str	r0, [r7, #24]
        break;
 8006438:	e008      	b.n	800644c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800643a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800643e:	61bb      	str	r3, [r7, #24]
        break;
 8006440:	e004      	b.n	800644c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	77bb      	strb	r3, [r7, #30]
        break;
 800644a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d074      	beq.n	800653c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	005a      	lsls	r2, r3, #1
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	085b      	lsrs	r3, r3, #1
 800645c:	441a      	add	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	fbb2 f3f3 	udiv	r3, r2, r3
 8006466:	b29b      	uxth	r3, r3
 8006468:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	2b0f      	cmp	r3, #15
 800646e:	d916      	bls.n	800649e <UART_SetConfig+0x402>
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006476:	d212      	bcs.n	800649e <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	b29b      	uxth	r3, r3
 800647c:	f023 030f 	bic.w	r3, r3, #15
 8006480:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	b29b      	uxth	r3, r3
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	b29a      	uxth	r2, r3
 800648e:	89fb      	ldrh	r3, [r7, #14]
 8006490:	4313      	orrs	r3, r2
 8006492:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	89fa      	ldrh	r2, [r7, #14]
 800649a:	60da      	str	r2, [r3, #12]
 800649c:	e04e      	b.n	800653c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	77bb      	strb	r3, [r7, #30]
 80064a2:	e04b      	b.n	800653c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064a4:	7ffb      	ldrb	r3, [r7, #31]
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d827      	bhi.n	80064fa <UART_SetConfig+0x45e>
 80064aa:	a201      	add	r2, pc, #4	; (adr r2, 80064b0 <UART_SetConfig+0x414>)
 80064ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b0:	080064d5 	.word	0x080064d5
 80064b4:	080064dd 	.word	0x080064dd
 80064b8:	080064e5 	.word	0x080064e5
 80064bc:	080064fb 	.word	0x080064fb
 80064c0:	080064eb 	.word	0x080064eb
 80064c4:	080064fb 	.word	0x080064fb
 80064c8:	080064fb 	.word	0x080064fb
 80064cc:	080064fb 	.word	0x080064fb
 80064d0:	080064f3 	.word	0x080064f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064d4:	f7fd fc70 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 80064d8:	61b8      	str	r0, [r7, #24]
        break;
 80064da:	e013      	b.n	8006504 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064dc:	f7fd fc80 	bl	8003de0 <HAL_RCC_GetPCLK2Freq>
 80064e0:	61b8      	str	r0, [r7, #24]
        break;
 80064e2:	e00f      	b.n	8006504 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e4:	4b1d      	ldr	r3, [pc, #116]	; (800655c <UART_SetConfig+0x4c0>)
 80064e6:	61bb      	str	r3, [r7, #24]
        break;
 80064e8:	e00c      	b.n	8006504 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ea:	f7fd fb77 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 80064ee:	61b8      	str	r0, [r7, #24]
        break;
 80064f0:	e008      	b.n	8006504 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064f6:	61bb      	str	r3, [r7, #24]
        break;
 80064f8:	e004      	b.n	8006504 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	77bb      	strb	r3, [r7, #30]
        break;
 8006502:	bf00      	nop
    }

    if (pclk != 0U)
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d018      	beq.n	800653c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	085a      	lsrs	r2, r3, #1
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	441a      	add	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	fbb2 f3f3 	udiv	r3, r2, r3
 800651c:	b29b      	uxth	r3, r3
 800651e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	2b0f      	cmp	r3, #15
 8006524:	d908      	bls.n	8006538 <UART_SetConfig+0x49c>
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800652c:	d204      	bcs.n	8006538 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	60da      	str	r2, [r3, #12]
 8006536:	e001      	b.n	800653c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006548:	7fbb      	ldrb	r3, [r7, #30]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3720      	adds	r7, #32
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	40007c00 	.word	0x40007c00
 8006558:	40023800 	.word	0x40023800
 800655c:	00f42400 	.word	0x00f42400

08006560 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00a      	beq.n	800658a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00a      	beq.n	80065ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00a      	beq.n	80065ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d2:	f003 0308 	and.w	r3, r3, #8
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f4:	f003 0310 	and.w	r3, r3, #16
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00a      	beq.n	8006612 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	430a      	orrs	r2, r1
 8006610:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006616:	f003 0320 	and.w	r3, r3, #32
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663c:	2b00      	cmp	r3, #0
 800663e:	d01a      	beq.n	8006676 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800665e:	d10a      	bne.n	8006676 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00a      	beq.n	8006698 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	605a      	str	r2, [r3, #4]
  }
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b086      	sub	sp, #24
 80066a8:	af02      	add	r7, sp, #8
 80066aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066b4:	f7fb fe84 	bl	80023c0 <HAL_GetTick>
 80066b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0308 	and.w	r3, r3, #8
 80066c4:	2b08      	cmp	r3, #8
 80066c6:	d10e      	bne.n	80066e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f82d 	bl	8006736 <UART_WaitOnFlagUntilTimeout>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e023      	b.n	800672e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0304 	and.w	r3, r3, #4
 80066f0:	2b04      	cmp	r3, #4
 80066f2:	d10e      	bne.n	8006712 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f817 	bl	8006736 <UART_WaitOnFlagUntilTimeout>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e00d      	b.n	800672e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2220      	movs	r2, #32
 8006716:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2220      	movs	r2, #32
 800671c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006736:	b580      	push	{r7, lr}
 8006738:	b084      	sub	sp, #16
 800673a:	af00      	add	r7, sp, #0
 800673c:	60f8      	str	r0, [r7, #12]
 800673e:	60b9      	str	r1, [r7, #8]
 8006740:	603b      	str	r3, [r7, #0]
 8006742:	4613      	mov	r3, r2
 8006744:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006746:	e05e      	b.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006748:	69bb      	ldr	r3, [r7, #24]
 800674a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674e:	d05a      	beq.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006750:	f7fb fe36 	bl	80023c0 <HAL_GetTick>
 8006754:	4602      	mov	r2, r0
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	1ad3      	subs	r3, r2, r3
 800675a:	69ba      	ldr	r2, [r7, #24]
 800675c:	429a      	cmp	r2, r3
 800675e:	d302      	bcc.n	8006766 <UART_WaitOnFlagUntilTimeout+0x30>
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d11b      	bne.n	800679e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006774:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0201 	bic.w	r2, r2, #1
 8006784:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2220      	movs	r2, #32
 800678a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2220      	movs	r2, #32
 8006790:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e043      	b.n	8006826 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0304 	and.w	r3, r3, #4
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d02c      	beq.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ba:	d124      	bne.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067c4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80067d4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689a      	ldr	r2, [r3, #8]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0201 	bic.w	r2, r2, #1
 80067e4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2220      	movs	r2, #32
 80067ea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2220      	movs	r2, #32
 80067f0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e00f      	b.n	8006826 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	69da      	ldr	r2, [r3, #28]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	4013      	ands	r3, r2
 8006810:	68ba      	ldr	r2, [r7, #8]
 8006812:	429a      	cmp	r2, r3
 8006814:	bf0c      	ite	eq
 8006816:	2301      	moveq	r3, #1
 8006818:	2300      	movne	r3, #0
 800681a:	b2db      	uxtb	r3, r3
 800681c:	461a      	mov	r2, r3
 800681e:	79fb      	ldrb	r3, [r7, #7]
 8006820:	429a      	cmp	r2, r3
 8006822:	d091      	beq.n	8006748 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <__errno>:
 8006830:	4b01      	ldr	r3, [pc, #4]	; (8006838 <__errno+0x8>)
 8006832:	6818      	ldr	r0, [r3, #0]
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	20000020 	.word	0x20000020

0800683c <__libc_init_array>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	4d0d      	ldr	r5, [pc, #52]	; (8006874 <__libc_init_array+0x38>)
 8006840:	4c0d      	ldr	r4, [pc, #52]	; (8006878 <__libc_init_array+0x3c>)
 8006842:	1b64      	subs	r4, r4, r5
 8006844:	10a4      	asrs	r4, r4, #2
 8006846:	2600      	movs	r6, #0
 8006848:	42a6      	cmp	r6, r4
 800684a:	d109      	bne.n	8006860 <__libc_init_array+0x24>
 800684c:	4d0b      	ldr	r5, [pc, #44]	; (800687c <__libc_init_array+0x40>)
 800684e:	4c0c      	ldr	r4, [pc, #48]	; (8006880 <__libc_init_array+0x44>)
 8006850:	f002 fe26 	bl	80094a0 <_init>
 8006854:	1b64      	subs	r4, r4, r5
 8006856:	10a4      	asrs	r4, r4, #2
 8006858:	2600      	movs	r6, #0
 800685a:	42a6      	cmp	r6, r4
 800685c:	d105      	bne.n	800686a <__libc_init_array+0x2e>
 800685e:	bd70      	pop	{r4, r5, r6, pc}
 8006860:	f855 3b04 	ldr.w	r3, [r5], #4
 8006864:	4798      	blx	r3
 8006866:	3601      	adds	r6, #1
 8006868:	e7ee      	b.n	8006848 <__libc_init_array+0xc>
 800686a:	f855 3b04 	ldr.w	r3, [r5], #4
 800686e:	4798      	blx	r3
 8006870:	3601      	adds	r6, #1
 8006872:	e7f2      	b.n	800685a <__libc_init_array+0x1e>
 8006874:	08009b7c 	.word	0x08009b7c
 8006878:	08009b7c 	.word	0x08009b7c
 800687c:	08009b7c 	.word	0x08009b7c
 8006880:	08009b80 	.word	0x08009b80

08006884 <memset>:
 8006884:	4402      	add	r2, r0
 8006886:	4603      	mov	r3, r0
 8006888:	4293      	cmp	r3, r2
 800688a:	d100      	bne.n	800688e <memset+0xa>
 800688c:	4770      	bx	lr
 800688e:	f803 1b01 	strb.w	r1, [r3], #1
 8006892:	e7f9      	b.n	8006888 <memset+0x4>

08006894 <__cvt>:
 8006894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006896:	ed2d 8b02 	vpush	{d8}
 800689a:	eeb0 8b40 	vmov.f64	d8, d0
 800689e:	b085      	sub	sp, #20
 80068a0:	4617      	mov	r7, r2
 80068a2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80068a4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80068a6:	ee18 2a90 	vmov	r2, s17
 80068aa:	f025 0520 	bic.w	r5, r5, #32
 80068ae:	2a00      	cmp	r2, #0
 80068b0:	bfb6      	itet	lt
 80068b2:	222d      	movlt	r2, #45	; 0x2d
 80068b4:	2200      	movge	r2, #0
 80068b6:	eeb1 8b40 	vneglt.f64	d8, d0
 80068ba:	2d46      	cmp	r5, #70	; 0x46
 80068bc:	460c      	mov	r4, r1
 80068be:	701a      	strb	r2, [r3, #0]
 80068c0:	d004      	beq.n	80068cc <__cvt+0x38>
 80068c2:	2d45      	cmp	r5, #69	; 0x45
 80068c4:	d100      	bne.n	80068c8 <__cvt+0x34>
 80068c6:	3401      	adds	r4, #1
 80068c8:	2102      	movs	r1, #2
 80068ca:	e000      	b.n	80068ce <__cvt+0x3a>
 80068cc:	2103      	movs	r1, #3
 80068ce:	ab03      	add	r3, sp, #12
 80068d0:	9301      	str	r3, [sp, #4]
 80068d2:	ab02      	add	r3, sp, #8
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	4622      	mov	r2, r4
 80068d8:	4633      	mov	r3, r6
 80068da:	eeb0 0b48 	vmov.f64	d0, d8
 80068de:	f000 fccb 	bl	8007278 <_dtoa_r>
 80068e2:	2d47      	cmp	r5, #71	; 0x47
 80068e4:	d109      	bne.n	80068fa <__cvt+0x66>
 80068e6:	07fb      	lsls	r3, r7, #31
 80068e8:	d407      	bmi.n	80068fa <__cvt+0x66>
 80068ea:	9b03      	ldr	r3, [sp, #12]
 80068ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068ee:	1a1b      	subs	r3, r3, r0
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	b005      	add	sp, #20
 80068f4:	ecbd 8b02 	vpop	{d8}
 80068f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068fa:	2d46      	cmp	r5, #70	; 0x46
 80068fc:	eb00 0204 	add.w	r2, r0, r4
 8006900:	d10c      	bne.n	800691c <__cvt+0x88>
 8006902:	7803      	ldrb	r3, [r0, #0]
 8006904:	2b30      	cmp	r3, #48	; 0x30
 8006906:	d107      	bne.n	8006918 <__cvt+0x84>
 8006908:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800690c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006910:	bf1c      	itt	ne
 8006912:	f1c4 0401 	rsbne	r4, r4, #1
 8006916:	6034      	strne	r4, [r6, #0]
 8006918:	6833      	ldr	r3, [r6, #0]
 800691a:	441a      	add	r2, r3
 800691c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006924:	bf08      	it	eq
 8006926:	9203      	streq	r2, [sp, #12]
 8006928:	2130      	movs	r1, #48	; 0x30
 800692a:	9b03      	ldr	r3, [sp, #12]
 800692c:	4293      	cmp	r3, r2
 800692e:	d2dc      	bcs.n	80068ea <__cvt+0x56>
 8006930:	1c5c      	adds	r4, r3, #1
 8006932:	9403      	str	r4, [sp, #12]
 8006934:	7019      	strb	r1, [r3, #0]
 8006936:	e7f8      	b.n	800692a <__cvt+0x96>

08006938 <__exponent>:
 8006938:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800693a:	4603      	mov	r3, r0
 800693c:	2900      	cmp	r1, #0
 800693e:	bfb8      	it	lt
 8006940:	4249      	neglt	r1, r1
 8006942:	f803 2b02 	strb.w	r2, [r3], #2
 8006946:	bfb4      	ite	lt
 8006948:	222d      	movlt	r2, #45	; 0x2d
 800694a:	222b      	movge	r2, #43	; 0x2b
 800694c:	2909      	cmp	r1, #9
 800694e:	7042      	strb	r2, [r0, #1]
 8006950:	dd2a      	ble.n	80069a8 <__exponent+0x70>
 8006952:	f10d 0407 	add.w	r4, sp, #7
 8006956:	46a4      	mov	ip, r4
 8006958:	270a      	movs	r7, #10
 800695a:	46a6      	mov	lr, r4
 800695c:	460a      	mov	r2, r1
 800695e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006962:	fb07 1516 	mls	r5, r7, r6, r1
 8006966:	3530      	adds	r5, #48	; 0x30
 8006968:	2a63      	cmp	r2, #99	; 0x63
 800696a:	f104 34ff 	add.w	r4, r4, #4294967295
 800696e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006972:	4631      	mov	r1, r6
 8006974:	dcf1      	bgt.n	800695a <__exponent+0x22>
 8006976:	3130      	adds	r1, #48	; 0x30
 8006978:	f1ae 0502 	sub.w	r5, lr, #2
 800697c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006980:	1c44      	adds	r4, r0, #1
 8006982:	4629      	mov	r1, r5
 8006984:	4561      	cmp	r1, ip
 8006986:	d30a      	bcc.n	800699e <__exponent+0x66>
 8006988:	f10d 0209 	add.w	r2, sp, #9
 800698c:	eba2 020e 	sub.w	r2, r2, lr
 8006990:	4565      	cmp	r5, ip
 8006992:	bf88      	it	hi
 8006994:	2200      	movhi	r2, #0
 8006996:	4413      	add	r3, r2
 8006998:	1a18      	subs	r0, r3, r0
 800699a:	b003      	add	sp, #12
 800699c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800699e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80069a6:	e7ed      	b.n	8006984 <__exponent+0x4c>
 80069a8:	2330      	movs	r3, #48	; 0x30
 80069aa:	3130      	adds	r1, #48	; 0x30
 80069ac:	7083      	strb	r3, [r0, #2]
 80069ae:	70c1      	strb	r1, [r0, #3]
 80069b0:	1d03      	adds	r3, r0, #4
 80069b2:	e7f1      	b.n	8006998 <__exponent+0x60>
 80069b4:	0000      	movs	r0, r0
	...

080069b8 <_printf_float>:
 80069b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069bc:	b08b      	sub	sp, #44	; 0x2c
 80069be:	460c      	mov	r4, r1
 80069c0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80069c4:	4616      	mov	r6, r2
 80069c6:	461f      	mov	r7, r3
 80069c8:	4605      	mov	r5, r0
 80069ca:	f001 f9d7 	bl	8007d7c <_localeconv_r>
 80069ce:	f8d0 b000 	ldr.w	fp, [r0]
 80069d2:	4658      	mov	r0, fp
 80069d4:	f7f9 fc34 	bl	8000240 <strlen>
 80069d8:	2300      	movs	r3, #0
 80069da:	9308      	str	r3, [sp, #32]
 80069dc:	f8d8 3000 	ldr.w	r3, [r8]
 80069e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80069e4:	6822      	ldr	r2, [r4, #0]
 80069e6:	3307      	adds	r3, #7
 80069e8:	f023 0307 	bic.w	r3, r3, #7
 80069ec:	f103 0108 	add.w	r1, r3, #8
 80069f0:	f8c8 1000 	str.w	r1, [r8]
 80069f4:	4682      	mov	sl, r0
 80069f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80069fa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80069fe:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8006c60 <_printf_float+0x2a8>
 8006a02:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8006a06:	eeb0 6bc0 	vabs.f64	d6, d0
 8006a0a:	eeb4 6b47 	vcmp.f64	d6, d7
 8006a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a12:	dd24      	ble.n	8006a5e <_printf_float+0xa6>
 8006a14:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a1c:	d502      	bpl.n	8006a24 <_printf_float+0x6c>
 8006a1e:	232d      	movs	r3, #45	; 0x2d
 8006a20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a24:	4b90      	ldr	r3, [pc, #576]	; (8006c68 <_printf_float+0x2b0>)
 8006a26:	4891      	ldr	r0, [pc, #580]	; (8006c6c <_printf_float+0x2b4>)
 8006a28:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006a2c:	bf94      	ite	ls
 8006a2e:	4698      	movls	r8, r3
 8006a30:	4680      	movhi	r8, r0
 8006a32:	2303      	movs	r3, #3
 8006a34:	6123      	str	r3, [r4, #16]
 8006a36:	f022 0204 	bic.w	r2, r2, #4
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	6022      	str	r2, [r4, #0]
 8006a3e:	9304      	str	r3, [sp, #16]
 8006a40:	9700      	str	r7, [sp, #0]
 8006a42:	4633      	mov	r3, r6
 8006a44:	aa09      	add	r2, sp, #36	; 0x24
 8006a46:	4621      	mov	r1, r4
 8006a48:	4628      	mov	r0, r5
 8006a4a:	f000 f9d3 	bl	8006df4 <_printf_common>
 8006a4e:	3001      	adds	r0, #1
 8006a50:	f040 808a 	bne.w	8006b68 <_printf_float+0x1b0>
 8006a54:	f04f 30ff 	mov.w	r0, #4294967295
 8006a58:	b00b      	add	sp, #44	; 0x2c
 8006a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5e:	eeb4 0b40 	vcmp.f64	d0, d0
 8006a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a66:	d709      	bvc.n	8006a7c <_printf_float+0xc4>
 8006a68:	ee10 3a90 	vmov	r3, s1
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	bfbc      	itt	lt
 8006a70:	232d      	movlt	r3, #45	; 0x2d
 8006a72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006a76:	487e      	ldr	r0, [pc, #504]	; (8006c70 <_printf_float+0x2b8>)
 8006a78:	4b7e      	ldr	r3, [pc, #504]	; (8006c74 <_printf_float+0x2bc>)
 8006a7a:	e7d5      	b.n	8006a28 <_printf_float+0x70>
 8006a7c:	6863      	ldr	r3, [r4, #4]
 8006a7e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006a82:	9104      	str	r1, [sp, #16]
 8006a84:	1c59      	adds	r1, r3, #1
 8006a86:	d13c      	bne.n	8006b02 <_printf_float+0x14a>
 8006a88:	2306      	movs	r3, #6
 8006a8a:	6063      	str	r3, [r4, #4]
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	9303      	str	r3, [sp, #12]
 8006a90:	ab08      	add	r3, sp, #32
 8006a92:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006a96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a9a:	ab07      	add	r3, sp, #28
 8006a9c:	6861      	ldr	r1, [r4, #4]
 8006a9e:	9300      	str	r3, [sp, #0]
 8006aa0:	6022      	str	r2, [r4, #0]
 8006aa2:	f10d 031b 	add.w	r3, sp, #27
 8006aa6:	4628      	mov	r0, r5
 8006aa8:	f7ff fef4 	bl	8006894 <__cvt>
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	9907      	ldr	r1, [sp, #28]
 8006ab0:	2b47      	cmp	r3, #71	; 0x47
 8006ab2:	4680      	mov	r8, r0
 8006ab4:	d108      	bne.n	8006ac8 <_printf_float+0x110>
 8006ab6:	1cc8      	adds	r0, r1, #3
 8006ab8:	db02      	blt.n	8006ac0 <_printf_float+0x108>
 8006aba:	6863      	ldr	r3, [r4, #4]
 8006abc:	4299      	cmp	r1, r3
 8006abe:	dd41      	ble.n	8006b44 <_printf_float+0x18c>
 8006ac0:	f1a9 0902 	sub.w	r9, r9, #2
 8006ac4:	fa5f f989 	uxtb.w	r9, r9
 8006ac8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006acc:	d820      	bhi.n	8006b10 <_printf_float+0x158>
 8006ace:	3901      	subs	r1, #1
 8006ad0:	464a      	mov	r2, r9
 8006ad2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ad6:	9107      	str	r1, [sp, #28]
 8006ad8:	f7ff ff2e 	bl	8006938 <__exponent>
 8006adc:	9a08      	ldr	r2, [sp, #32]
 8006ade:	9004      	str	r0, [sp, #16]
 8006ae0:	1813      	adds	r3, r2, r0
 8006ae2:	2a01      	cmp	r2, #1
 8006ae4:	6123      	str	r3, [r4, #16]
 8006ae6:	dc02      	bgt.n	8006aee <_printf_float+0x136>
 8006ae8:	6822      	ldr	r2, [r4, #0]
 8006aea:	07d2      	lsls	r2, r2, #31
 8006aec:	d501      	bpl.n	8006af2 <_printf_float+0x13a>
 8006aee:	3301      	adds	r3, #1
 8006af0:	6123      	str	r3, [r4, #16]
 8006af2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d0a2      	beq.n	8006a40 <_printf_float+0x88>
 8006afa:	232d      	movs	r3, #45	; 0x2d
 8006afc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b00:	e79e      	b.n	8006a40 <_printf_float+0x88>
 8006b02:	9904      	ldr	r1, [sp, #16]
 8006b04:	2947      	cmp	r1, #71	; 0x47
 8006b06:	d1c1      	bne.n	8006a8c <_printf_float+0xd4>
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1bf      	bne.n	8006a8c <_printf_float+0xd4>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e7bc      	b.n	8006a8a <_printf_float+0xd2>
 8006b10:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006b14:	d118      	bne.n	8006b48 <_printf_float+0x190>
 8006b16:	2900      	cmp	r1, #0
 8006b18:	6863      	ldr	r3, [r4, #4]
 8006b1a:	dd0b      	ble.n	8006b34 <_printf_float+0x17c>
 8006b1c:	6121      	str	r1, [r4, #16]
 8006b1e:	b913      	cbnz	r3, 8006b26 <_printf_float+0x16e>
 8006b20:	6822      	ldr	r2, [r4, #0]
 8006b22:	07d0      	lsls	r0, r2, #31
 8006b24:	d502      	bpl.n	8006b2c <_printf_float+0x174>
 8006b26:	3301      	adds	r3, #1
 8006b28:	440b      	add	r3, r1
 8006b2a:	6123      	str	r3, [r4, #16]
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b30:	9304      	str	r3, [sp, #16]
 8006b32:	e7de      	b.n	8006af2 <_printf_float+0x13a>
 8006b34:	b913      	cbnz	r3, 8006b3c <_printf_float+0x184>
 8006b36:	6822      	ldr	r2, [r4, #0]
 8006b38:	07d2      	lsls	r2, r2, #31
 8006b3a:	d501      	bpl.n	8006b40 <_printf_float+0x188>
 8006b3c:	3302      	adds	r3, #2
 8006b3e:	e7f4      	b.n	8006b2a <_printf_float+0x172>
 8006b40:	2301      	movs	r3, #1
 8006b42:	e7f2      	b.n	8006b2a <_printf_float+0x172>
 8006b44:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006b48:	9b08      	ldr	r3, [sp, #32]
 8006b4a:	4299      	cmp	r1, r3
 8006b4c:	db05      	blt.n	8006b5a <_printf_float+0x1a2>
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	6121      	str	r1, [r4, #16]
 8006b52:	07d8      	lsls	r0, r3, #31
 8006b54:	d5ea      	bpl.n	8006b2c <_printf_float+0x174>
 8006b56:	1c4b      	adds	r3, r1, #1
 8006b58:	e7e7      	b.n	8006b2a <_printf_float+0x172>
 8006b5a:	2900      	cmp	r1, #0
 8006b5c:	bfd4      	ite	le
 8006b5e:	f1c1 0202 	rsble	r2, r1, #2
 8006b62:	2201      	movgt	r2, #1
 8006b64:	4413      	add	r3, r2
 8006b66:	e7e0      	b.n	8006b2a <_printf_float+0x172>
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	055a      	lsls	r2, r3, #21
 8006b6c:	d407      	bmi.n	8006b7e <_printf_float+0x1c6>
 8006b6e:	6923      	ldr	r3, [r4, #16]
 8006b70:	4642      	mov	r2, r8
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	d12a      	bne.n	8006bd2 <_printf_float+0x21a>
 8006b7c:	e76a      	b.n	8006a54 <_printf_float+0x9c>
 8006b7e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006b82:	f240 80e2 	bls.w	8006d4a <_printf_float+0x392>
 8006b86:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006b8a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b92:	d133      	bne.n	8006bfc <_printf_float+0x244>
 8006b94:	4a38      	ldr	r2, [pc, #224]	; (8006c78 <_printf_float+0x2c0>)
 8006b96:	2301      	movs	r3, #1
 8006b98:	4631      	mov	r1, r6
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	47b8      	blx	r7
 8006b9e:	3001      	adds	r0, #1
 8006ba0:	f43f af58 	beq.w	8006a54 <_printf_float+0x9c>
 8006ba4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	db02      	blt.n	8006bb2 <_printf_float+0x1fa>
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	07d8      	lsls	r0, r3, #31
 8006bb0:	d50f      	bpl.n	8006bd2 <_printf_float+0x21a>
 8006bb2:	4653      	mov	r3, sl
 8006bb4:	465a      	mov	r2, fp
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f43f af49 	beq.w	8006a54 <_printf_float+0x9c>
 8006bc2:	f04f 0800 	mov.w	r8, #0
 8006bc6:	f104 091a 	add.w	r9, r4, #26
 8006bca:	9b08      	ldr	r3, [sp, #32]
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	4543      	cmp	r3, r8
 8006bd0:	dc09      	bgt.n	8006be6 <_printf_float+0x22e>
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	079b      	lsls	r3, r3, #30
 8006bd6:	f100 8108 	bmi.w	8006dea <_printf_float+0x432>
 8006bda:	68e0      	ldr	r0, [r4, #12]
 8006bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bde:	4298      	cmp	r0, r3
 8006be0:	bfb8      	it	lt
 8006be2:	4618      	movlt	r0, r3
 8006be4:	e738      	b.n	8006a58 <_printf_float+0xa0>
 8006be6:	2301      	movs	r3, #1
 8006be8:	464a      	mov	r2, r9
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	f43f af2f 	beq.w	8006a54 <_printf_float+0x9c>
 8006bf6:	f108 0801 	add.w	r8, r8, #1
 8006bfa:	e7e6      	b.n	8006bca <_printf_float+0x212>
 8006bfc:	9b07      	ldr	r3, [sp, #28]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	dc3c      	bgt.n	8006c7c <_printf_float+0x2c4>
 8006c02:	4a1d      	ldr	r2, [pc, #116]	; (8006c78 <_printf_float+0x2c0>)
 8006c04:	2301      	movs	r3, #1
 8006c06:	4631      	mov	r1, r6
 8006c08:	4628      	mov	r0, r5
 8006c0a:	47b8      	blx	r7
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	f43f af21 	beq.w	8006a54 <_printf_float+0x9c>
 8006c12:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	d102      	bne.n	8006c20 <_printf_float+0x268>
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	07d9      	lsls	r1, r3, #31
 8006c1e:	d5d8      	bpl.n	8006bd2 <_printf_float+0x21a>
 8006c20:	4653      	mov	r3, sl
 8006c22:	465a      	mov	r2, fp
 8006c24:	4631      	mov	r1, r6
 8006c26:	4628      	mov	r0, r5
 8006c28:	47b8      	blx	r7
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	f43f af12 	beq.w	8006a54 <_printf_float+0x9c>
 8006c30:	f04f 0900 	mov.w	r9, #0
 8006c34:	f104 0a1a 	add.w	sl, r4, #26
 8006c38:	9b07      	ldr	r3, [sp, #28]
 8006c3a:	425b      	negs	r3, r3
 8006c3c:	454b      	cmp	r3, r9
 8006c3e:	dc01      	bgt.n	8006c44 <_printf_float+0x28c>
 8006c40:	9b08      	ldr	r3, [sp, #32]
 8006c42:	e795      	b.n	8006b70 <_printf_float+0x1b8>
 8006c44:	2301      	movs	r3, #1
 8006c46:	4652      	mov	r2, sl
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	47b8      	blx	r7
 8006c4e:	3001      	adds	r0, #1
 8006c50:	f43f af00 	beq.w	8006a54 <_printf_float+0x9c>
 8006c54:	f109 0901 	add.w	r9, r9, #1
 8006c58:	e7ee      	b.n	8006c38 <_printf_float+0x280>
 8006c5a:	bf00      	nop
 8006c5c:	f3af 8000 	nop.w
 8006c60:	ffffffff 	.word	0xffffffff
 8006c64:	7fefffff 	.word	0x7fefffff
 8006c68:	08009798 	.word	0x08009798
 8006c6c:	0800979c 	.word	0x0800979c
 8006c70:	080097a4 	.word	0x080097a4
 8006c74:	080097a0 	.word	0x080097a0
 8006c78:	080097a8 	.word	0x080097a8
 8006c7c:	9a08      	ldr	r2, [sp, #32]
 8006c7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c80:	429a      	cmp	r2, r3
 8006c82:	bfa8      	it	ge
 8006c84:	461a      	movge	r2, r3
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	4691      	mov	r9, r2
 8006c8a:	dc38      	bgt.n	8006cfe <_printf_float+0x346>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	9305      	str	r3, [sp, #20]
 8006c90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c94:	f104 021a 	add.w	r2, r4, #26
 8006c98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c9a:	9905      	ldr	r1, [sp, #20]
 8006c9c:	9304      	str	r3, [sp, #16]
 8006c9e:	eba3 0309 	sub.w	r3, r3, r9
 8006ca2:	428b      	cmp	r3, r1
 8006ca4:	dc33      	bgt.n	8006d0e <_printf_float+0x356>
 8006ca6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	db3c      	blt.n	8006d28 <_printf_float+0x370>
 8006cae:	6823      	ldr	r3, [r4, #0]
 8006cb0:	07da      	lsls	r2, r3, #31
 8006cb2:	d439      	bmi.n	8006d28 <_printf_float+0x370>
 8006cb4:	9a08      	ldr	r2, [sp, #32]
 8006cb6:	9b04      	ldr	r3, [sp, #16]
 8006cb8:	9907      	ldr	r1, [sp, #28]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	eba2 0901 	sub.w	r9, r2, r1
 8006cc0:	4599      	cmp	r9, r3
 8006cc2:	bfa8      	it	ge
 8006cc4:	4699      	movge	r9, r3
 8006cc6:	f1b9 0f00 	cmp.w	r9, #0
 8006cca:	dc35      	bgt.n	8006d38 <_printf_float+0x380>
 8006ccc:	f04f 0800 	mov.w	r8, #0
 8006cd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cd4:	f104 0a1a 	add.w	sl, r4, #26
 8006cd8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006cdc:	1a9b      	subs	r3, r3, r2
 8006cde:	eba3 0309 	sub.w	r3, r3, r9
 8006ce2:	4543      	cmp	r3, r8
 8006ce4:	f77f af75 	ble.w	8006bd2 <_printf_float+0x21a>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	4652      	mov	r2, sl
 8006cec:	4631      	mov	r1, r6
 8006cee:	4628      	mov	r0, r5
 8006cf0:	47b8      	blx	r7
 8006cf2:	3001      	adds	r0, #1
 8006cf4:	f43f aeae 	beq.w	8006a54 <_printf_float+0x9c>
 8006cf8:	f108 0801 	add.w	r8, r8, #1
 8006cfc:	e7ec      	b.n	8006cd8 <_printf_float+0x320>
 8006cfe:	4613      	mov	r3, r2
 8006d00:	4631      	mov	r1, r6
 8006d02:	4642      	mov	r2, r8
 8006d04:	4628      	mov	r0, r5
 8006d06:	47b8      	blx	r7
 8006d08:	3001      	adds	r0, #1
 8006d0a:	d1bf      	bne.n	8006c8c <_printf_float+0x2d4>
 8006d0c:	e6a2      	b.n	8006a54 <_printf_float+0x9c>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4631      	mov	r1, r6
 8006d12:	4628      	mov	r0, r5
 8006d14:	9204      	str	r2, [sp, #16]
 8006d16:	47b8      	blx	r7
 8006d18:	3001      	adds	r0, #1
 8006d1a:	f43f ae9b 	beq.w	8006a54 <_printf_float+0x9c>
 8006d1e:	9b05      	ldr	r3, [sp, #20]
 8006d20:	9a04      	ldr	r2, [sp, #16]
 8006d22:	3301      	adds	r3, #1
 8006d24:	9305      	str	r3, [sp, #20]
 8006d26:	e7b7      	b.n	8006c98 <_printf_float+0x2e0>
 8006d28:	4653      	mov	r3, sl
 8006d2a:	465a      	mov	r2, fp
 8006d2c:	4631      	mov	r1, r6
 8006d2e:	4628      	mov	r0, r5
 8006d30:	47b8      	blx	r7
 8006d32:	3001      	adds	r0, #1
 8006d34:	d1be      	bne.n	8006cb4 <_printf_float+0x2fc>
 8006d36:	e68d      	b.n	8006a54 <_printf_float+0x9c>
 8006d38:	9a04      	ldr	r2, [sp, #16]
 8006d3a:	464b      	mov	r3, r9
 8006d3c:	4442      	add	r2, r8
 8006d3e:	4631      	mov	r1, r6
 8006d40:	4628      	mov	r0, r5
 8006d42:	47b8      	blx	r7
 8006d44:	3001      	adds	r0, #1
 8006d46:	d1c1      	bne.n	8006ccc <_printf_float+0x314>
 8006d48:	e684      	b.n	8006a54 <_printf_float+0x9c>
 8006d4a:	9a08      	ldr	r2, [sp, #32]
 8006d4c:	2a01      	cmp	r2, #1
 8006d4e:	dc01      	bgt.n	8006d54 <_printf_float+0x39c>
 8006d50:	07db      	lsls	r3, r3, #31
 8006d52:	d537      	bpl.n	8006dc4 <_printf_float+0x40c>
 8006d54:	2301      	movs	r3, #1
 8006d56:	4642      	mov	r2, r8
 8006d58:	4631      	mov	r1, r6
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b8      	blx	r7
 8006d5e:	3001      	adds	r0, #1
 8006d60:	f43f ae78 	beq.w	8006a54 <_printf_float+0x9c>
 8006d64:	4653      	mov	r3, sl
 8006d66:	465a      	mov	r2, fp
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f ae70 	beq.w	8006a54 <_printf_float+0x9c>
 8006d74:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006d78:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d80:	d01b      	beq.n	8006dba <_printf_float+0x402>
 8006d82:	9b08      	ldr	r3, [sp, #32]
 8006d84:	f108 0201 	add.w	r2, r8, #1
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	4631      	mov	r1, r6
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	47b8      	blx	r7
 8006d90:	3001      	adds	r0, #1
 8006d92:	d10e      	bne.n	8006db2 <_printf_float+0x3fa>
 8006d94:	e65e      	b.n	8006a54 <_printf_float+0x9c>
 8006d96:	2301      	movs	r3, #1
 8006d98:	464a      	mov	r2, r9
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	47b8      	blx	r7
 8006da0:	3001      	adds	r0, #1
 8006da2:	f43f ae57 	beq.w	8006a54 <_printf_float+0x9c>
 8006da6:	f108 0801 	add.w	r8, r8, #1
 8006daa:	9b08      	ldr	r3, [sp, #32]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	4543      	cmp	r3, r8
 8006db0:	dcf1      	bgt.n	8006d96 <_printf_float+0x3de>
 8006db2:	9b04      	ldr	r3, [sp, #16]
 8006db4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006db8:	e6db      	b.n	8006b72 <_printf_float+0x1ba>
 8006dba:	f04f 0800 	mov.w	r8, #0
 8006dbe:	f104 091a 	add.w	r9, r4, #26
 8006dc2:	e7f2      	b.n	8006daa <_printf_float+0x3f2>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	4642      	mov	r2, r8
 8006dc8:	e7df      	b.n	8006d8a <_printf_float+0x3d2>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	464a      	mov	r2, r9
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	47b8      	blx	r7
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	f43f ae3d 	beq.w	8006a54 <_printf_float+0x9c>
 8006dda:	f108 0801 	add.w	r8, r8, #1
 8006dde:	68e3      	ldr	r3, [r4, #12]
 8006de0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006de2:	1a5b      	subs	r3, r3, r1
 8006de4:	4543      	cmp	r3, r8
 8006de6:	dcf0      	bgt.n	8006dca <_printf_float+0x412>
 8006de8:	e6f7      	b.n	8006bda <_printf_float+0x222>
 8006dea:	f04f 0800 	mov.w	r8, #0
 8006dee:	f104 0919 	add.w	r9, r4, #25
 8006df2:	e7f4      	b.n	8006dde <_printf_float+0x426>

08006df4 <_printf_common>:
 8006df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df8:	4616      	mov	r6, r2
 8006dfa:	4699      	mov	r9, r3
 8006dfc:	688a      	ldr	r2, [r1, #8]
 8006dfe:	690b      	ldr	r3, [r1, #16]
 8006e00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e04:	4293      	cmp	r3, r2
 8006e06:	bfb8      	it	lt
 8006e08:	4613      	movlt	r3, r2
 8006e0a:	6033      	str	r3, [r6, #0]
 8006e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e10:	4607      	mov	r7, r0
 8006e12:	460c      	mov	r4, r1
 8006e14:	b10a      	cbz	r2, 8006e1a <_printf_common+0x26>
 8006e16:	3301      	adds	r3, #1
 8006e18:	6033      	str	r3, [r6, #0]
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	0699      	lsls	r1, r3, #26
 8006e1e:	bf42      	ittt	mi
 8006e20:	6833      	ldrmi	r3, [r6, #0]
 8006e22:	3302      	addmi	r3, #2
 8006e24:	6033      	strmi	r3, [r6, #0]
 8006e26:	6825      	ldr	r5, [r4, #0]
 8006e28:	f015 0506 	ands.w	r5, r5, #6
 8006e2c:	d106      	bne.n	8006e3c <_printf_common+0x48>
 8006e2e:	f104 0a19 	add.w	sl, r4, #25
 8006e32:	68e3      	ldr	r3, [r4, #12]
 8006e34:	6832      	ldr	r2, [r6, #0]
 8006e36:	1a9b      	subs	r3, r3, r2
 8006e38:	42ab      	cmp	r3, r5
 8006e3a:	dc26      	bgt.n	8006e8a <_printf_common+0x96>
 8006e3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e40:	1e13      	subs	r3, r2, #0
 8006e42:	6822      	ldr	r2, [r4, #0]
 8006e44:	bf18      	it	ne
 8006e46:	2301      	movne	r3, #1
 8006e48:	0692      	lsls	r2, r2, #26
 8006e4a:	d42b      	bmi.n	8006ea4 <_printf_common+0xb0>
 8006e4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e50:	4649      	mov	r1, r9
 8006e52:	4638      	mov	r0, r7
 8006e54:	47c0      	blx	r8
 8006e56:	3001      	adds	r0, #1
 8006e58:	d01e      	beq.n	8006e98 <_printf_common+0xa4>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	68e5      	ldr	r5, [r4, #12]
 8006e5e:	6832      	ldr	r2, [r6, #0]
 8006e60:	f003 0306 	and.w	r3, r3, #6
 8006e64:	2b04      	cmp	r3, #4
 8006e66:	bf08      	it	eq
 8006e68:	1aad      	subeq	r5, r5, r2
 8006e6a:	68a3      	ldr	r3, [r4, #8]
 8006e6c:	6922      	ldr	r2, [r4, #16]
 8006e6e:	bf0c      	ite	eq
 8006e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e74:	2500      	movne	r5, #0
 8006e76:	4293      	cmp	r3, r2
 8006e78:	bfc4      	itt	gt
 8006e7a:	1a9b      	subgt	r3, r3, r2
 8006e7c:	18ed      	addgt	r5, r5, r3
 8006e7e:	2600      	movs	r6, #0
 8006e80:	341a      	adds	r4, #26
 8006e82:	42b5      	cmp	r5, r6
 8006e84:	d11a      	bne.n	8006ebc <_printf_common+0xc8>
 8006e86:	2000      	movs	r0, #0
 8006e88:	e008      	b.n	8006e9c <_printf_common+0xa8>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	4652      	mov	r2, sl
 8006e8e:	4649      	mov	r1, r9
 8006e90:	4638      	mov	r0, r7
 8006e92:	47c0      	blx	r8
 8006e94:	3001      	adds	r0, #1
 8006e96:	d103      	bne.n	8006ea0 <_printf_common+0xac>
 8006e98:	f04f 30ff 	mov.w	r0, #4294967295
 8006e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea0:	3501      	adds	r5, #1
 8006ea2:	e7c6      	b.n	8006e32 <_printf_common+0x3e>
 8006ea4:	18e1      	adds	r1, r4, r3
 8006ea6:	1c5a      	adds	r2, r3, #1
 8006ea8:	2030      	movs	r0, #48	; 0x30
 8006eaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006eae:	4422      	add	r2, r4
 8006eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006eb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006eb8:	3302      	adds	r3, #2
 8006eba:	e7c7      	b.n	8006e4c <_printf_common+0x58>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	4622      	mov	r2, r4
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	47c0      	blx	r8
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	d0e6      	beq.n	8006e98 <_printf_common+0xa4>
 8006eca:	3601      	adds	r6, #1
 8006ecc:	e7d9      	b.n	8006e82 <_printf_common+0x8e>
	...

08006ed0 <_printf_i>:
 8006ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	4691      	mov	r9, r2
 8006ed8:	7e27      	ldrb	r7, [r4, #24]
 8006eda:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006edc:	2f78      	cmp	r7, #120	; 0x78
 8006ede:	4680      	mov	r8, r0
 8006ee0:	469a      	mov	sl, r3
 8006ee2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ee6:	d807      	bhi.n	8006ef8 <_printf_i+0x28>
 8006ee8:	2f62      	cmp	r7, #98	; 0x62
 8006eea:	d80a      	bhi.n	8006f02 <_printf_i+0x32>
 8006eec:	2f00      	cmp	r7, #0
 8006eee:	f000 80d8 	beq.w	80070a2 <_printf_i+0x1d2>
 8006ef2:	2f58      	cmp	r7, #88	; 0x58
 8006ef4:	f000 80a3 	beq.w	800703e <_printf_i+0x16e>
 8006ef8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006efc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f00:	e03a      	b.n	8006f78 <_printf_i+0xa8>
 8006f02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f06:	2b15      	cmp	r3, #21
 8006f08:	d8f6      	bhi.n	8006ef8 <_printf_i+0x28>
 8006f0a:	a001      	add	r0, pc, #4	; (adr r0, 8006f10 <_printf_i+0x40>)
 8006f0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006f10:	08006f69 	.word	0x08006f69
 8006f14:	08006f7d 	.word	0x08006f7d
 8006f18:	08006ef9 	.word	0x08006ef9
 8006f1c:	08006ef9 	.word	0x08006ef9
 8006f20:	08006ef9 	.word	0x08006ef9
 8006f24:	08006ef9 	.word	0x08006ef9
 8006f28:	08006f7d 	.word	0x08006f7d
 8006f2c:	08006ef9 	.word	0x08006ef9
 8006f30:	08006ef9 	.word	0x08006ef9
 8006f34:	08006ef9 	.word	0x08006ef9
 8006f38:	08006ef9 	.word	0x08006ef9
 8006f3c:	08007089 	.word	0x08007089
 8006f40:	08006fad 	.word	0x08006fad
 8006f44:	0800706b 	.word	0x0800706b
 8006f48:	08006ef9 	.word	0x08006ef9
 8006f4c:	08006ef9 	.word	0x08006ef9
 8006f50:	080070ab 	.word	0x080070ab
 8006f54:	08006ef9 	.word	0x08006ef9
 8006f58:	08006fad 	.word	0x08006fad
 8006f5c:	08006ef9 	.word	0x08006ef9
 8006f60:	08006ef9 	.word	0x08006ef9
 8006f64:	08007073 	.word	0x08007073
 8006f68:	680b      	ldr	r3, [r1, #0]
 8006f6a:	1d1a      	adds	r2, r3, #4
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	600a      	str	r2, [r1, #0]
 8006f70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006f74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e0a3      	b.n	80070c4 <_printf_i+0x1f4>
 8006f7c:	6825      	ldr	r5, [r4, #0]
 8006f7e:	6808      	ldr	r0, [r1, #0]
 8006f80:	062e      	lsls	r6, r5, #24
 8006f82:	f100 0304 	add.w	r3, r0, #4
 8006f86:	d50a      	bpl.n	8006f9e <_printf_i+0xce>
 8006f88:	6805      	ldr	r5, [r0, #0]
 8006f8a:	600b      	str	r3, [r1, #0]
 8006f8c:	2d00      	cmp	r5, #0
 8006f8e:	da03      	bge.n	8006f98 <_printf_i+0xc8>
 8006f90:	232d      	movs	r3, #45	; 0x2d
 8006f92:	426d      	negs	r5, r5
 8006f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f98:	485e      	ldr	r0, [pc, #376]	; (8007114 <_printf_i+0x244>)
 8006f9a:	230a      	movs	r3, #10
 8006f9c:	e019      	b.n	8006fd2 <_printf_i+0x102>
 8006f9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006fa2:	6805      	ldr	r5, [r0, #0]
 8006fa4:	600b      	str	r3, [r1, #0]
 8006fa6:	bf18      	it	ne
 8006fa8:	b22d      	sxthne	r5, r5
 8006faa:	e7ef      	b.n	8006f8c <_printf_i+0xbc>
 8006fac:	680b      	ldr	r3, [r1, #0]
 8006fae:	6825      	ldr	r5, [r4, #0]
 8006fb0:	1d18      	adds	r0, r3, #4
 8006fb2:	6008      	str	r0, [r1, #0]
 8006fb4:	0628      	lsls	r0, r5, #24
 8006fb6:	d501      	bpl.n	8006fbc <_printf_i+0xec>
 8006fb8:	681d      	ldr	r5, [r3, #0]
 8006fba:	e002      	b.n	8006fc2 <_printf_i+0xf2>
 8006fbc:	0669      	lsls	r1, r5, #25
 8006fbe:	d5fb      	bpl.n	8006fb8 <_printf_i+0xe8>
 8006fc0:	881d      	ldrh	r5, [r3, #0]
 8006fc2:	4854      	ldr	r0, [pc, #336]	; (8007114 <_printf_i+0x244>)
 8006fc4:	2f6f      	cmp	r7, #111	; 0x6f
 8006fc6:	bf0c      	ite	eq
 8006fc8:	2308      	moveq	r3, #8
 8006fca:	230a      	movne	r3, #10
 8006fcc:	2100      	movs	r1, #0
 8006fce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fd2:	6866      	ldr	r6, [r4, #4]
 8006fd4:	60a6      	str	r6, [r4, #8]
 8006fd6:	2e00      	cmp	r6, #0
 8006fd8:	bfa2      	ittt	ge
 8006fda:	6821      	ldrge	r1, [r4, #0]
 8006fdc:	f021 0104 	bicge.w	r1, r1, #4
 8006fe0:	6021      	strge	r1, [r4, #0]
 8006fe2:	b90d      	cbnz	r5, 8006fe8 <_printf_i+0x118>
 8006fe4:	2e00      	cmp	r6, #0
 8006fe6:	d04d      	beq.n	8007084 <_printf_i+0x1b4>
 8006fe8:	4616      	mov	r6, r2
 8006fea:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fee:	fb03 5711 	mls	r7, r3, r1, r5
 8006ff2:	5dc7      	ldrb	r7, [r0, r7]
 8006ff4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ff8:	462f      	mov	r7, r5
 8006ffa:	42bb      	cmp	r3, r7
 8006ffc:	460d      	mov	r5, r1
 8006ffe:	d9f4      	bls.n	8006fea <_printf_i+0x11a>
 8007000:	2b08      	cmp	r3, #8
 8007002:	d10b      	bne.n	800701c <_printf_i+0x14c>
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	07df      	lsls	r7, r3, #31
 8007008:	d508      	bpl.n	800701c <_printf_i+0x14c>
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	6861      	ldr	r1, [r4, #4]
 800700e:	4299      	cmp	r1, r3
 8007010:	bfde      	ittt	le
 8007012:	2330      	movle	r3, #48	; 0x30
 8007014:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007018:	f106 36ff 	addle.w	r6, r6, #4294967295
 800701c:	1b92      	subs	r2, r2, r6
 800701e:	6122      	str	r2, [r4, #16]
 8007020:	f8cd a000 	str.w	sl, [sp]
 8007024:	464b      	mov	r3, r9
 8007026:	aa03      	add	r2, sp, #12
 8007028:	4621      	mov	r1, r4
 800702a:	4640      	mov	r0, r8
 800702c:	f7ff fee2 	bl	8006df4 <_printf_common>
 8007030:	3001      	adds	r0, #1
 8007032:	d14c      	bne.n	80070ce <_printf_i+0x1fe>
 8007034:	f04f 30ff 	mov.w	r0, #4294967295
 8007038:	b004      	add	sp, #16
 800703a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703e:	4835      	ldr	r0, [pc, #212]	; (8007114 <_printf_i+0x244>)
 8007040:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007044:	6823      	ldr	r3, [r4, #0]
 8007046:	680e      	ldr	r6, [r1, #0]
 8007048:	061f      	lsls	r7, r3, #24
 800704a:	f856 5b04 	ldr.w	r5, [r6], #4
 800704e:	600e      	str	r6, [r1, #0]
 8007050:	d514      	bpl.n	800707c <_printf_i+0x1ac>
 8007052:	07d9      	lsls	r1, r3, #31
 8007054:	bf44      	itt	mi
 8007056:	f043 0320 	orrmi.w	r3, r3, #32
 800705a:	6023      	strmi	r3, [r4, #0]
 800705c:	b91d      	cbnz	r5, 8007066 <_printf_i+0x196>
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	f023 0320 	bic.w	r3, r3, #32
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	2310      	movs	r3, #16
 8007068:	e7b0      	b.n	8006fcc <_printf_i+0xfc>
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	f043 0320 	orr.w	r3, r3, #32
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	2378      	movs	r3, #120	; 0x78
 8007074:	4828      	ldr	r0, [pc, #160]	; (8007118 <_printf_i+0x248>)
 8007076:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800707a:	e7e3      	b.n	8007044 <_printf_i+0x174>
 800707c:	065e      	lsls	r6, r3, #25
 800707e:	bf48      	it	mi
 8007080:	b2ad      	uxthmi	r5, r5
 8007082:	e7e6      	b.n	8007052 <_printf_i+0x182>
 8007084:	4616      	mov	r6, r2
 8007086:	e7bb      	b.n	8007000 <_printf_i+0x130>
 8007088:	680b      	ldr	r3, [r1, #0]
 800708a:	6826      	ldr	r6, [r4, #0]
 800708c:	6960      	ldr	r0, [r4, #20]
 800708e:	1d1d      	adds	r5, r3, #4
 8007090:	600d      	str	r5, [r1, #0]
 8007092:	0635      	lsls	r5, r6, #24
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	d501      	bpl.n	800709c <_printf_i+0x1cc>
 8007098:	6018      	str	r0, [r3, #0]
 800709a:	e002      	b.n	80070a2 <_printf_i+0x1d2>
 800709c:	0671      	lsls	r1, r6, #25
 800709e:	d5fb      	bpl.n	8007098 <_printf_i+0x1c8>
 80070a0:	8018      	strh	r0, [r3, #0]
 80070a2:	2300      	movs	r3, #0
 80070a4:	6123      	str	r3, [r4, #16]
 80070a6:	4616      	mov	r6, r2
 80070a8:	e7ba      	b.n	8007020 <_printf_i+0x150>
 80070aa:	680b      	ldr	r3, [r1, #0]
 80070ac:	1d1a      	adds	r2, r3, #4
 80070ae:	600a      	str	r2, [r1, #0]
 80070b0:	681e      	ldr	r6, [r3, #0]
 80070b2:	6862      	ldr	r2, [r4, #4]
 80070b4:	2100      	movs	r1, #0
 80070b6:	4630      	mov	r0, r6
 80070b8:	f7f9 f8ca 	bl	8000250 <memchr>
 80070bc:	b108      	cbz	r0, 80070c2 <_printf_i+0x1f2>
 80070be:	1b80      	subs	r0, r0, r6
 80070c0:	6060      	str	r0, [r4, #4]
 80070c2:	6863      	ldr	r3, [r4, #4]
 80070c4:	6123      	str	r3, [r4, #16]
 80070c6:	2300      	movs	r3, #0
 80070c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070cc:	e7a8      	b.n	8007020 <_printf_i+0x150>
 80070ce:	6923      	ldr	r3, [r4, #16]
 80070d0:	4632      	mov	r2, r6
 80070d2:	4649      	mov	r1, r9
 80070d4:	4640      	mov	r0, r8
 80070d6:	47d0      	blx	sl
 80070d8:	3001      	adds	r0, #1
 80070da:	d0ab      	beq.n	8007034 <_printf_i+0x164>
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	079b      	lsls	r3, r3, #30
 80070e0:	d413      	bmi.n	800710a <_printf_i+0x23a>
 80070e2:	68e0      	ldr	r0, [r4, #12]
 80070e4:	9b03      	ldr	r3, [sp, #12]
 80070e6:	4298      	cmp	r0, r3
 80070e8:	bfb8      	it	lt
 80070ea:	4618      	movlt	r0, r3
 80070ec:	e7a4      	b.n	8007038 <_printf_i+0x168>
 80070ee:	2301      	movs	r3, #1
 80070f0:	4632      	mov	r2, r6
 80070f2:	4649      	mov	r1, r9
 80070f4:	4640      	mov	r0, r8
 80070f6:	47d0      	blx	sl
 80070f8:	3001      	adds	r0, #1
 80070fa:	d09b      	beq.n	8007034 <_printf_i+0x164>
 80070fc:	3501      	adds	r5, #1
 80070fe:	68e3      	ldr	r3, [r4, #12]
 8007100:	9903      	ldr	r1, [sp, #12]
 8007102:	1a5b      	subs	r3, r3, r1
 8007104:	42ab      	cmp	r3, r5
 8007106:	dcf2      	bgt.n	80070ee <_printf_i+0x21e>
 8007108:	e7eb      	b.n	80070e2 <_printf_i+0x212>
 800710a:	2500      	movs	r5, #0
 800710c:	f104 0619 	add.w	r6, r4, #25
 8007110:	e7f5      	b.n	80070fe <_printf_i+0x22e>
 8007112:	bf00      	nop
 8007114:	080097aa 	.word	0x080097aa
 8007118:	080097bb 	.word	0x080097bb

0800711c <siprintf>:
 800711c:	b40e      	push	{r1, r2, r3}
 800711e:	b500      	push	{lr}
 8007120:	b09c      	sub	sp, #112	; 0x70
 8007122:	ab1d      	add	r3, sp, #116	; 0x74
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	9006      	str	r0, [sp, #24]
 8007128:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800712c:	4809      	ldr	r0, [pc, #36]	; (8007154 <siprintf+0x38>)
 800712e:	9107      	str	r1, [sp, #28]
 8007130:	9104      	str	r1, [sp, #16]
 8007132:	4909      	ldr	r1, [pc, #36]	; (8007158 <siprintf+0x3c>)
 8007134:	f853 2b04 	ldr.w	r2, [r3], #4
 8007138:	9105      	str	r1, [sp, #20]
 800713a:	6800      	ldr	r0, [r0, #0]
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	a902      	add	r1, sp, #8
 8007140:	f001 faca 	bl	80086d8 <_svfiprintf_r>
 8007144:	9b02      	ldr	r3, [sp, #8]
 8007146:	2200      	movs	r2, #0
 8007148:	701a      	strb	r2, [r3, #0]
 800714a:	b01c      	add	sp, #112	; 0x70
 800714c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007150:	b003      	add	sp, #12
 8007152:	4770      	bx	lr
 8007154:	20000020 	.word	0x20000020
 8007158:	ffff0208 	.word	0xffff0208

0800715c <quorem>:
 800715c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007160:	6903      	ldr	r3, [r0, #16]
 8007162:	690c      	ldr	r4, [r1, #16]
 8007164:	42a3      	cmp	r3, r4
 8007166:	4607      	mov	r7, r0
 8007168:	f2c0 8081 	blt.w	800726e <quorem+0x112>
 800716c:	3c01      	subs	r4, #1
 800716e:	f101 0814 	add.w	r8, r1, #20
 8007172:	f100 0514 	add.w	r5, r0, #20
 8007176:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800717a:	9301      	str	r3, [sp, #4]
 800717c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007180:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007184:	3301      	adds	r3, #1
 8007186:	429a      	cmp	r2, r3
 8007188:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800718c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007190:	fbb2 f6f3 	udiv	r6, r2, r3
 8007194:	d331      	bcc.n	80071fa <quorem+0x9e>
 8007196:	f04f 0e00 	mov.w	lr, #0
 800719a:	4640      	mov	r0, r8
 800719c:	46ac      	mov	ip, r5
 800719e:	46f2      	mov	sl, lr
 80071a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80071a4:	b293      	uxth	r3, r2
 80071a6:	fb06 e303 	mla	r3, r6, r3, lr
 80071aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	ebaa 0303 	sub.w	r3, sl, r3
 80071b4:	0c12      	lsrs	r2, r2, #16
 80071b6:	f8dc a000 	ldr.w	sl, [ip]
 80071ba:	fb06 e202 	mla	r2, r6, r2, lr
 80071be:	fa13 f38a 	uxtah	r3, r3, sl
 80071c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071c6:	fa1f fa82 	uxth.w	sl, r2
 80071ca:	f8dc 2000 	ldr.w	r2, [ip]
 80071ce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80071d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071dc:	4581      	cmp	r9, r0
 80071de:	f84c 3b04 	str.w	r3, [ip], #4
 80071e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071e6:	d2db      	bcs.n	80071a0 <quorem+0x44>
 80071e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80071ec:	b92b      	cbnz	r3, 80071fa <quorem+0x9e>
 80071ee:	9b01      	ldr	r3, [sp, #4]
 80071f0:	3b04      	subs	r3, #4
 80071f2:	429d      	cmp	r5, r3
 80071f4:	461a      	mov	r2, r3
 80071f6:	d32e      	bcc.n	8007256 <quorem+0xfa>
 80071f8:	613c      	str	r4, [r7, #16]
 80071fa:	4638      	mov	r0, r7
 80071fc:	f001 f856 	bl	80082ac <__mcmp>
 8007200:	2800      	cmp	r0, #0
 8007202:	db24      	blt.n	800724e <quorem+0xf2>
 8007204:	3601      	adds	r6, #1
 8007206:	4628      	mov	r0, r5
 8007208:	f04f 0c00 	mov.w	ip, #0
 800720c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007210:	f8d0 e000 	ldr.w	lr, [r0]
 8007214:	b293      	uxth	r3, r2
 8007216:	ebac 0303 	sub.w	r3, ip, r3
 800721a:	0c12      	lsrs	r2, r2, #16
 800721c:	fa13 f38e 	uxtah	r3, r3, lr
 8007220:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007224:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007228:	b29b      	uxth	r3, r3
 800722a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800722e:	45c1      	cmp	r9, r8
 8007230:	f840 3b04 	str.w	r3, [r0], #4
 8007234:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007238:	d2e8      	bcs.n	800720c <quorem+0xb0>
 800723a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800723e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007242:	b922      	cbnz	r2, 800724e <quorem+0xf2>
 8007244:	3b04      	subs	r3, #4
 8007246:	429d      	cmp	r5, r3
 8007248:	461a      	mov	r2, r3
 800724a:	d30a      	bcc.n	8007262 <quorem+0x106>
 800724c:	613c      	str	r4, [r7, #16]
 800724e:	4630      	mov	r0, r6
 8007250:	b003      	add	sp, #12
 8007252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007256:	6812      	ldr	r2, [r2, #0]
 8007258:	3b04      	subs	r3, #4
 800725a:	2a00      	cmp	r2, #0
 800725c:	d1cc      	bne.n	80071f8 <quorem+0x9c>
 800725e:	3c01      	subs	r4, #1
 8007260:	e7c7      	b.n	80071f2 <quorem+0x96>
 8007262:	6812      	ldr	r2, [r2, #0]
 8007264:	3b04      	subs	r3, #4
 8007266:	2a00      	cmp	r2, #0
 8007268:	d1f0      	bne.n	800724c <quorem+0xf0>
 800726a:	3c01      	subs	r4, #1
 800726c:	e7eb      	b.n	8007246 <quorem+0xea>
 800726e:	2000      	movs	r0, #0
 8007270:	e7ee      	b.n	8007250 <quorem+0xf4>
 8007272:	0000      	movs	r0, r0
 8007274:	0000      	movs	r0, r0
	...

08007278 <_dtoa_r>:
 8007278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800727c:	ec59 8b10 	vmov	r8, r9, d0
 8007280:	b095      	sub	sp, #84	; 0x54
 8007282:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007284:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8007286:	9107      	str	r1, [sp, #28]
 8007288:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800728c:	4606      	mov	r6, r0
 800728e:	9209      	str	r2, [sp, #36]	; 0x24
 8007290:	9310      	str	r3, [sp, #64]	; 0x40
 8007292:	b975      	cbnz	r5, 80072b2 <_dtoa_r+0x3a>
 8007294:	2010      	movs	r0, #16
 8007296:	f000 fd75 	bl	8007d84 <malloc>
 800729a:	4602      	mov	r2, r0
 800729c:	6270      	str	r0, [r6, #36]	; 0x24
 800729e:	b920      	cbnz	r0, 80072aa <_dtoa_r+0x32>
 80072a0:	4bab      	ldr	r3, [pc, #684]	; (8007550 <_dtoa_r+0x2d8>)
 80072a2:	21ea      	movs	r1, #234	; 0xea
 80072a4:	48ab      	ldr	r0, [pc, #684]	; (8007554 <_dtoa_r+0x2dc>)
 80072a6:	f001 fb27 	bl	80088f8 <__assert_func>
 80072aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072ae:	6005      	str	r5, [r0, #0]
 80072b0:	60c5      	str	r5, [r0, #12]
 80072b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80072b4:	6819      	ldr	r1, [r3, #0]
 80072b6:	b151      	cbz	r1, 80072ce <_dtoa_r+0x56>
 80072b8:	685a      	ldr	r2, [r3, #4]
 80072ba:	604a      	str	r2, [r1, #4]
 80072bc:	2301      	movs	r3, #1
 80072be:	4093      	lsls	r3, r2
 80072c0:	608b      	str	r3, [r1, #8]
 80072c2:	4630      	mov	r0, r6
 80072c4:	f000 fdb4 	bl	8007e30 <_Bfree>
 80072c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80072ca:	2200      	movs	r2, #0
 80072cc:	601a      	str	r2, [r3, #0]
 80072ce:	f1b9 0300 	subs.w	r3, r9, #0
 80072d2:	bfbb      	ittet	lt
 80072d4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072d8:	9303      	strlt	r3, [sp, #12]
 80072da:	2300      	movge	r3, #0
 80072dc:	2201      	movlt	r2, #1
 80072de:	bfac      	ite	ge
 80072e0:	6023      	strge	r3, [r4, #0]
 80072e2:	6022      	strlt	r2, [r4, #0]
 80072e4:	4b9c      	ldr	r3, [pc, #624]	; (8007558 <_dtoa_r+0x2e0>)
 80072e6:	9c03      	ldr	r4, [sp, #12]
 80072e8:	43a3      	bics	r3, r4
 80072ea:	d11a      	bne.n	8007322 <_dtoa_r+0xaa>
 80072ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80072f8:	ea53 0308 	orrs.w	r3, r3, r8
 80072fc:	f000 8512 	beq.w	8007d24 <_dtoa_r+0xaac>
 8007300:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007302:	b953      	cbnz	r3, 800731a <_dtoa_r+0xa2>
 8007304:	4b95      	ldr	r3, [pc, #596]	; (800755c <_dtoa_r+0x2e4>)
 8007306:	e01f      	b.n	8007348 <_dtoa_r+0xd0>
 8007308:	4b95      	ldr	r3, [pc, #596]	; (8007560 <_dtoa_r+0x2e8>)
 800730a:	9300      	str	r3, [sp, #0]
 800730c:	3308      	adds	r3, #8
 800730e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007310:	6013      	str	r3, [r2, #0]
 8007312:	9800      	ldr	r0, [sp, #0]
 8007314:	b015      	add	sp, #84	; 0x54
 8007316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800731a:	4b90      	ldr	r3, [pc, #576]	; (800755c <_dtoa_r+0x2e4>)
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	3303      	adds	r3, #3
 8007320:	e7f5      	b.n	800730e <_dtoa_r+0x96>
 8007322:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007326:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800732a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800732e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007332:	d10b      	bne.n	800734c <_dtoa_r+0xd4>
 8007334:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007336:	2301      	movs	r3, #1
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800733c:	2b00      	cmp	r3, #0
 800733e:	f000 84ee 	beq.w	8007d1e <_dtoa_r+0xaa6>
 8007342:	4888      	ldr	r0, [pc, #544]	; (8007564 <_dtoa_r+0x2ec>)
 8007344:	6018      	str	r0, [r3, #0]
 8007346:	1e43      	subs	r3, r0, #1
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	e7e2      	b.n	8007312 <_dtoa_r+0x9a>
 800734c:	a913      	add	r1, sp, #76	; 0x4c
 800734e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007352:	aa12      	add	r2, sp, #72	; 0x48
 8007354:	4630      	mov	r0, r6
 8007356:	f001 f84d 	bl	80083f4 <__d2b>
 800735a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800735e:	4605      	mov	r5, r0
 8007360:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007362:	2900      	cmp	r1, #0
 8007364:	d047      	beq.n	80073f6 <_dtoa_r+0x17e>
 8007366:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007368:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800736c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007370:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8007374:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007378:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800737c:	2400      	movs	r4, #0
 800737e:	ec43 2b16 	vmov	d6, r2, r3
 8007382:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8007386:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8007538 <_dtoa_r+0x2c0>
 800738a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800738e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8007540 <_dtoa_r+0x2c8>
 8007392:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007396:	eeb0 7b46 	vmov.f64	d7, d6
 800739a:	ee06 1a90 	vmov	s13, r1
 800739e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80073a2:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8007548 <_dtoa_r+0x2d0>
 80073a6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80073aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80073ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80073b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073b6:	ee16 ba90 	vmov	fp, s13
 80073ba:	9411      	str	r4, [sp, #68]	; 0x44
 80073bc:	d508      	bpl.n	80073d0 <_dtoa_r+0x158>
 80073be:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80073c2:	eeb4 6b47 	vcmp.f64	d6, d7
 80073c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ca:	bf18      	it	ne
 80073cc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80073d0:	f1bb 0f16 	cmp.w	fp, #22
 80073d4:	d832      	bhi.n	800743c <_dtoa_r+0x1c4>
 80073d6:	4b64      	ldr	r3, [pc, #400]	; (8007568 <_dtoa_r+0x2f0>)
 80073d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80073dc:	ed93 7b00 	vldr	d7, [r3]
 80073e0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80073e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80073e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ec:	d501      	bpl.n	80073f2 <_dtoa_r+0x17a>
 80073ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073f2:	2300      	movs	r3, #0
 80073f4:	e023      	b.n	800743e <_dtoa_r+0x1c6>
 80073f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80073f8:	4401      	add	r1, r0
 80073fa:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80073fe:	2b20      	cmp	r3, #32
 8007400:	bfc3      	ittte	gt
 8007402:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007406:	fa04 f303 	lslgt.w	r3, r4, r3
 800740a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800740e:	f1c3 0320 	rsble	r3, r3, #32
 8007412:	bfc6      	itte	gt
 8007414:	fa28 f804 	lsrgt.w	r8, r8, r4
 8007418:	ea43 0308 	orrgt.w	r3, r3, r8
 800741c:	fa08 f303 	lslle.w	r3, r8, r3
 8007420:	ee07 3a90 	vmov	s15, r3
 8007424:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007428:	3901      	subs	r1, #1
 800742a:	ed8d 7b00 	vstr	d7, [sp]
 800742e:	9c01      	ldr	r4, [sp, #4]
 8007430:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007434:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8007438:	2401      	movs	r4, #1
 800743a:	e7a0      	b.n	800737e <_dtoa_r+0x106>
 800743c:	2301      	movs	r3, #1
 800743e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007440:	1a43      	subs	r3, r0, r1
 8007442:	1e5a      	subs	r2, r3, #1
 8007444:	bf45      	ittet	mi
 8007446:	f1c3 0301 	rsbmi	r3, r3, #1
 800744a:	9305      	strmi	r3, [sp, #20]
 800744c:	2300      	movpl	r3, #0
 800744e:	2300      	movmi	r3, #0
 8007450:	9206      	str	r2, [sp, #24]
 8007452:	bf54      	ite	pl
 8007454:	9305      	strpl	r3, [sp, #20]
 8007456:	9306      	strmi	r3, [sp, #24]
 8007458:	f1bb 0f00 	cmp.w	fp, #0
 800745c:	db18      	blt.n	8007490 <_dtoa_r+0x218>
 800745e:	9b06      	ldr	r3, [sp, #24]
 8007460:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007464:	445b      	add	r3, fp
 8007466:	9306      	str	r3, [sp, #24]
 8007468:	2300      	movs	r3, #0
 800746a:	9a07      	ldr	r2, [sp, #28]
 800746c:	2a09      	cmp	r2, #9
 800746e:	d849      	bhi.n	8007504 <_dtoa_r+0x28c>
 8007470:	2a05      	cmp	r2, #5
 8007472:	bfc4      	itt	gt
 8007474:	3a04      	subgt	r2, #4
 8007476:	9207      	strgt	r2, [sp, #28]
 8007478:	9a07      	ldr	r2, [sp, #28]
 800747a:	f1a2 0202 	sub.w	r2, r2, #2
 800747e:	bfcc      	ite	gt
 8007480:	2400      	movgt	r4, #0
 8007482:	2401      	movle	r4, #1
 8007484:	2a03      	cmp	r2, #3
 8007486:	d848      	bhi.n	800751a <_dtoa_r+0x2a2>
 8007488:	e8df f002 	tbb	[pc, r2]
 800748c:	3a2c2e0b 	.word	0x3a2c2e0b
 8007490:	9b05      	ldr	r3, [sp, #20]
 8007492:	2200      	movs	r2, #0
 8007494:	eba3 030b 	sub.w	r3, r3, fp
 8007498:	9305      	str	r3, [sp, #20]
 800749a:	920e      	str	r2, [sp, #56]	; 0x38
 800749c:	f1cb 0300 	rsb	r3, fp, #0
 80074a0:	e7e3      	b.n	800746a <_dtoa_r+0x1f2>
 80074a2:	2200      	movs	r2, #0
 80074a4:	9208      	str	r2, [sp, #32]
 80074a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074a8:	2a00      	cmp	r2, #0
 80074aa:	dc39      	bgt.n	8007520 <_dtoa_r+0x2a8>
 80074ac:	f04f 0a01 	mov.w	sl, #1
 80074b0:	46d1      	mov	r9, sl
 80074b2:	4652      	mov	r2, sl
 80074b4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80074b8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80074ba:	2100      	movs	r1, #0
 80074bc:	6079      	str	r1, [r7, #4]
 80074be:	2004      	movs	r0, #4
 80074c0:	f100 0c14 	add.w	ip, r0, #20
 80074c4:	4594      	cmp	ip, r2
 80074c6:	6879      	ldr	r1, [r7, #4]
 80074c8:	d92f      	bls.n	800752a <_dtoa_r+0x2b2>
 80074ca:	4630      	mov	r0, r6
 80074cc:	930c      	str	r3, [sp, #48]	; 0x30
 80074ce:	f000 fc6f 	bl	8007db0 <_Balloc>
 80074d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074d4:	9000      	str	r0, [sp, #0]
 80074d6:	4602      	mov	r2, r0
 80074d8:	2800      	cmp	r0, #0
 80074da:	d149      	bne.n	8007570 <_dtoa_r+0x2f8>
 80074dc:	4b23      	ldr	r3, [pc, #140]	; (800756c <_dtoa_r+0x2f4>)
 80074de:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80074e2:	e6df      	b.n	80072a4 <_dtoa_r+0x2c>
 80074e4:	2201      	movs	r2, #1
 80074e6:	e7dd      	b.n	80074a4 <_dtoa_r+0x22c>
 80074e8:	2200      	movs	r2, #0
 80074ea:	9208      	str	r2, [sp, #32]
 80074ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074ee:	eb0b 0a02 	add.w	sl, fp, r2
 80074f2:	f10a 0901 	add.w	r9, sl, #1
 80074f6:	464a      	mov	r2, r9
 80074f8:	2a01      	cmp	r2, #1
 80074fa:	bfb8      	it	lt
 80074fc:	2201      	movlt	r2, #1
 80074fe:	e7db      	b.n	80074b8 <_dtoa_r+0x240>
 8007500:	2201      	movs	r2, #1
 8007502:	e7f2      	b.n	80074ea <_dtoa_r+0x272>
 8007504:	2401      	movs	r4, #1
 8007506:	2200      	movs	r2, #0
 8007508:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800750c:	f04f 3aff 	mov.w	sl, #4294967295
 8007510:	2100      	movs	r1, #0
 8007512:	46d1      	mov	r9, sl
 8007514:	2212      	movs	r2, #18
 8007516:	9109      	str	r1, [sp, #36]	; 0x24
 8007518:	e7ce      	b.n	80074b8 <_dtoa_r+0x240>
 800751a:	2201      	movs	r2, #1
 800751c:	9208      	str	r2, [sp, #32]
 800751e:	e7f5      	b.n	800750c <_dtoa_r+0x294>
 8007520:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8007524:	46d1      	mov	r9, sl
 8007526:	4652      	mov	r2, sl
 8007528:	e7c6      	b.n	80074b8 <_dtoa_r+0x240>
 800752a:	3101      	adds	r1, #1
 800752c:	6079      	str	r1, [r7, #4]
 800752e:	0040      	lsls	r0, r0, #1
 8007530:	e7c6      	b.n	80074c0 <_dtoa_r+0x248>
 8007532:	bf00      	nop
 8007534:	f3af 8000 	nop.w
 8007538:	636f4361 	.word	0x636f4361
 800753c:	3fd287a7 	.word	0x3fd287a7
 8007540:	8b60c8b3 	.word	0x8b60c8b3
 8007544:	3fc68a28 	.word	0x3fc68a28
 8007548:	509f79fb 	.word	0x509f79fb
 800754c:	3fd34413 	.word	0x3fd34413
 8007550:	080097d9 	.word	0x080097d9
 8007554:	080097f0 	.word	0x080097f0
 8007558:	7ff00000 	.word	0x7ff00000
 800755c:	080097d5 	.word	0x080097d5
 8007560:	080097cc 	.word	0x080097cc
 8007564:	080097a9 	.word	0x080097a9
 8007568:	080098e8 	.word	0x080098e8
 800756c:	0800984f 	.word	0x0800984f
 8007570:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007572:	9900      	ldr	r1, [sp, #0]
 8007574:	6011      	str	r1, [r2, #0]
 8007576:	f1b9 0f0e 	cmp.w	r9, #14
 800757a:	d872      	bhi.n	8007662 <_dtoa_r+0x3ea>
 800757c:	2c00      	cmp	r4, #0
 800757e:	d070      	beq.n	8007662 <_dtoa_r+0x3ea>
 8007580:	f1bb 0f00 	cmp.w	fp, #0
 8007584:	f340 80a6 	ble.w	80076d4 <_dtoa_r+0x45c>
 8007588:	49ca      	ldr	r1, [pc, #808]	; (80078b4 <_dtoa_r+0x63c>)
 800758a:	f00b 020f 	and.w	r2, fp, #15
 800758e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007592:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007596:	ed92 7b00 	vldr	d7, [r2]
 800759a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800759e:	f000 808d 	beq.w	80076bc <_dtoa_r+0x444>
 80075a2:	4ac5      	ldr	r2, [pc, #788]	; (80078b8 <_dtoa_r+0x640>)
 80075a4:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 80075a8:	ed92 6b08 	vldr	d6, [r2, #32]
 80075ac:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80075b0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80075b4:	f001 010f 	and.w	r1, r1, #15
 80075b8:	2203      	movs	r2, #3
 80075ba:	48bf      	ldr	r0, [pc, #764]	; (80078b8 <_dtoa_r+0x640>)
 80075bc:	2900      	cmp	r1, #0
 80075be:	d17f      	bne.n	80076c0 <_dtoa_r+0x448>
 80075c0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80075c4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80075c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80075cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80075ce:	2900      	cmp	r1, #0
 80075d0:	f000 80b2 	beq.w	8007738 <_dtoa_r+0x4c0>
 80075d4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80075d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075dc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80075e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075e4:	f140 80a8 	bpl.w	8007738 <_dtoa_r+0x4c0>
 80075e8:	f1b9 0f00 	cmp.w	r9, #0
 80075ec:	f000 80a4 	beq.w	8007738 <_dtoa_r+0x4c0>
 80075f0:	f1ba 0f00 	cmp.w	sl, #0
 80075f4:	dd31      	ble.n	800765a <_dtoa_r+0x3e2>
 80075f6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80075fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80075fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007602:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007606:	3201      	adds	r2, #1
 8007608:	4650      	mov	r0, sl
 800760a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800760e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007612:	ee07 2a90 	vmov	s15, r2
 8007616:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800761a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800761e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8007622:	9c03      	ldr	r4, [sp, #12]
 8007624:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007628:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800762c:	2800      	cmp	r0, #0
 800762e:	f040 8086 	bne.w	800773e <_dtoa_r+0x4c6>
 8007632:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007636:	ee36 6b47 	vsub.f64	d6, d6, d7
 800763a:	ec42 1b17 	vmov	d7, r1, r2
 800763e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007646:	f300 8272 	bgt.w	8007b2e <_dtoa_r+0x8b6>
 800764a:	eeb1 7b47 	vneg.f64	d7, d7
 800764e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007656:	f100 8267 	bmi.w	8007b28 <_dtoa_r+0x8b0>
 800765a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800765e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007662:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007664:	2a00      	cmp	r2, #0
 8007666:	f2c0 8129 	blt.w	80078bc <_dtoa_r+0x644>
 800766a:	f1bb 0f0e 	cmp.w	fp, #14
 800766e:	f300 8125 	bgt.w	80078bc <_dtoa_r+0x644>
 8007672:	4b90      	ldr	r3, [pc, #576]	; (80078b4 <_dtoa_r+0x63c>)
 8007674:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007678:	ed93 6b00 	vldr	d6, [r3]
 800767c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800767e:	2b00      	cmp	r3, #0
 8007680:	f280 80c3 	bge.w	800780a <_dtoa_r+0x592>
 8007684:	f1b9 0f00 	cmp.w	r9, #0
 8007688:	f300 80bf 	bgt.w	800780a <_dtoa_r+0x592>
 800768c:	f040 824c 	bne.w	8007b28 <_dtoa_r+0x8b0>
 8007690:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007694:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007698:	ed9d 7b02 	vldr	d7, [sp, #8]
 800769c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80076a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076a4:	464c      	mov	r4, r9
 80076a6:	464f      	mov	r7, r9
 80076a8:	f280 8222 	bge.w	8007af0 <_dtoa_r+0x878>
 80076ac:	f8dd 8000 	ldr.w	r8, [sp]
 80076b0:	2331      	movs	r3, #49	; 0x31
 80076b2:	f808 3b01 	strb.w	r3, [r8], #1
 80076b6:	f10b 0b01 	add.w	fp, fp, #1
 80076ba:	e21e      	b.n	8007afa <_dtoa_r+0x882>
 80076bc:	2202      	movs	r2, #2
 80076be:	e77c      	b.n	80075ba <_dtoa_r+0x342>
 80076c0:	07cc      	lsls	r4, r1, #31
 80076c2:	d504      	bpl.n	80076ce <_dtoa_r+0x456>
 80076c4:	ed90 6b00 	vldr	d6, [r0]
 80076c8:	3201      	adds	r2, #1
 80076ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80076ce:	1049      	asrs	r1, r1, #1
 80076d0:	3008      	adds	r0, #8
 80076d2:	e773      	b.n	80075bc <_dtoa_r+0x344>
 80076d4:	d02e      	beq.n	8007734 <_dtoa_r+0x4bc>
 80076d6:	f1cb 0100 	rsb	r1, fp, #0
 80076da:	4a76      	ldr	r2, [pc, #472]	; (80078b4 <_dtoa_r+0x63c>)
 80076dc:	f001 000f 	and.w	r0, r1, #15
 80076e0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80076e4:	ed92 7b00 	vldr	d7, [r2]
 80076e8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80076ec:	ee26 7b07 	vmul.f64	d7, d6, d7
 80076f0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80076f4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80076f8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80076fc:	486e      	ldr	r0, [pc, #440]	; (80078b8 <_dtoa_r+0x640>)
 80076fe:	1109      	asrs	r1, r1, #4
 8007700:	2400      	movs	r4, #0
 8007702:	2202      	movs	r2, #2
 8007704:	b939      	cbnz	r1, 8007716 <_dtoa_r+0x49e>
 8007706:	2c00      	cmp	r4, #0
 8007708:	f43f af60 	beq.w	80075cc <_dtoa_r+0x354>
 800770c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007714:	e75a      	b.n	80075cc <_dtoa_r+0x354>
 8007716:	07cf      	lsls	r7, r1, #31
 8007718:	d509      	bpl.n	800772e <_dtoa_r+0x4b6>
 800771a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800771e:	ed90 7b00 	vldr	d7, [r0]
 8007722:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007726:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800772a:	3201      	adds	r2, #1
 800772c:	2401      	movs	r4, #1
 800772e:	1049      	asrs	r1, r1, #1
 8007730:	3008      	adds	r0, #8
 8007732:	e7e7      	b.n	8007704 <_dtoa_r+0x48c>
 8007734:	2202      	movs	r2, #2
 8007736:	e749      	b.n	80075cc <_dtoa_r+0x354>
 8007738:	465f      	mov	r7, fp
 800773a:	4648      	mov	r0, r9
 800773c:	e765      	b.n	800760a <_dtoa_r+0x392>
 800773e:	ec42 1b17 	vmov	d7, r1, r2
 8007742:	4a5c      	ldr	r2, [pc, #368]	; (80078b4 <_dtoa_r+0x63c>)
 8007744:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007748:	ed12 4b02 	vldr	d4, [r2, #-8]
 800774c:	9a00      	ldr	r2, [sp, #0]
 800774e:	1814      	adds	r4, r2, r0
 8007750:	9a08      	ldr	r2, [sp, #32]
 8007752:	b352      	cbz	r2, 80077aa <_dtoa_r+0x532>
 8007754:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007758:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800775c:	f8dd 8000 	ldr.w	r8, [sp]
 8007760:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007764:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007768:	ee35 7b47 	vsub.f64	d7, d5, d7
 800776c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007770:	ee14 2a90 	vmov	r2, s9
 8007774:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007778:	3230      	adds	r2, #48	; 0x30
 800777a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800777e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007786:	f808 2b01 	strb.w	r2, [r8], #1
 800778a:	d439      	bmi.n	8007800 <_dtoa_r+0x588>
 800778c:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007790:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007798:	d472      	bmi.n	8007880 <_dtoa_r+0x608>
 800779a:	45a0      	cmp	r8, r4
 800779c:	f43f af5d 	beq.w	800765a <_dtoa_r+0x3e2>
 80077a0:	ee27 7b03 	vmul.f64	d7, d7, d3
 80077a4:	ee26 6b03 	vmul.f64	d6, d6, d3
 80077a8:	e7e0      	b.n	800776c <_dtoa_r+0x4f4>
 80077aa:	f8dd 8000 	ldr.w	r8, [sp]
 80077ae:	ee27 7b04 	vmul.f64	d7, d7, d4
 80077b2:	4621      	mov	r1, r4
 80077b4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80077b8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80077bc:	ee14 2a90 	vmov	r2, s9
 80077c0:	3230      	adds	r2, #48	; 0x30
 80077c2:	f808 2b01 	strb.w	r2, [r8], #1
 80077c6:	45a0      	cmp	r8, r4
 80077c8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80077cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80077d0:	d118      	bne.n	8007804 <_dtoa_r+0x58c>
 80077d2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80077d6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80077da:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80077de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077e2:	dc4d      	bgt.n	8007880 <_dtoa_r+0x608>
 80077e4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80077e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80077ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077f0:	f57f af33 	bpl.w	800765a <_dtoa_r+0x3e2>
 80077f4:	4688      	mov	r8, r1
 80077f6:	3901      	subs	r1, #1
 80077f8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80077fc:	2b30      	cmp	r3, #48	; 0x30
 80077fe:	d0f9      	beq.n	80077f4 <_dtoa_r+0x57c>
 8007800:	46bb      	mov	fp, r7
 8007802:	e02a      	b.n	800785a <_dtoa_r+0x5e2>
 8007804:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007808:	e7d6      	b.n	80077b8 <_dtoa_r+0x540>
 800780a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800780e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007812:	f8dd 8000 	ldr.w	r8, [sp]
 8007816:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800781a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800781e:	ee15 3a10 	vmov	r3, s10
 8007822:	3330      	adds	r3, #48	; 0x30
 8007824:	f808 3b01 	strb.w	r3, [r8], #1
 8007828:	9b00      	ldr	r3, [sp, #0]
 800782a:	eba8 0303 	sub.w	r3, r8, r3
 800782e:	4599      	cmp	r9, r3
 8007830:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007834:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007838:	d133      	bne.n	80078a2 <_dtoa_r+0x62a>
 800783a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800783e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007846:	dc1a      	bgt.n	800787e <_dtoa_r+0x606>
 8007848:	eeb4 7b46 	vcmp.f64	d7, d6
 800784c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007850:	d103      	bne.n	800785a <_dtoa_r+0x5e2>
 8007852:	ee15 3a10 	vmov	r3, s10
 8007856:	07d9      	lsls	r1, r3, #31
 8007858:	d411      	bmi.n	800787e <_dtoa_r+0x606>
 800785a:	4629      	mov	r1, r5
 800785c:	4630      	mov	r0, r6
 800785e:	f000 fae7 	bl	8007e30 <_Bfree>
 8007862:	2300      	movs	r3, #0
 8007864:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007866:	f888 3000 	strb.w	r3, [r8]
 800786a:	f10b 0301 	add.w	r3, fp, #1
 800786e:	6013      	str	r3, [r2, #0]
 8007870:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007872:	2b00      	cmp	r3, #0
 8007874:	f43f ad4d 	beq.w	8007312 <_dtoa_r+0x9a>
 8007878:	f8c3 8000 	str.w	r8, [r3]
 800787c:	e549      	b.n	8007312 <_dtoa_r+0x9a>
 800787e:	465f      	mov	r7, fp
 8007880:	4643      	mov	r3, r8
 8007882:	4698      	mov	r8, r3
 8007884:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007888:	2a39      	cmp	r2, #57	; 0x39
 800788a:	d106      	bne.n	800789a <_dtoa_r+0x622>
 800788c:	9a00      	ldr	r2, [sp, #0]
 800788e:	429a      	cmp	r2, r3
 8007890:	d1f7      	bne.n	8007882 <_dtoa_r+0x60a>
 8007892:	9900      	ldr	r1, [sp, #0]
 8007894:	2230      	movs	r2, #48	; 0x30
 8007896:	3701      	adds	r7, #1
 8007898:	700a      	strb	r2, [r1, #0]
 800789a:	781a      	ldrb	r2, [r3, #0]
 800789c:	3201      	adds	r2, #1
 800789e:	701a      	strb	r2, [r3, #0]
 80078a0:	e7ae      	b.n	8007800 <_dtoa_r+0x588>
 80078a2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80078a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80078aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ae:	d1b2      	bne.n	8007816 <_dtoa_r+0x59e>
 80078b0:	e7d3      	b.n	800785a <_dtoa_r+0x5e2>
 80078b2:	bf00      	nop
 80078b4:	080098e8 	.word	0x080098e8
 80078b8:	080098c0 	.word	0x080098c0
 80078bc:	9908      	ldr	r1, [sp, #32]
 80078be:	2900      	cmp	r1, #0
 80078c0:	f000 80d1 	beq.w	8007a66 <_dtoa_r+0x7ee>
 80078c4:	9907      	ldr	r1, [sp, #28]
 80078c6:	2901      	cmp	r1, #1
 80078c8:	f300 80b4 	bgt.w	8007a34 <_dtoa_r+0x7bc>
 80078cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80078ce:	2900      	cmp	r1, #0
 80078d0:	f000 80ac 	beq.w	8007a2c <_dtoa_r+0x7b4>
 80078d4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80078d8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80078dc:	461c      	mov	r4, r3
 80078de:	930a      	str	r3, [sp, #40]	; 0x28
 80078e0:	9b05      	ldr	r3, [sp, #20]
 80078e2:	4413      	add	r3, r2
 80078e4:	9305      	str	r3, [sp, #20]
 80078e6:	9b06      	ldr	r3, [sp, #24]
 80078e8:	2101      	movs	r1, #1
 80078ea:	4413      	add	r3, r2
 80078ec:	4630      	mov	r0, r6
 80078ee:	9306      	str	r3, [sp, #24]
 80078f0:	f000 fb5a 	bl	8007fa8 <__i2b>
 80078f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078f6:	4607      	mov	r7, r0
 80078f8:	f1b8 0f00 	cmp.w	r8, #0
 80078fc:	dd0d      	ble.n	800791a <_dtoa_r+0x6a2>
 80078fe:	9a06      	ldr	r2, [sp, #24]
 8007900:	2a00      	cmp	r2, #0
 8007902:	dd0a      	ble.n	800791a <_dtoa_r+0x6a2>
 8007904:	4542      	cmp	r2, r8
 8007906:	9905      	ldr	r1, [sp, #20]
 8007908:	bfa8      	it	ge
 800790a:	4642      	movge	r2, r8
 800790c:	1a89      	subs	r1, r1, r2
 800790e:	9105      	str	r1, [sp, #20]
 8007910:	9906      	ldr	r1, [sp, #24]
 8007912:	eba8 0802 	sub.w	r8, r8, r2
 8007916:	1a8a      	subs	r2, r1, r2
 8007918:	9206      	str	r2, [sp, #24]
 800791a:	b303      	cbz	r3, 800795e <_dtoa_r+0x6e6>
 800791c:	9a08      	ldr	r2, [sp, #32]
 800791e:	2a00      	cmp	r2, #0
 8007920:	f000 80a6 	beq.w	8007a70 <_dtoa_r+0x7f8>
 8007924:	2c00      	cmp	r4, #0
 8007926:	dd13      	ble.n	8007950 <_dtoa_r+0x6d8>
 8007928:	4639      	mov	r1, r7
 800792a:	4622      	mov	r2, r4
 800792c:	4630      	mov	r0, r6
 800792e:	930c      	str	r3, [sp, #48]	; 0x30
 8007930:	f000 fbf6 	bl	8008120 <__pow5mult>
 8007934:	462a      	mov	r2, r5
 8007936:	4601      	mov	r1, r0
 8007938:	4607      	mov	r7, r0
 800793a:	4630      	mov	r0, r6
 800793c:	f000 fb4a 	bl	8007fd4 <__multiply>
 8007940:	4629      	mov	r1, r5
 8007942:	900a      	str	r0, [sp, #40]	; 0x28
 8007944:	4630      	mov	r0, r6
 8007946:	f000 fa73 	bl	8007e30 <_Bfree>
 800794a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800794c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800794e:	4615      	mov	r5, r2
 8007950:	1b1a      	subs	r2, r3, r4
 8007952:	d004      	beq.n	800795e <_dtoa_r+0x6e6>
 8007954:	4629      	mov	r1, r5
 8007956:	4630      	mov	r0, r6
 8007958:	f000 fbe2 	bl	8008120 <__pow5mult>
 800795c:	4605      	mov	r5, r0
 800795e:	2101      	movs	r1, #1
 8007960:	4630      	mov	r0, r6
 8007962:	f000 fb21 	bl	8007fa8 <__i2b>
 8007966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007968:	2b00      	cmp	r3, #0
 800796a:	4604      	mov	r4, r0
 800796c:	f340 8082 	ble.w	8007a74 <_dtoa_r+0x7fc>
 8007970:	461a      	mov	r2, r3
 8007972:	4601      	mov	r1, r0
 8007974:	4630      	mov	r0, r6
 8007976:	f000 fbd3 	bl	8008120 <__pow5mult>
 800797a:	9b07      	ldr	r3, [sp, #28]
 800797c:	2b01      	cmp	r3, #1
 800797e:	4604      	mov	r4, r0
 8007980:	dd7b      	ble.n	8007a7a <_dtoa_r+0x802>
 8007982:	2300      	movs	r3, #0
 8007984:	930a      	str	r3, [sp, #40]	; 0x28
 8007986:	6922      	ldr	r2, [r4, #16]
 8007988:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800798c:	6910      	ldr	r0, [r2, #16]
 800798e:	f000 fabb 	bl	8007f08 <__hi0bits>
 8007992:	f1c0 0020 	rsb	r0, r0, #32
 8007996:	9b06      	ldr	r3, [sp, #24]
 8007998:	4418      	add	r0, r3
 800799a:	f010 001f 	ands.w	r0, r0, #31
 800799e:	f000 808d 	beq.w	8007abc <_dtoa_r+0x844>
 80079a2:	f1c0 0220 	rsb	r2, r0, #32
 80079a6:	2a04      	cmp	r2, #4
 80079a8:	f340 8086 	ble.w	8007ab8 <_dtoa_r+0x840>
 80079ac:	f1c0 001c 	rsb	r0, r0, #28
 80079b0:	9b05      	ldr	r3, [sp, #20]
 80079b2:	4403      	add	r3, r0
 80079b4:	9305      	str	r3, [sp, #20]
 80079b6:	9b06      	ldr	r3, [sp, #24]
 80079b8:	4403      	add	r3, r0
 80079ba:	4480      	add	r8, r0
 80079bc:	9306      	str	r3, [sp, #24]
 80079be:	9b05      	ldr	r3, [sp, #20]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	dd05      	ble.n	80079d0 <_dtoa_r+0x758>
 80079c4:	4629      	mov	r1, r5
 80079c6:	461a      	mov	r2, r3
 80079c8:	4630      	mov	r0, r6
 80079ca:	f000 fc03 	bl	80081d4 <__lshift>
 80079ce:	4605      	mov	r5, r0
 80079d0:	9b06      	ldr	r3, [sp, #24]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	dd05      	ble.n	80079e2 <_dtoa_r+0x76a>
 80079d6:	4621      	mov	r1, r4
 80079d8:	461a      	mov	r2, r3
 80079da:	4630      	mov	r0, r6
 80079dc:	f000 fbfa 	bl	80081d4 <__lshift>
 80079e0:	4604      	mov	r4, r0
 80079e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d06b      	beq.n	8007ac0 <_dtoa_r+0x848>
 80079e8:	4621      	mov	r1, r4
 80079ea:	4628      	mov	r0, r5
 80079ec:	f000 fc5e 	bl	80082ac <__mcmp>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	da65      	bge.n	8007ac0 <_dtoa_r+0x848>
 80079f4:	2300      	movs	r3, #0
 80079f6:	4629      	mov	r1, r5
 80079f8:	220a      	movs	r2, #10
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 fa3a 	bl	8007e74 <__multadd>
 8007a00:	9b08      	ldr	r3, [sp, #32]
 8007a02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a06:	4605      	mov	r5, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 8192 	beq.w	8007d32 <_dtoa_r+0xaba>
 8007a0e:	4639      	mov	r1, r7
 8007a10:	2300      	movs	r3, #0
 8007a12:	220a      	movs	r2, #10
 8007a14:	4630      	mov	r0, r6
 8007a16:	f000 fa2d 	bl	8007e74 <__multadd>
 8007a1a:	f1ba 0f00 	cmp.w	sl, #0
 8007a1e:	4607      	mov	r7, r0
 8007a20:	f300 808e 	bgt.w	8007b40 <_dtoa_r+0x8c8>
 8007a24:	9b07      	ldr	r3, [sp, #28]
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	dc51      	bgt.n	8007ace <_dtoa_r+0x856>
 8007a2a:	e089      	b.n	8007b40 <_dtoa_r+0x8c8>
 8007a2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a2e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a32:	e751      	b.n	80078d8 <_dtoa_r+0x660>
 8007a34:	f109 34ff 	add.w	r4, r9, #4294967295
 8007a38:	42a3      	cmp	r3, r4
 8007a3a:	bfbf      	itttt	lt
 8007a3c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007a3e:	1ae3      	sublt	r3, r4, r3
 8007a40:	18d2      	addlt	r2, r2, r3
 8007a42:	4613      	movlt	r3, r2
 8007a44:	bfb7      	itett	lt
 8007a46:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007a48:	1b1c      	subge	r4, r3, r4
 8007a4a:	4623      	movlt	r3, r4
 8007a4c:	2400      	movlt	r4, #0
 8007a4e:	f1b9 0f00 	cmp.w	r9, #0
 8007a52:	bfb5      	itete	lt
 8007a54:	9a05      	ldrlt	r2, [sp, #20]
 8007a56:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8007a5a:	eba2 0809 	sublt.w	r8, r2, r9
 8007a5e:	464a      	movge	r2, r9
 8007a60:	bfb8      	it	lt
 8007a62:	2200      	movlt	r2, #0
 8007a64:	e73b      	b.n	80078de <_dtoa_r+0x666>
 8007a66:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007a6a:	9f08      	ldr	r7, [sp, #32]
 8007a6c:	461c      	mov	r4, r3
 8007a6e:	e743      	b.n	80078f8 <_dtoa_r+0x680>
 8007a70:	461a      	mov	r2, r3
 8007a72:	e76f      	b.n	8007954 <_dtoa_r+0x6dc>
 8007a74:	9b07      	ldr	r3, [sp, #28]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	dc18      	bgt.n	8007aac <_dtoa_r+0x834>
 8007a7a:	9b02      	ldr	r3, [sp, #8]
 8007a7c:	b9b3      	cbnz	r3, 8007aac <_dtoa_r+0x834>
 8007a7e:	9b03      	ldr	r3, [sp, #12]
 8007a80:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007a84:	b9a2      	cbnz	r2, 8007ab0 <_dtoa_r+0x838>
 8007a86:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a8a:	0d12      	lsrs	r2, r2, #20
 8007a8c:	0512      	lsls	r2, r2, #20
 8007a8e:	b18a      	cbz	r2, 8007ab4 <_dtoa_r+0x83c>
 8007a90:	9b05      	ldr	r3, [sp, #20]
 8007a92:	3301      	adds	r3, #1
 8007a94:	9305      	str	r3, [sp, #20]
 8007a96:	9b06      	ldr	r3, [sp, #24]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	9306      	str	r3, [sp, #24]
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	930a      	str	r3, [sp, #40]	; 0x28
 8007aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f47f af6f 	bne.w	8007986 <_dtoa_r+0x70e>
 8007aa8:	2001      	movs	r0, #1
 8007aaa:	e774      	b.n	8007996 <_dtoa_r+0x71e>
 8007aac:	2300      	movs	r3, #0
 8007aae:	e7f6      	b.n	8007a9e <_dtoa_r+0x826>
 8007ab0:	9b02      	ldr	r3, [sp, #8]
 8007ab2:	e7f4      	b.n	8007a9e <_dtoa_r+0x826>
 8007ab4:	920a      	str	r2, [sp, #40]	; 0x28
 8007ab6:	e7f3      	b.n	8007aa0 <_dtoa_r+0x828>
 8007ab8:	d081      	beq.n	80079be <_dtoa_r+0x746>
 8007aba:	4610      	mov	r0, r2
 8007abc:	301c      	adds	r0, #28
 8007abe:	e777      	b.n	80079b0 <_dtoa_r+0x738>
 8007ac0:	f1b9 0f00 	cmp.w	r9, #0
 8007ac4:	dc37      	bgt.n	8007b36 <_dtoa_r+0x8be>
 8007ac6:	9b07      	ldr	r3, [sp, #28]
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	dd34      	ble.n	8007b36 <_dtoa_r+0x8be>
 8007acc:	46ca      	mov	sl, r9
 8007ace:	f1ba 0f00 	cmp.w	sl, #0
 8007ad2:	d10d      	bne.n	8007af0 <_dtoa_r+0x878>
 8007ad4:	4621      	mov	r1, r4
 8007ad6:	4653      	mov	r3, sl
 8007ad8:	2205      	movs	r2, #5
 8007ada:	4630      	mov	r0, r6
 8007adc:	f000 f9ca 	bl	8007e74 <__multadd>
 8007ae0:	4601      	mov	r1, r0
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	f000 fbe1 	bl	80082ac <__mcmp>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	f73f adde 	bgt.w	80076ac <_dtoa_r+0x434>
 8007af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007af2:	f8dd 8000 	ldr.w	r8, [sp]
 8007af6:	ea6f 0b03 	mvn.w	fp, r3
 8007afa:	f04f 0900 	mov.w	r9, #0
 8007afe:	4621      	mov	r1, r4
 8007b00:	4630      	mov	r0, r6
 8007b02:	f000 f995 	bl	8007e30 <_Bfree>
 8007b06:	2f00      	cmp	r7, #0
 8007b08:	f43f aea7 	beq.w	800785a <_dtoa_r+0x5e2>
 8007b0c:	f1b9 0f00 	cmp.w	r9, #0
 8007b10:	d005      	beq.n	8007b1e <_dtoa_r+0x8a6>
 8007b12:	45b9      	cmp	r9, r7
 8007b14:	d003      	beq.n	8007b1e <_dtoa_r+0x8a6>
 8007b16:	4649      	mov	r1, r9
 8007b18:	4630      	mov	r0, r6
 8007b1a:	f000 f989 	bl	8007e30 <_Bfree>
 8007b1e:	4639      	mov	r1, r7
 8007b20:	4630      	mov	r0, r6
 8007b22:	f000 f985 	bl	8007e30 <_Bfree>
 8007b26:	e698      	b.n	800785a <_dtoa_r+0x5e2>
 8007b28:	2400      	movs	r4, #0
 8007b2a:	4627      	mov	r7, r4
 8007b2c:	e7e0      	b.n	8007af0 <_dtoa_r+0x878>
 8007b2e:	46bb      	mov	fp, r7
 8007b30:	4604      	mov	r4, r0
 8007b32:	4607      	mov	r7, r0
 8007b34:	e5ba      	b.n	80076ac <_dtoa_r+0x434>
 8007b36:	9b08      	ldr	r3, [sp, #32]
 8007b38:	46ca      	mov	sl, r9
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f000 8100 	beq.w	8007d40 <_dtoa_r+0xac8>
 8007b40:	f1b8 0f00 	cmp.w	r8, #0
 8007b44:	dd05      	ble.n	8007b52 <_dtoa_r+0x8da>
 8007b46:	4639      	mov	r1, r7
 8007b48:	4642      	mov	r2, r8
 8007b4a:	4630      	mov	r0, r6
 8007b4c:	f000 fb42 	bl	80081d4 <__lshift>
 8007b50:	4607      	mov	r7, r0
 8007b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d05d      	beq.n	8007c14 <_dtoa_r+0x99c>
 8007b58:	6879      	ldr	r1, [r7, #4]
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	f000 f928 	bl	8007db0 <_Balloc>
 8007b60:	4680      	mov	r8, r0
 8007b62:	b928      	cbnz	r0, 8007b70 <_dtoa_r+0x8f8>
 8007b64:	4b82      	ldr	r3, [pc, #520]	; (8007d70 <_dtoa_r+0xaf8>)
 8007b66:	4602      	mov	r2, r0
 8007b68:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007b6c:	f7ff bb9a 	b.w	80072a4 <_dtoa_r+0x2c>
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	3202      	adds	r2, #2
 8007b74:	0092      	lsls	r2, r2, #2
 8007b76:	f107 010c 	add.w	r1, r7, #12
 8007b7a:	300c      	adds	r0, #12
 8007b7c:	f000 f90a 	bl	8007d94 <memcpy>
 8007b80:	2201      	movs	r2, #1
 8007b82:	4641      	mov	r1, r8
 8007b84:	4630      	mov	r0, r6
 8007b86:	f000 fb25 	bl	80081d4 <__lshift>
 8007b8a:	9b00      	ldr	r3, [sp, #0]
 8007b8c:	3301      	adds	r3, #1
 8007b8e:	9305      	str	r3, [sp, #20]
 8007b90:	9b00      	ldr	r3, [sp, #0]
 8007b92:	4453      	add	r3, sl
 8007b94:	9309      	str	r3, [sp, #36]	; 0x24
 8007b96:	9b02      	ldr	r3, [sp, #8]
 8007b98:	f003 0301 	and.w	r3, r3, #1
 8007b9c:	46b9      	mov	r9, r7
 8007b9e:	9308      	str	r3, [sp, #32]
 8007ba0:	4607      	mov	r7, r0
 8007ba2:	9b05      	ldr	r3, [sp, #20]
 8007ba4:	4621      	mov	r1, r4
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	4628      	mov	r0, r5
 8007baa:	9302      	str	r3, [sp, #8]
 8007bac:	f7ff fad6 	bl	800715c <quorem>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	3330      	adds	r3, #48	; 0x30
 8007bb4:	9006      	str	r0, [sp, #24]
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	4628      	mov	r0, r5
 8007bba:	930a      	str	r3, [sp, #40]	; 0x28
 8007bbc:	f000 fb76 	bl	80082ac <__mcmp>
 8007bc0:	463a      	mov	r2, r7
 8007bc2:	4682      	mov	sl, r0
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	4630      	mov	r0, r6
 8007bc8:	f000 fb8c 	bl	80082e4 <__mdiff>
 8007bcc:	68c2      	ldr	r2, [r0, #12]
 8007bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd0:	4680      	mov	r8, r0
 8007bd2:	bb0a      	cbnz	r2, 8007c18 <_dtoa_r+0x9a0>
 8007bd4:	4601      	mov	r1, r0
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	f000 fb68 	bl	80082ac <__mcmp>
 8007bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bde:	4602      	mov	r2, r0
 8007be0:	4641      	mov	r1, r8
 8007be2:	4630      	mov	r0, r6
 8007be4:	920e      	str	r2, [sp, #56]	; 0x38
 8007be6:	930a      	str	r3, [sp, #40]	; 0x28
 8007be8:	f000 f922 	bl	8007e30 <_Bfree>
 8007bec:	9b07      	ldr	r3, [sp, #28]
 8007bee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bf0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007bf4:	ea43 0102 	orr.w	r1, r3, r2
 8007bf8:	9b08      	ldr	r3, [sp, #32]
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bfe:	d10d      	bne.n	8007c1c <_dtoa_r+0x9a4>
 8007c00:	2b39      	cmp	r3, #57	; 0x39
 8007c02:	d029      	beq.n	8007c58 <_dtoa_r+0x9e0>
 8007c04:	f1ba 0f00 	cmp.w	sl, #0
 8007c08:	dd01      	ble.n	8007c0e <_dtoa_r+0x996>
 8007c0a:	9b06      	ldr	r3, [sp, #24]
 8007c0c:	3331      	adds	r3, #49	; 0x31
 8007c0e:	9a02      	ldr	r2, [sp, #8]
 8007c10:	7013      	strb	r3, [r2, #0]
 8007c12:	e774      	b.n	8007afe <_dtoa_r+0x886>
 8007c14:	4638      	mov	r0, r7
 8007c16:	e7b8      	b.n	8007b8a <_dtoa_r+0x912>
 8007c18:	2201      	movs	r2, #1
 8007c1a:	e7e1      	b.n	8007be0 <_dtoa_r+0x968>
 8007c1c:	f1ba 0f00 	cmp.w	sl, #0
 8007c20:	db06      	blt.n	8007c30 <_dtoa_r+0x9b8>
 8007c22:	9907      	ldr	r1, [sp, #28]
 8007c24:	ea41 0a0a 	orr.w	sl, r1, sl
 8007c28:	9908      	ldr	r1, [sp, #32]
 8007c2a:	ea5a 0101 	orrs.w	r1, sl, r1
 8007c2e:	d120      	bne.n	8007c72 <_dtoa_r+0x9fa>
 8007c30:	2a00      	cmp	r2, #0
 8007c32:	ddec      	ble.n	8007c0e <_dtoa_r+0x996>
 8007c34:	4629      	mov	r1, r5
 8007c36:	2201      	movs	r2, #1
 8007c38:	4630      	mov	r0, r6
 8007c3a:	9305      	str	r3, [sp, #20]
 8007c3c:	f000 faca 	bl	80081d4 <__lshift>
 8007c40:	4621      	mov	r1, r4
 8007c42:	4605      	mov	r5, r0
 8007c44:	f000 fb32 	bl	80082ac <__mcmp>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	9b05      	ldr	r3, [sp, #20]
 8007c4c:	dc02      	bgt.n	8007c54 <_dtoa_r+0x9dc>
 8007c4e:	d1de      	bne.n	8007c0e <_dtoa_r+0x996>
 8007c50:	07da      	lsls	r2, r3, #31
 8007c52:	d5dc      	bpl.n	8007c0e <_dtoa_r+0x996>
 8007c54:	2b39      	cmp	r3, #57	; 0x39
 8007c56:	d1d8      	bne.n	8007c0a <_dtoa_r+0x992>
 8007c58:	9a02      	ldr	r2, [sp, #8]
 8007c5a:	2339      	movs	r3, #57	; 0x39
 8007c5c:	7013      	strb	r3, [r2, #0]
 8007c5e:	4643      	mov	r3, r8
 8007c60:	4698      	mov	r8, r3
 8007c62:	3b01      	subs	r3, #1
 8007c64:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007c68:	2a39      	cmp	r2, #57	; 0x39
 8007c6a:	d051      	beq.n	8007d10 <_dtoa_r+0xa98>
 8007c6c:	3201      	adds	r2, #1
 8007c6e:	701a      	strb	r2, [r3, #0]
 8007c70:	e745      	b.n	8007afe <_dtoa_r+0x886>
 8007c72:	2a00      	cmp	r2, #0
 8007c74:	dd03      	ble.n	8007c7e <_dtoa_r+0xa06>
 8007c76:	2b39      	cmp	r3, #57	; 0x39
 8007c78:	d0ee      	beq.n	8007c58 <_dtoa_r+0x9e0>
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	e7c7      	b.n	8007c0e <_dtoa_r+0x996>
 8007c7e:	9a05      	ldr	r2, [sp, #20]
 8007c80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c82:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c86:	428a      	cmp	r2, r1
 8007c88:	d02b      	beq.n	8007ce2 <_dtoa_r+0xa6a>
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	220a      	movs	r2, #10
 8007c90:	4630      	mov	r0, r6
 8007c92:	f000 f8ef 	bl	8007e74 <__multadd>
 8007c96:	45b9      	cmp	r9, r7
 8007c98:	4605      	mov	r5, r0
 8007c9a:	f04f 0300 	mov.w	r3, #0
 8007c9e:	f04f 020a 	mov.w	r2, #10
 8007ca2:	4649      	mov	r1, r9
 8007ca4:	4630      	mov	r0, r6
 8007ca6:	d107      	bne.n	8007cb8 <_dtoa_r+0xa40>
 8007ca8:	f000 f8e4 	bl	8007e74 <__multadd>
 8007cac:	4681      	mov	r9, r0
 8007cae:	4607      	mov	r7, r0
 8007cb0:	9b05      	ldr	r3, [sp, #20]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	9305      	str	r3, [sp, #20]
 8007cb6:	e774      	b.n	8007ba2 <_dtoa_r+0x92a>
 8007cb8:	f000 f8dc 	bl	8007e74 <__multadd>
 8007cbc:	4639      	mov	r1, r7
 8007cbe:	4681      	mov	r9, r0
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	220a      	movs	r2, #10
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	f000 f8d5 	bl	8007e74 <__multadd>
 8007cca:	4607      	mov	r7, r0
 8007ccc:	e7f0      	b.n	8007cb0 <_dtoa_r+0xa38>
 8007cce:	f1ba 0f00 	cmp.w	sl, #0
 8007cd2:	9a00      	ldr	r2, [sp, #0]
 8007cd4:	bfcc      	ite	gt
 8007cd6:	46d0      	movgt	r8, sl
 8007cd8:	f04f 0801 	movle.w	r8, #1
 8007cdc:	4490      	add	r8, r2
 8007cde:	f04f 0900 	mov.w	r9, #0
 8007ce2:	4629      	mov	r1, r5
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	9302      	str	r3, [sp, #8]
 8007cea:	f000 fa73 	bl	80081d4 <__lshift>
 8007cee:	4621      	mov	r1, r4
 8007cf0:	4605      	mov	r5, r0
 8007cf2:	f000 fadb 	bl	80082ac <__mcmp>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	dcb1      	bgt.n	8007c5e <_dtoa_r+0x9e6>
 8007cfa:	d102      	bne.n	8007d02 <_dtoa_r+0xa8a>
 8007cfc:	9b02      	ldr	r3, [sp, #8]
 8007cfe:	07db      	lsls	r3, r3, #31
 8007d00:	d4ad      	bmi.n	8007c5e <_dtoa_r+0x9e6>
 8007d02:	4643      	mov	r3, r8
 8007d04:	4698      	mov	r8, r3
 8007d06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d0a:	2a30      	cmp	r2, #48	; 0x30
 8007d0c:	d0fa      	beq.n	8007d04 <_dtoa_r+0xa8c>
 8007d0e:	e6f6      	b.n	8007afe <_dtoa_r+0x886>
 8007d10:	9a00      	ldr	r2, [sp, #0]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d1a4      	bne.n	8007c60 <_dtoa_r+0x9e8>
 8007d16:	f10b 0b01 	add.w	fp, fp, #1
 8007d1a:	2331      	movs	r3, #49	; 0x31
 8007d1c:	e778      	b.n	8007c10 <_dtoa_r+0x998>
 8007d1e:	4b15      	ldr	r3, [pc, #84]	; (8007d74 <_dtoa_r+0xafc>)
 8007d20:	f7ff bb12 	b.w	8007348 <_dtoa_r+0xd0>
 8007d24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	f47f aaee 	bne.w	8007308 <_dtoa_r+0x90>
 8007d2c:	4b12      	ldr	r3, [pc, #72]	; (8007d78 <_dtoa_r+0xb00>)
 8007d2e:	f7ff bb0b 	b.w	8007348 <_dtoa_r+0xd0>
 8007d32:	f1ba 0f00 	cmp.w	sl, #0
 8007d36:	dc03      	bgt.n	8007d40 <_dtoa_r+0xac8>
 8007d38:	9b07      	ldr	r3, [sp, #28]
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	f73f aec7 	bgt.w	8007ace <_dtoa_r+0x856>
 8007d40:	f8dd 8000 	ldr.w	r8, [sp]
 8007d44:	4621      	mov	r1, r4
 8007d46:	4628      	mov	r0, r5
 8007d48:	f7ff fa08 	bl	800715c <quorem>
 8007d4c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007d50:	f808 3b01 	strb.w	r3, [r8], #1
 8007d54:	9a00      	ldr	r2, [sp, #0]
 8007d56:	eba8 0202 	sub.w	r2, r8, r2
 8007d5a:	4592      	cmp	sl, r2
 8007d5c:	ddb7      	ble.n	8007cce <_dtoa_r+0xa56>
 8007d5e:	4629      	mov	r1, r5
 8007d60:	2300      	movs	r3, #0
 8007d62:	220a      	movs	r2, #10
 8007d64:	4630      	mov	r0, r6
 8007d66:	f000 f885 	bl	8007e74 <__multadd>
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	e7ea      	b.n	8007d44 <_dtoa_r+0xacc>
 8007d6e:	bf00      	nop
 8007d70:	0800984f 	.word	0x0800984f
 8007d74:	080097a8 	.word	0x080097a8
 8007d78:	080097cc 	.word	0x080097cc

08007d7c <_localeconv_r>:
 8007d7c:	4800      	ldr	r0, [pc, #0]	; (8007d80 <_localeconv_r+0x4>)
 8007d7e:	4770      	bx	lr
 8007d80:	20000174 	.word	0x20000174

08007d84 <malloc>:
 8007d84:	4b02      	ldr	r3, [pc, #8]	; (8007d90 <malloc+0xc>)
 8007d86:	4601      	mov	r1, r0
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	f000 bbef 	b.w	800856c <_malloc_r>
 8007d8e:	bf00      	nop
 8007d90:	20000020 	.word	0x20000020

08007d94 <memcpy>:
 8007d94:	440a      	add	r2, r1
 8007d96:	4291      	cmp	r1, r2
 8007d98:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d9c:	d100      	bne.n	8007da0 <memcpy+0xc>
 8007d9e:	4770      	bx	lr
 8007da0:	b510      	push	{r4, lr}
 8007da2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007da6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007daa:	4291      	cmp	r1, r2
 8007dac:	d1f9      	bne.n	8007da2 <memcpy+0xe>
 8007dae:	bd10      	pop	{r4, pc}

08007db0 <_Balloc>:
 8007db0:	b570      	push	{r4, r5, r6, lr}
 8007db2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007db4:	4604      	mov	r4, r0
 8007db6:	460d      	mov	r5, r1
 8007db8:	b976      	cbnz	r6, 8007dd8 <_Balloc+0x28>
 8007dba:	2010      	movs	r0, #16
 8007dbc:	f7ff ffe2 	bl	8007d84 <malloc>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	6260      	str	r0, [r4, #36]	; 0x24
 8007dc4:	b920      	cbnz	r0, 8007dd0 <_Balloc+0x20>
 8007dc6:	4b18      	ldr	r3, [pc, #96]	; (8007e28 <_Balloc+0x78>)
 8007dc8:	4818      	ldr	r0, [pc, #96]	; (8007e2c <_Balloc+0x7c>)
 8007dca:	2166      	movs	r1, #102	; 0x66
 8007dcc:	f000 fd94 	bl	80088f8 <__assert_func>
 8007dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dd4:	6006      	str	r6, [r0, #0]
 8007dd6:	60c6      	str	r6, [r0, #12]
 8007dd8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007dda:	68f3      	ldr	r3, [r6, #12]
 8007ddc:	b183      	cbz	r3, 8007e00 <_Balloc+0x50>
 8007dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007de6:	b9b8      	cbnz	r0, 8007e18 <_Balloc+0x68>
 8007de8:	2101      	movs	r1, #1
 8007dea:	fa01 f605 	lsl.w	r6, r1, r5
 8007dee:	1d72      	adds	r2, r6, #5
 8007df0:	0092      	lsls	r2, r2, #2
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 fb5a 	bl	80084ac <_calloc_r>
 8007df8:	b160      	cbz	r0, 8007e14 <_Balloc+0x64>
 8007dfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007dfe:	e00e      	b.n	8007e1e <_Balloc+0x6e>
 8007e00:	2221      	movs	r2, #33	; 0x21
 8007e02:	2104      	movs	r1, #4
 8007e04:	4620      	mov	r0, r4
 8007e06:	f000 fb51 	bl	80084ac <_calloc_r>
 8007e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e0c:	60f0      	str	r0, [r6, #12]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e4      	bne.n	8007dde <_Balloc+0x2e>
 8007e14:	2000      	movs	r0, #0
 8007e16:	bd70      	pop	{r4, r5, r6, pc}
 8007e18:	6802      	ldr	r2, [r0, #0]
 8007e1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e24:	e7f7      	b.n	8007e16 <_Balloc+0x66>
 8007e26:	bf00      	nop
 8007e28:	080097d9 	.word	0x080097d9
 8007e2c:	08009860 	.word	0x08009860

08007e30 <_Bfree>:
 8007e30:	b570      	push	{r4, r5, r6, lr}
 8007e32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e34:	4605      	mov	r5, r0
 8007e36:	460c      	mov	r4, r1
 8007e38:	b976      	cbnz	r6, 8007e58 <_Bfree+0x28>
 8007e3a:	2010      	movs	r0, #16
 8007e3c:	f7ff ffa2 	bl	8007d84 <malloc>
 8007e40:	4602      	mov	r2, r0
 8007e42:	6268      	str	r0, [r5, #36]	; 0x24
 8007e44:	b920      	cbnz	r0, 8007e50 <_Bfree+0x20>
 8007e46:	4b09      	ldr	r3, [pc, #36]	; (8007e6c <_Bfree+0x3c>)
 8007e48:	4809      	ldr	r0, [pc, #36]	; (8007e70 <_Bfree+0x40>)
 8007e4a:	218a      	movs	r1, #138	; 0x8a
 8007e4c:	f000 fd54 	bl	80088f8 <__assert_func>
 8007e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e54:	6006      	str	r6, [r0, #0]
 8007e56:	60c6      	str	r6, [r0, #12]
 8007e58:	b13c      	cbz	r4, 8007e6a <_Bfree+0x3a>
 8007e5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007e5c:	6862      	ldr	r2, [r4, #4]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e64:	6021      	str	r1, [r4, #0]
 8007e66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e6a:	bd70      	pop	{r4, r5, r6, pc}
 8007e6c:	080097d9 	.word	0x080097d9
 8007e70:	08009860 	.word	0x08009860

08007e74 <__multadd>:
 8007e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e78:	690e      	ldr	r6, [r1, #16]
 8007e7a:	4607      	mov	r7, r0
 8007e7c:	4698      	mov	r8, r3
 8007e7e:	460c      	mov	r4, r1
 8007e80:	f101 0014 	add.w	r0, r1, #20
 8007e84:	2300      	movs	r3, #0
 8007e86:	6805      	ldr	r5, [r0, #0]
 8007e88:	b2a9      	uxth	r1, r5
 8007e8a:	fb02 8101 	mla	r1, r2, r1, r8
 8007e8e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007e92:	0c2d      	lsrs	r5, r5, #16
 8007e94:	fb02 c505 	mla	r5, r2, r5, ip
 8007e98:	b289      	uxth	r1, r1
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007ea0:	429e      	cmp	r6, r3
 8007ea2:	f840 1b04 	str.w	r1, [r0], #4
 8007ea6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007eaa:	dcec      	bgt.n	8007e86 <__multadd+0x12>
 8007eac:	f1b8 0f00 	cmp.w	r8, #0
 8007eb0:	d022      	beq.n	8007ef8 <__multadd+0x84>
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	42b3      	cmp	r3, r6
 8007eb6:	dc19      	bgt.n	8007eec <__multadd+0x78>
 8007eb8:	6861      	ldr	r1, [r4, #4]
 8007eba:	4638      	mov	r0, r7
 8007ebc:	3101      	adds	r1, #1
 8007ebe:	f7ff ff77 	bl	8007db0 <_Balloc>
 8007ec2:	4605      	mov	r5, r0
 8007ec4:	b928      	cbnz	r0, 8007ed2 <__multadd+0x5e>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	4b0d      	ldr	r3, [pc, #52]	; (8007f00 <__multadd+0x8c>)
 8007eca:	480e      	ldr	r0, [pc, #56]	; (8007f04 <__multadd+0x90>)
 8007ecc:	21b5      	movs	r1, #181	; 0xb5
 8007ece:	f000 fd13 	bl	80088f8 <__assert_func>
 8007ed2:	6922      	ldr	r2, [r4, #16]
 8007ed4:	3202      	adds	r2, #2
 8007ed6:	f104 010c 	add.w	r1, r4, #12
 8007eda:	0092      	lsls	r2, r2, #2
 8007edc:	300c      	adds	r0, #12
 8007ede:	f7ff ff59 	bl	8007d94 <memcpy>
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	4638      	mov	r0, r7
 8007ee6:	f7ff ffa3 	bl	8007e30 <_Bfree>
 8007eea:	462c      	mov	r4, r5
 8007eec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007ef0:	3601      	adds	r6, #1
 8007ef2:	f8c3 8014 	str.w	r8, [r3, #20]
 8007ef6:	6126      	str	r6, [r4, #16]
 8007ef8:	4620      	mov	r0, r4
 8007efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007efe:	bf00      	nop
 8007f00:	0800984f 	.word	0x0800984f
 8007f04:	08009860 	.word	0x08009860

08007f08 <__hi0bits>:
 8007f08:	0c03      	lsrs	r3, r0, #16
 8007f0a:	041b      	lsls	r3, r3, #16
 8007f0c:	b9d3      	cbnz	r3, 8007f44 <__hi0bits+0x3c>
 8007f0e:	0400      	lsls	r0, r0, #16
 8007f10:	2310      	movs	r3, #16
 8007f12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f16:	bf04      	itt	eq
 8007f18:	0200      	lsleq	r0, r0, #8
 8007f1a:	3308      	addeq	r3, #8
 8007f1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f20:	bf04      	itt	eq
 8007f22:	0100      	lsleq	r0, r0, #4
 8007f24:	3304      	addeq	r3, #4
 8007f26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f2a:	bf04      	itt	eq
 8007f2c:	0080      	lsleq	r0, r0, #2
 8007f2e:	3302      	addeq	r3, #2
 8007f30:	2800      	cmp	r0, #0
 8007f32:	db05      	blt.n	8007f40 <__hi0bits+0x38>
 8007f34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f38:	f103 0301 	add.w	r3, r3, #1
 8007f3c:	bf08      	it	eq
 8007f3e:	2320      	moveq	r3, #32
 8007f40:	4618      	mov	r0, r3
 8007f42:	4770      	bx	lr
 8007f44:	2300      	movs	r3, #0
 8007f46:	e7e4      	b.n	8007f12 <__hi0bits+0xa>

08007f48 <__lo0bits>:
 8007f48:	6803      	ldr	r3, [r0, #0]
 8007f4a:	f013 0207 	ands.w	r2, r3, #7
 8007f4e:	4601      	mov	r1, r0
 8007f50:	d00b      	beq.n	8007f6a <__lo0bits+0x22>
 8007f52:	07da      	lsls	r2, r3, #31
 8007f54:	d424      	bmi.n	8007fa0 <__lo0bits+0x58>
 8007f56:	0798      	lsls	r0, r3, #30
 8007f58:	bf49      	itett	mi
 8007f5a:	085b      	lsrmi	r3, r3, #1
 8007f5c:	089b      	lsrpl	r3, r3, #2
 8007f5e:	2001      	movmi	r0, #1
 8007f60:	600b      	strmi	r3, [r1, #0]
 8007f62:	bf5c      	itt	pl
 8007f64:	600b      	strpl	r3, [r1, #0]
 8007f66:	2002      	movpl	r0, #2
 8007f68:	4770      	bx	lr
 8007f6a:	b298      	uxth	r0, r3
 8007f6c:	b9b0      	cbnz	r0, 8007f9c <__lo0bits+0x54>
 8007f6e:	0c1b      	lsrs	r3, r3, #16
 8007f70:	2010      	movs	r0, #16
 8007f72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007f76:	bf04      	itt	eq
 8007f78:	0a1b      	lsreq	r3, r3, #8
 8007f7a:	3008      	addeq	r0, #8
 8007f7c:	071a      	lsls	r2, r3, #28
 8007f7e:	bf04      	itt	eq
 8007f80:	091b      	lsreq	r3, r3, #4
 8007f82:	3004      	addeq	r0, #4
 8007f84:	079a      	lsls	r2, r3, #30
 8007f86:	bf04      	itt	eq
 8007f88:	089b      	lsreq	r3, r3, #2
 8007f8a:	3002      	addeq	r0, #2
 8007f8c:	07da      	lsls	r2, r3, #31
 8007f8e:	d403      	bmi.n	8007f98 <__lo0bits+0x50>
 8007f90:	085b      	lsrs	r3, r3, #1
 8007f92:	f100 0001 	add.w	r0, r0, #1
 8007f96:	d005      	beq.n	8007fa4 <__lo0bits+0x5c>
 8007f98:	600b      	str	r3, [r1, #0]
 8007f9a:	4770      	bx	lr
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	e7e8      	b.n	8007f72 <__lo0bits+0x2a>
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	4770      	bx	lr
 8007fa4:	2020      	movs	r0, #32
 8007fa6:	4770      	bx	lr

08007fa8 <__i2b>:
 8007fa8:	b510      	push	{r4, lr}
 8007faa:	460c      	mov	r4, r1
 8007fac:	2101      	movs	r1, #1
 8007fae:	f7ff feff 	bl	8007db0 <_Balloc>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	b928      	cbnz	r0, 8007fc2 <__i2b+0x1a>
 8007fb6:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <__i2b+0x24>)
 8007fb8:	4805      	ldr	r0, [pc, #20]	; (8007fd0 <__i2b+0x28>)
 8007fba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007fbe:	f000 fc9b 	bl	80088f8 <__assert_func>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	6144      	str	r4, [r0, #20]
 8007fc6:	6103      	str	r3, [r0, #16]
 8007fc8:	bd10      	pop	{r4, pc}
 8007fca:	bf00      	nop
 8007fcc:	0800984f 	.word	0x0800984f
 8007fd0:	08009860 	.word	0x08009860

08007fd4 <__multiply>:
 8007fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd8:	4614      	mov	r4, r2
 8007fda:	690a      	ldr	r2, [r1, #16]
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	bfb8      	it	lt
 8007fe2:	460b      	movlt	r3, r1
 8007fe4:	460d      	mov	r5, r1
 8007fe6:	bfbc      	itt	lt
 8007fe8:	4625      	movlt	r5, r4
 8007fea:	461c      	movlt	r4, r3
 8007fec:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007ff0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007ff4:	68ab      	ldr	r3, [r5, #8]
 8007ff6:	6869      	ldr	r1, [r5, #4]
 8007ff8:	eb0a 0709 	add.w	r7, sl, r9
 8007ffc:	42bb      	cmp	r3, r7
 8007ffe:	b085      	sub	sp, #20
 8008000:	bfb8      	it	lt
 8008002:	3101      	addlt	r1, #1
 8008004:	f7ff fed4 	bl	8007db0 <_Balloc>
 8008008:	b930      	cbnz	r0, 8008018 <__multiply+0x44>
 800800a:	4602      	mov	r2, r0
 800800c:	4b42      	ldr	r3, [pc, #264]	; (8008118 <__multiply+0x144>)
 800800e:	4843      	ldr	r0, [pc, #268]	; (800811c <__multiply+0x148>)
 8008010:	f240 115d 	movw	r1, #349	; 0x15d
 8008014:	f000 fc70 	bl	80088f8 <__assert_func>
 8008018:	f100 0614 	add.w	r6, r0, #20
 800801c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008020:	4633      	mov	r3, r6
 8008022:	2200      	movs	r2, #0
 8008024:	4543      	cmp	r3, r8
 8008026:	d31e      	bcc.n	8008066 <__multiply+0x92>
 8008028:	f105 0c14 	add.w	ip, r5, #20
 800802c:	f104 0314 	add.w	r3, r4, #20
 8008030:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008034:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008038:	9202      	str	r2, [sp, #8]
 800803a:	ebac 0205 	sub.w	r2, ip, r5
 800803e:	3a15      	subs	r2, #21
 8008040:	f022 0203 	bic.w	r2, r2, #3
 8008044:	3204      	adds	r2, #4
 8008046:	f105 0115 	add.w	r1, r5, #21
 800804a:	458c      	cmp	ip, r1
 800804c:	bf38      	it	cc
 800804e:	2204      	movcc	r2, #4
 8008050:	9201      	str	r2, [sp, #4]
 8008052:	9a02      	ldr	r2, [sp, #8]
 8008054:	9303      	str	r3, [sp, #12]
 8008056:	429a      	cmp	r2, r3
 8008058:	d808      	bhi.n	800806c <__multiply+0x98>
 800805a:	2f00      	cmp	r7, #0
 800805c:	dc55      	bgt.n	800810a <__multiply+0x136>
 800805e:	6107      	str	r7, [r0, #16]
 8008060:	b005      	add	sp, #20
 8008062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008066:	f843 2b04 	str.w	r2, [r3], #4
 800806a:	e7db      	b.n	8008024 <__multiply+0x50>
 800806c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008070:	f1ba 0f00 	cmp.w	sl, #0
 8008074:	d020      	beq.n	80080b8 <__multiply+0xe4>
 8008076:	f105 0e14 	add.w	lr, r5, #20
 800807a:	46b1      	mov	r9, r6
 800807c:	2200      	movs	r2, #0
 800807e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008082:	f8d9 b000 	ldr.w	fp, [r9]
 8008086:	b2a1      	uxth	r1, r4
 8008088:	fa1f fb8b 	uxth.w	fp, fp
 800808c:	fb0a b101 	mla	r1, sl, r1, fp
 8008090:	4411      	add	r1, r2
 8008092:	f8d9 2000 	ldr.w	r2, [r9]
 8008096:	0c24      	lsrs	r4, r4, #16
 8008098:	0c12      	lsrs	r2, r2, #16
 800809a:	fb0a 2404 	mla	r4, sl, r4, r2
 800809e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80080a2:	b289      	uxth	r1, r1
 80080a4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80080a8:	45f4      	cmp	ip, lr
 80080aa:	f849 1b04 	str.w	r1, [r9], #4
 80080ae:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80080b2:	d8e4      	bhi.n	800807e <__multiply+0xaa>
 80080b4:	9901      	ldr	r1, [sp, #4]
 80080b6:	5072      	str	r2, [r6, r1]
 80080b8:	9a03      	ldr	r2, [sp, #12]
 80080ba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80080be:	3304      	adds	r3, #4
 80080c0:	f1b9 0f00 	cmp.w	r9, #0
 80080c4:	d01f      	beq.n	8008106 <__multiply+0x132>
 80080c6:	6834      	ldr	r4, [r6, #0]
 80080c8:	f105 0114 	add.w	r1, r5, #20
 80080cc:	46b6      	mov	lr, r6
 80080ce:	f04f 0a00 	mov.w	sl, #0
 80080d2:	880a      	ldrh	r2, [r1, #0]
 80080d4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80080d8:	fb09 b202 	mla	r2, r9, r2, fp
 80080dc:	4492      	add	sl, r2
 80080de:	b2a4      	uxth	r4, r4
 80080e0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80080e4:	f84e 4b04 	str.w	r4, [lr], #4
 80080e8:	f851 4b04 	ldr.w	r4, [r1], #4
 80080ec:	f8be 2000 	ldrh.w	r2, [lr]
 80080f0:	0c24      	lsrs	r4, r4, #16
 80080f2:	fb09 2404 	mla	r4, r9, r4, r2
 80080f6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80080fa:	458c      	cmp	ip, r1
 80080fc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008100:	d8e7      	bhi.n	80080d2 <__multiply+0xfe>
 8008102:	9a01      	ldr	r2, [sp, #4]
 8008104:	50b4      	str	r4, [r6, r2]
 8008106:	3604      	adds	r6, #4
 8008108:	e7a3      	b.n	8008052 <__multiply+0x7e>
 800810a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1a5      	bne.n	800805e <__multiply+0x8a>
 8008112:	3f01      	subs	r7, #1
 8008114:	e7a1      	b.n	800805a <__multiply+0x86>
 8008116:	bf00      	nop
 8008118:	0800984f 	.word	0x0800984f
 800811c:	08009860 	.word	0x08009860

08008120 <__pow5mult>:
 8008120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008124:	4615      	mov	r5, r2
 8008126:	f012 0203 	ands.w	r2, r2, #3
 800812a:	4606      	mov	r6, r0
 800812c:	460f      	mov	r7, r1
 800812e:	d007      	beq.n	8008140 <__pow5mult+0x20>
 8008130:	4c25      	ldr	r4, [pc, #148]	; (80081c8 <__pow5mult+0xa8>)
 8008132:	3a01      	subs	r2, #1
 8008134:	2300      	movs	r3, #0
 8008136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800813a:	f7ff fe9b 	bl	8007e74 <__multadd>
 800813e:	4607      	mov	r7, r0
 8008140:	10ad      	asrs	r5, r5, #2
 8008142:	d03d      	beq.n	80081c0 <__pow5mult+0xa0>
 8008144:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008146:	b97c      	cbnz	r4, 8008168 <__pow5mult+0x48>
 8008148:	2010      	movs	r0, #16
 800814a:	f7ff fe1b 	bl	8007d84 <malloc>
 800814e:	4602      	mov	r2, r0
 8008150:	6270      	str	r0, [r6, #36]	; 0x24
 8008152:	b928      	cbnz	r0, 8008160 <__pow5mult+0x40>
 8008154:	4b1d      	ldr	r3, [pc, #116]	; (80081cc <__pow5mult+0xac>)
 8008156:	481e      	ldr	r0, [pc, #120]	; (80081d0 <__pow5mult+0xb0>)
 8008158:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800815c:	f000 fbcc 	bl	80088f8 <__assert_func>
 8008160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008164:	6004      	str	r4, [r0, #0]
 8008166:	60c4      	str	r4, [r0, #12]
 8008168:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800816c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008170:	b94c      	cbnz	r4, 8008186 <__pow5mult+0x66>
 8008172:	f240 2171 	movw	r1, #625	; 0x271
 8008176:	4630      	mov	r0, r6
 8008178:	f7ff ff16 	bl	8007fa8 <__i2b>
 800817c:	2300      	movs	r3, #0
 800817e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008182:	4604      	mov	r4, r0
 8008184:	6003      	str	r3, [r0, #0]
 8008186:	f04f 0900 	mov.w	r9, #0
 800818a:	07eb      	lsls	r3, r5, #31
 800818c:	d50a      	bpl.n	80081a4 <__pow5mult+0x84>
 800818e:	4639      	mov	r1, r7
 8008190:	4622      	mov	r2, r4
 8008192:	4630      	mov	r0, r6
 8008194:	f7ff ff1e 	bl	8007fd4 <__multiply>
 8008198:	4639      	mov	r1, r7
 800819a:	4680      	mov	r8, r0
 800819c:	4630      	mov	r0, r6
 800819e:	f7ff fe47 	bl	8007e30 <_Bfree>
 80081a2:	4647      	mov	r7, r8
 80081a4:	106d      	asrs	r5, r5, #1
 80081a6:	d00b      	beq.n	80081c0 <__pow5mult+0xa0>
 80081a8:	6820      	ldr	r0, [r4, #0]
 80081aa:	b938      	cbnz	r0, 80081bc <__pow5mult+0x9c>
 80081ac:	4622      	mov	r2, r4
 80081ae:	4621      	mov	r1, r4
 80081b0:	4630      	mov	r0, r6
 80081b2:	f7ff ff0f 	bl	8007fd4 <__multiply>
 80081b6:	6020      	str	r0, [r4, #0]
 80081b8:	f8c0 9000 	str.w	r9, [r0]
 80081bc:	4604      	mov	r4, r0
 80081be:	e7e4      	b.n	800818a <__pow5mult+0x6a>
 80081c0:	4638      	mov	r0, r7
 80081c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081c6:	bf00      	nop
 80081c8:	080099b0 	.word	0x080099b0
 80081cc:	080097d9 	.word	0x080097d9
 80081d0:	08009860 	.word	0x08009860

080081d4 <__lshift>:
 80081d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d8:	460c      	mov	r4, r1
 80081da:	6849      	ldr	r1, [r1, #4]
 80081dc:	6923      	ldr	r3, [r4, #16]
 80081de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081e2:	68a3      	ldr	r3, [r4, #8]
 80081e4:	4607      	mov	r7, r0
 80081e6:	4691      	mov	r9, r2
 80081e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081ec:	f108 0601 	add.w	r6, r8, #1
 80081f0:	42b3      	cmp	r3, r6
 80081f2:	db0b      	blt.n	800820c <__lshift+0x38>
 80081f4:	4638      	mov	r0, r7
 80081f6:	f7ff fddb 	bl	8007db0 <_Balloc>
 80081fa:	4605      	mov	r5, r0
 80081fc:	b948      	cbnz	r0, 8008212 <__lshift+0x3e>
 80081fe:	4602      	mov	r2, r0
 8008200:	4b28      	ldr	r3, [pc, #160]	; (80082a4 <__lshift+0xd0>)
 8008202:	4829      	ldr	r0, [pc, #164]	; (80082a8 <__lshift+0xd4>)
 8008204:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008208:	f000 fb76 	bl	80088f8 <__assert_func>
 800820c:	3101      	adds	r1, #1
 800820e:	005b      	lsls	r3, r3, #1
 8008210:	e7ee      	b.n	80081f0 <__lshift+0x1c>
 8008212:	2300      	movs	r3, #0
 8008214:	f100 0114 	add.w	r1, r0, #20
 8008218:	f100 0210 	add.w	r2, r0, #16
 800821c:	4618      	mov	r0, r3
 800821e:	4553      	cmp	r3, sl
 8008220:	db33      	blt.n	800828a <__lshift+0xb6>
 8008222:	6920      	ldr	r0, [r4, #16]
 8008224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008228:	f104 0314 	add.w	r3, r4, #20
 800822c:	f019 091f 	ands.w	r9, r9, #31
 8008230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008234:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008238:	d02b      	beq.n	8008292 <__lshift+0xbe>
 800823a:	f1c9 0e20 	rsb	lr, r9, #32
 800823e:	468a      	mov	sl, r1
 8008240:	2200      	movs	r2, #0
 8008242:	6818      	ldr	r0, [r3, #0]
 8008244:	fa00 f009 	lsl.w	r0, r0, r9
 8008248:	4302      	orrs	r2, r0
 800824a:	f84a 2b04 	str.w	r2, [sl], #4
 800824e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008252:	459c      	cmp	ip, r3
 8008254:	fa22 f20e 	lsr.w	r2, r2, lr
 8008258:	d8f3      	bhi.n	8008242 <__lshift+0x6e>
 800825a:	ebac 0304 	sub.w	r3, ip, r4
 800825e:	3b15      	subs	r3, #21
 8008260:	f023 0303 	bic.w	r3, r3, #3
 8008264:	3304      	adds	r3, #4
 8008266:	f104 0015 	add.w	r0, r4, #21
 800826a:	4584      	cmp	ip, r0
 800826c:	bf38      	it	cc
 800826e:	2304      	movcc	r3, #4
 8008270:	50ca      	str	r2, [r1, r3]
 8008272:	b10a      	cbz	r2, 8008278 <__lshift+0xa4>
 8008274:	f108 0602 	add.w	r6, r8, #2
 8008278:	3e01      	subs	r6, #1
 800827a:	4638      	mov	r0, r7
 800827c:	612e      	str	r6, [r5, #16]
 800827e:	4621      	mov	r1, r4
 8008280:	f7ff fdd6 	bl	8007e30 <_Bfree>
 8008284:	4628      	mov	r0, r5
 8008286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800828a:	f842 0f04 	str.w	r0, [r2, #4]!
 800828e:	3301      	adds	r3, #1
 8008290:	e7c5      	b.n	800821e <__lshift+0x4a>
 8008292:	3904      	subs	r1, #4
 8008294:	f853 2b04 	ldr.w	r2, [r3], #4
 8008298:	f841 2f04 	str.w	r2, [r1, #4]!
 800829c:	459c      	cmp	ip, r3
 800829e:	d8f9      	bhi.n	8008294 <__lshift+0xc0>
 80082a0:	e7ea      	b.n	8008278 <__lshift+0xa4>
 80082a2:	bf00      	nop
 80082a4:	0800984f 	.word	0x0800984f
 80082a8:	08009860 	.word	0x08009860

080082ac <__mcmp>:
 80082ac:	b530      	push	{r4, r5, lr}
 80082ae:	6902      	ldr	r2, [r0, #16]
 80082b0:	690c      	ldr	r4, [r1, #16]
 80082b2:	1b12      	subs	r2, r2, r4
 80082b4:	d10e      	bne.n	80082d4 <__mcmp+0x28>
 80082b6:	f100 0314 	add.w	r3, r0, #20
 80082ba:	3114      	adds	r1, #20
 80082bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80082c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80082c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80082c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80082cc:	42a5      	cmp	r5, r4
 80082ce:	d003      	beq.n	80082d8 <__mcmp+0x2c>
 80082d0:	d305      	bcc.n	80082de <__mcmp+0x32>
 80082d2:	2201      	movs	r2, #1
 80082d4:	4610      	mov	r0, r2
 80082d6:	bd30      	pop	{r4, r5, pc}
 80082d8:	4283      	cmp	r3, r0
 80082da:	d3f3      	bcc.n	80082c4 <__mcmp+0x18>
 80082dc:	e7fa      	b.n	80082d4 <__mcmp+0x28>
 80082de:	f04f 32ff 	mov.w	r2, #4294967295
 80082e2:	e7f7      	b.n	80082d4 <__mcmp+0x28>

080082e4 <__mdiff>:
 80082e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e8:	460c      	mov	r4, r1
 80082ea:	4606      	mov	r6, r0
 80082ec:	4611      	mov	r1, r2
 80082ee:	4620      	mov	r0, r4
 80082f0:	4617      	mov	r7, r2
 80082f2:	f7ff ffdb 	bl	80082ac <__mcmp>
 80082f6:	1e05      	subs	r5, r0, #0
 80082f8:	d110      	bne.n	800831c <__mdiff+0x38>
 80082fa:	4629      	mov	r1, r5
 80082fc:	4630      	mov	r0, r6
 80082fe:	f7ff fd57 	bl	8007db0 <_Balloc>
 8008302:	b930      	cbnz	r0, 8008312 <__mdiff+0x2e>
 8008304:	4b39      	ldr	r3, [pc, #228]	; (80083ec <__mdiff+0x108>)
 8008306:	4602      	mov	r2, r0
 8008308:	f240 2132 	movw	r1, #562	; 0x232
 800830c:	4838      	ldr	r0, [pc, #224]	; (80083f0 <__mdiff+0x10c>)
 800830e:	f000 faf3 	bl	80088f8 <__assert_func>
 8008312:	2301      	movs	r3, #1
 8008314:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008318:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831c:	bfa4      	itt	ge
 800831e:	463b      	movge	r3, r7
 8008320:	4627      	movge	r7, r4
 8008322:	4630      	mov	r0, r6
 8008324:	6879      	ldr	r1, [r7, #4]
 8008326:	bfa6      	itte	ge
 8008328:	461c      	movge	r4, r3
 800832a:	2500      	movge	r5, #0
 800832c:	2501      	movlt	r5, #1
 800832e:	f7ff fd3f 	bl	8007db0 <_Balloc>
 8008332:	b920      	cbnz	r0, 800833e <__mdiff+0x5a>
 8008334:	4b2d      	ldr	r3, [pc, #180]	; (80083ec <__mdiff+0x108>)
 8008336:	4602      	mov	r2, r0
 8008338:	f44f 7110 	mov.w	r1, #576	; 0x240
 800833c:	e7e6      	b.n	800830c <__mdiff+0x28>
 800833e:	693e      	ldr	r6, [r7, #16]
 8008340:	60c5      	str	r5, [r0, #12]
 8008342:	6925      	ldr	r5, [r4, #16]
 8008344:	f107 0114 	add.w	r1, r7, #20
 8008348:	f104 0914 	add.w	r9, r4, #20
 800834c:	f100 0e14 	add.w	lr, r0, #20
 8008350:	f107 0210 	add.w	r2, r7, #16
 8008354:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008358:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800835c:	46f2      	mov	sl, lr
 800835e:	2700      	movs	r7, #0
 8008360:	f859 3b04 	ldr.w	r3, [r9], #4
 8008364:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008368:	fa1f f883 	uxth.w	r8, r3
 800836c:	fa17 f78b 	uxtah	r7, r7, fp
 8008370:	0c1b      	lsrs	r3, r3, #16
 8008372:	eba7 0808 	sub.w	r8, r7, r8
 8008376:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800837a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800837e:	fa1f f888 	uxth.w	r8, r8
 8008382:	141f      	asrs	r7, r3, #16
 8008384:	454d      	cmp	r5, r9
 8008386:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800838a:	f84a 3b04 	str.w	r3, [sl], #4
 800838e:	d8e7      	bhi.n	8008360 <__mdiff+0x7c>
 8008390:	1b2b      	subs	r3, r5, r4
 8008392:	3b15      	subs	r3, #21
 8008394:	f023 0303 	bic.w	r3, r3, #3
 8008398:	3304      	adds	r3, #4
 800839a:	3415      	adds	r4, #21
 800839c:	42a5      	cmp	r5, r4
 800839e:	bf38      	it	cc
 80083a0:	2304      	movcc	r3, #4
 80083a2:	4419      	add	r1, r3
 80083a4:	4473      	add	r3, lr
 80083a6:	469e      	mov	lr, r3
 80083a8:	460d      	mov	r5, r1
 80083aa:	4565      	cmp	r5, ip
 80083ac:	d30e      	bcc.n	80083cc <__mdiff+0xe8>
 80083ae:	f10c 0203 	add.w	r2, ip, #3
 80083b2:	1a52      	subs	r2, r2, r1
 80083b4:	f022 0203 	bic.w	r2, r2, #3
 80083b8:	3903      	subs	r1, #3
 80083ba:	458c      	cmp	ip, r1
 80083bc:	bf38      	it	cc
 80083be:	2200      	movcc	r2, #0
 80083c0:	441a      	add	r2, r3
 80083c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80083c6:	b17b      	cbz	r3, 80083e8 <__mdiff+0x104>
 80083c8:	6106      	str	r6, [r0, #16]
 80083ca:	e7a5      	b.n	8008318 <__mdiff+0x34>
 80083cc:	f855 8b04 	ldr.w	r8, [r5], #4
 80083d0:	fa17 f488 	uxtah	r4, r7, r8
 80083d4:	1422      	asrs	r2, r4, #16
 80083d6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80083da:	b2a4      	uxth	r4, r4
 80083dc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80083e0:	f84e 4b04 	str.w	r4, [lr], #4
 80083e4:	1417      	asrs	r7, r2, #16
 80083e6:	e7e0      	b.n	80083aa <__mdiff+0xc6>
 80083e8:	3e01      	subs	r6, #1
 80083ea:	e7ea      	b.n	80083c2 <__mdiff+0xde>
 80083ec:	0800984f 	.word	0x0800984f
 80083f0:	08009860 	.word	0x08009860

080083f4 <__d2b>:
 80083f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083f8:	4689      	mov	r9, r1
 80083fa:	2101      	movs	r1, #1
 80083fc:	ec57 6b10 	vmov	r6, r7, d0
 8008400:	4690      	mov	r8, r2
 8008402:	f7ff fcd5 	bl	8007db0 <_Balloc>
 8008406:	4604      	mov	r4, r0
 8008408:	b930      	cbnz	r0, 8008418 <__d2b+0x24>
 800840a:	4602      	mov	r2, r0
 800840c:	4b25      	ldr	r3, [pc, #148]	; (80084a4 <__d2b+0xb0>)
 800840e:	4826      	ldr	r0, [pc, #152]	; (80084a8 <__d2b+0xb4>)
 8008410:	f240 310a 	movw	r1, #778	; 0x30a
 8008414:	f000 fa70 	bl	80088f8 <__assert_func>
 8008418:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800841c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008420:	bb35      	cbnz	r5, 8008470 <__d2b+0x7c>
 8008422:	2e00      	cmp	r6, #0
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	d028      	beq.n	800847a <__d2b+0x86>
 8008428:	4668      	mov	r0, sp
 800842a:	9600      	str	r6, [sp, #0]
 800842c:	f7ff fd8c 	bl	8007f48 <__lo0bits>
 8008430:	9900      	ldr	r1, [sp, #0]
 8008432:	b300      	cbz	r0, 8008476 <__d2b+0x82>
 8008434:	9a01      	ldr	r2, [sp, #4]
 8008436:	f1c0 0320 	rsb	r3, r0, #32
 800843a:	fa02 f303 	lsl.w	r3, r2, r3
 800843e:	430b      	orrs	r3, r1
 8008440:	40c2      	lsrs	r2, r0
 8008442:	6163      	str	r3, [r4, #20]
 8008444:	9201      	str	r2, [sp, #4]
 8008446:	9b01      	ldr	r3, [sp, #4]
 8008448:	61a3      	str	r3, [r4, #24]
 800844a:	2b00      	cmp	r3, #0
 800844c:	bf14      	ite	ne
 800844e:	2202      	movne	r2, #2
 8008450:	2201      	moveq	r2, #1
 8008452:	6122      	str	r2, [r4, #16]
 8008454:	b1d5      	cbz	r5, 800848c <__d2b+0x98>
 8008456:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800845a:	4405      	add	r5, r0
 800845c:	f8c9 5000 	str.w	r5, [r9]
 8008460:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008464:	f8c8 0000 	str.w	r0, [r8]
 8008468:	4620      	mov	r0, r4
 800846a:	b003      	add	sp, #12
 800846c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008470:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008474:	e7d5      	b.n	8008422 <__d2b+0x2e>
 8008476:	6161      	str	r1, [r4, #20]
 8008478:	e7e5      	b.n	8008446 <__d2b+0x52>
 800847a:	a801      	add	r0, sp, #4
 800847c:	f7ff fd64 	bl	8007f48 <__lo0bits>
 8008480:	9b01      	ldr	r3, [sp, #4]
 8008482:	6163      	str	r3, [r4, #20]
 8008484:	2201      	movs	r2, #1
 8008486:	6122      	str	r2, [r4, #16]
 8008488:	3020      	adds	r0, #32
 800848a:	e7e3      	b.n	8008454 <__d2b+0x60>
 800848c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008490:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008494:	f8c9 0000 	str.w	r0, [r9]
 8008498:	6918      	ldr	r0, [r3, #16]
 800849a:	f7ff fd35 	bl	8007f08 <__hi0bits>
 800849e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084a2:	e7df      	b.n	8008464 <__d2b+0x70>
 80084a4:	0800984f 	.word	0x0800984f
 80084a8:	08009860 	.word	0x08009860

080084ac <_calloc_r>:
 80084ac:	b513      	push	{r0, r1, r4, lr}
 80084ae:	434a      	muls	r2, r1
 80084b0:	4611      	mov	r1, r2
 80084b2:	9201      	str	r2, [sp, #4]
 80084b4:	f000 f85a 	bl	800856c <_malloc_r>
 80084b8:	4604      	mov	r4, r0
 80084ba:	b118      	cbz	r0, 80084c4 <_calloc_r+0x18>
 80084bc:	9a01      	ldr	r2, [sp, #4]
 80084be:	2100      	movs	r1, #0
 80084c0:	f7fe f9e0 	bl	8006884 <memset>
 80084c4:	4620      	mov	r0, r4
 80084c6:	b002      	add	sp, #8
 80084c8:	bd10      	pop	{r4, pc}
	...

080084cc <_free_r>:
 80084cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084ce:	2900      	cmp	r1, #0
 80084d0:	d048      	beq.n	8008564 <_free_r+0x98>
 80084d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084d6:	9001      	str	r0, [sp, #4]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f1a1 0404 	sub.w	r4, r1, #4
 80084de:	bfb8      	it	lt
 80084e0:	18e4      	addlt	r4, r4, r3
 80084e2:	f000 fa65 	bl	80089b0 <__malloc_lock>
 80084e6:	4a20      	ldr	r2, [pc, #128]	; (8008568 <_free_r+0x9c>)
 80084e8:	9801      	ldr	r0, [sp, #4]
 80084ea:	6813      	ldr	r3, [r2, #0]
 80084ec:	4615      	mov	r5, r2
 80084ee:	b933      	cbnz	r3, 80084fe <_free_r+0x32>
 80084f0:	6063      	str	r3, [r4, #4]
 80084f2:	6014      	str	r4, [r2, #0]
 80084f4:	b003      	add	sp, #12
 80084f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084fa:	f000 ba5f 	b.w	80089bc <__malloc_unlock>
 80084fe:	42a3      	cmp	r3, r4
 8008500:	d90b      	bls.n	800851a <_free_r+0x4e>
 8008502:	6821      	ldr	r1, [r4, #0]
 8008504:	1862      	adds	r2, r4, r1
 8008506:	4293      	cmp	r3, r2
 8008508:	bf04      	itt	eq
 800850a:	681a      	ldreq	r2, [r3, #0]
 800850c:	685b      	ldreq	r3, [r3, #4]
 800850e:	6063      	str	r3, [r4, #4]
 8008510:	bf04      	itt	eq
 8008512:	1852      	addeq	r2, r2, r1
 8008514:	6022      	streq	r2, [r4, #0]
 8008516:	602c      	str	r4, [r5, #0]
 8008518:	e7ec      	b.n	80084f4 <_free_r+0x28>
 800851a:	461a      	mov	r2, r3
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	b10b      	cbz	r3, 8008524 <_free_r+0x58>
 8008520:	42a3      	cmp	r3, r4
 8008522:	d9fa      	bls.n	800851a <_free_r+0x4e>
 8008524:	6811      	ldr	r1, [r2, #0]
 8008526:	1855      	adds	r5, r2, r1
 8008528:	42a5      	cmp	r5, r4
 800852a:	d10b      	bne.n	8008544 <_free_r+0x78>
 800852c:	6824      	ldr	r4, [r4, #0]
 800852e:	4421      	add	r1, r4
 8008530:	1854      	adds	r4, r2, r1
 8008532:	42a3      	cmp	r3, r4
 8008534:	6011      	str	r1, [r2, #0]
 8008536:	d1dd      	bne.n	80084f4 <_free_r+0x28>
 8008538:	681c      	ldr	r4, [r3, #0]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	6053      	str	r3, [r2, #4]
 800853e:	4421      	add	r1, r4
 8008540:	6011      	str	r1, [r2, #0]
 8008542:	e7d7      	b.n	80084f4 <_free_r+0x28>
 8008544:	d902      	bls.n	800854c <_free_r+0x80>
 8008546:	230c      	movs	r3, #12
 8008548:	6003      	str	r3, [r0, #0]
 800854a:	e7d3      	b.n	80084f4 <_free_r+0x28>
 800854c:	6825      	ldr	r5, [r4, #0]
 800854e:	1961      	adds	r1, r4, r5
 8008550:	428b      	cmp	r3, r1
 8008552:	bf04      	itt	eq
 8008554:	6819      	ldreq	r1, [r3, #0]
 8008556:	685b      	ldreq	r3, [r3, #4]
 8008558:	6063      	str	r3, [r4, #4]
 800855a:	bf04      	itt	eq
 800855c:	1949      	addeq	r1, r1, r5
 800855e:	6021      	streq	r1, [r4, #0]
 8008560:	6054      	str	r4, [r2, #4]
 8008562:	e7c7      	b.n	80084f4 <_free_r+0x28>
 8008564:	b003      	add	sp, #12
 8008566:	bd30      	pop	{r4, r5, pc}
 8008568:	20000210 	.word	0x20000210

0800856c <_malloc_r>:
 800856c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856e:	1ccd      	adds	r5, r1, #3
 8008570:	f025 0503 	bic.w	r5, r5, #3
 8008574:	3508      	adds	r5, #8
 8008576:	2d0c      	cmp	r5, #12
 8008578:	bf38      	it	cc
 800857a:	250c      	movcc	r5, #12
 800857c:	2d00      	cmp	r5, #0
 800857e:	4606      	mov	r6, r0
 8008580:	db01      	blt.n	8008586 <_malloc_r+0x1a>
 8008582:	42a9      	cmp	r1, r5
 8008584:	d903      	bls.n	800858e <_malloc_r+0x22>
 8008586:	230c      	movs	r3, #12
 8008588:	6033      	str	r3, [r6, #0]
 800858a:	2000      	movs	r0, #0
 800858c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800858e:	f000 fa0f 	bl	80089b0 <__malloc_lock>
 8008592:	4921      	ldr	r1, [pc, #132]	; (8008618 <_malloc_r+0xac>)
 8008594:	680a      	ldr	r2, [r1, #0]
 8008596:	4614      	mov	r4, r2
 8008598:	b99c      	cbnz	r4, 80085c2 <_malloc_r+0x56>
 800859a:	4f20      	ldr	r7, [pc, #128]	; (800861c <_malloc_r+0xb0>)
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	b923      	cbnz	r3, 80085aa <_malloc_r+0x3e>
 80085a0:	4621      	mov	r1, r4
 80085a2:	4630      	mov	r0, r6
 80085a4:	f000 f998 	bl	80088d8 <_sbrk_r>
 80085a8:	6038      	str	r0, [r7, #0]
 80085aa:	4629      	mov	r1, r5
 80085ac:	4630      	mov	r0, r6
 80085ae:	f000 f993 	bl	80088d8 <_sbrk_r>
 80085b2:	1c43      	adds	r3, r0, #1
 80085b4:	d123      	bne.n	80085fe <_malloc_r+0x92>
 80085b6:	230c      	movs	r3, #12
 80085b8:	6033      	str	r3, [r6, #0]
 80085ba:	4630      	mov	r0, r6
 80085bc:	f000 f9fe 	bl	80089bc <__malloc_unlock>
 80085c0:	e7e3      	b.n	800858a <_malloc_r+0x1e>
 80085c2:	6823      	ldr	r3, [r4, #0]
 80085c4:	1b5b      	subs	r3, r3, r5
 80085c6:	d417      	bmi.n	80085f8 <_malloc_r+0x8c>
 80085c8:	2b0b      	cmp	r3, #11
 80085ca:	d903      	bls.n	80085d4 <_malloc_r+0x68>
 80085cc:	6023      	str	r3, [r4, #0]
 80085ce:	441c      	add	r4, r3
 80085d0:	6025      	str	r5, [r4, #0]
 80085d2:	e004      	b.n	80085de <_malloc_r+0x72>
 80085d4:	6863      	ldr	r3, [r4, #4]
 80085d6:	42a2      	cmp	r2, r4
 80085d8:	bf0c      	ite	eq
 80085da:	600b      	streq	r3, [r1, #0]
 80085dc:	6053      	strne	r3, [r2, #4]
 80085de:	4630      	mov	r0, r6
 80085e0:	f000 f9ec 	bl	80089bc <__malloc_unlock>
 80085e4:	f104 000b 	add.w	r0, r4, #11
 80085e8:	1d23      	adds	r3, r4, #4
 80085ea:	f020 0007 	bic.w	r0, r0, #7
 80085ee:	1ac2      	subs	r2, r0, r3
 80085f0:	d0cc      	beq.n	800858c <_malloc_r+0x20>
 80085f2:	1a1b      	subs	r3, r3, r0
 80085f4:	50a3      	str	r3, [r4, r2]
 80085f6:	e7c9      	b.n	800858c <_malloc_r+0x20>
 80085f8:	4622      	mov	r2, r4
 80085fa:	6864      	ldr	r4, [r4, #4]
 80085fc:	e7cc      	b.n	8008598 <_malloc_r+0x2c>
 80085fe:	1cc4      	adds	r4, r0, #3
 8008600:	f024 0403 	bic.w	r4, r4, #3
 8008604:	42a0      	cmp	r0, r4
 8008606:	d0e3      	beq.n	80085d0 <_malloc_r+0x64>
 8008608:	1a21      	subs	r1, r4, r0
 800860a:	4630      	mov	r0, r6
 800860c:	f000 f964 	bl	80088d8 <_sbrk_r>
 8008610:	3001      	adds	r0, #1
 8008612:	d1dd      	bne.n	80085d0 <_malloc_r+0x64>
 8008614:	e7cf      	b.n	80085b6 <_malloc_r+0x4a>
 8008616:	bf00      	nop
 8008618:	20000210 	.word	0x20000210
 800861c:	20000214 	.word	0x20000214

08008620 <__ssputs_r>:
 8008620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008624:	688e      	ldr	r6, [r1, #8]
 8008626:	429e      	cmp	r6, r3
 8008628:	4682      	mov	sl, r0
 800862a:	460c      	mov	r4, r1
 800862c:	4690      	mov	r8, r2
 800862e:	461f      	mov	r7, r3
 8008630:	d838      	bhi.n	80086a4 <__ssputs_r+0x84>
 8008632:	898a      	ldrh	r2, [r1, #12]
 8008634:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008638:	d032      	beq.n	80086a0 <__ssputs_r+0x80>
 800863a:	6825      	ldr	r5, [r4, #0]
 800863c:	6909      	ldr	r1, [r1, #16]
 800863e:	eba5 0901 	sub.w	r9, r5, r1
 8008642:	6965      	ldr	r5, [r4, #20]
 8008644:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008648:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800864c:	3301      	adds	r3, #1
 800864e:	444b      	add	r3, r9
 8008650:	106d      	asrs	r5, r5, #1
 8008652:	429d      	cmp	r5, r3
 8008654:	bf38      	it	cc
 8008656:	461d      	movcc	r5, r3
 8008658:	0553      	lsls	r3, r2, #21
 800865a:	d531      	bpl.n	80086c0 <__ssputs_r+0xa0>
 800865c:	4629      	mov	r1, r5
 800865e:	f7ff ff85 	bl	800856c <_malloc_r>
 8008662:	4606      	mov	r6, r0
 8008664:	b950      	cbnz	r0, 800867c <__ssputs_r+0x5c>
 8008666:	230c      	movs	r3, #12
 8008668:	f8ca 3000 	str.w	r3, [sl]
 800866c:	89a3      	ldrh	r3, [r4, #12]
 800866e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008672:	81a3      	strh	r3, [r4, #12]
 8008674:	f04f 30ff 	mov.w	r0, #4294967295
 8008678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867c:	6921      	ldr	r1, [r4, #16]
 800867e:	464a      	mov	r2, r9
 8008680:	f7ff fb88 	bl	8007d94 <memcpy>
 8008684:	89a3      	ldrh	r3, [r4, #12]
 8008686:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800868a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800868e:	81a3      	strh	r3, [r4, #12]
 8008690:	6126      	str	r6, [r4, #16]
 8008692:	6165      	str	r5, [r4, #20]
 8008694:	444e      	add	r6, r9
 8008696:	eba5 0509 	sub.w	r5, r5, r9
 800869a:	6026      	str	r6, [r4, #0]
 800869c:	60a5      	str	r5, [r4, #8]
 800869e:	463e      	mov	r6, r7
 80086a0:	42be      	cmp	r6, r7
 80086a2:	d900      	bls.n	80086a6 <__ssputs_r+0x86>
 80086a4:	463e      	mov	r6, r7
 80086a6:	4632      	mov	r2, r6
 80086a8:	6820      	ldr	r0, [r4, #0]
 80086aa:	4641      	mov	r1, r8
 80086ac:	f000 f966 	bl	800897c <memmove>
 80086b0:	68a3      	ldr	r3, [r4, #8]
 80086b2:	6822      	ldr	r2, [r4, #0]
 80086b4:	1b9b      	subs	r3, r3, r6
 80086b6:	4432      	add	r2, r6
 80086b8:	60a3      	str	r3, [r4, #8]
 80086ba:	6022      	str	r2, [r4, #0]
 80086bc:	2000      	movs	r0, #0
 80086be:	e7db      	b.n	8008678 <__ssputs_r+0x58>
 80086c0:	462a      	mov	r2, r5
 80086c2:	f000 f981 	bl	80089c8 <_realloc_r>
 80086c6:	4606      	mov	r6, r0
 80086c8:	2800      	cmp	r0, #0
 80086ca:	d1e1      	bne.n	8008690 <__ssputs_r+0x70>
 80086cc:	6921      	ldr	r1, [r4, #16]
 80086ce:	4650      	mov	r0, sl
 80086d0:	f7ff fefc 	bl	80084cc <_free_r>
 80086d4:	e7c7      	b.n	8008666 <__ssputs_r+0x46>
	...

080086d8 <_svfiprintf_r>:
 80086d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086dc:	4698      	mov	r8, r3
 80086de:	898b      	ldrh	r3, [r1, #12]
 80086e0:	061b      	lsls	r3, r3, #24
 80086e2:	b09d      	sub	sp, #116	; 0x74
 80086e4:	4607      	mov	r7, r0
 80086e6:	460d      	mov	r5, r1
 80086e8:	4614      	mov	r4, r2
 80086ea:	d50e      	bpl.n	800870a <_svfiprintf_r+0x32>
 80086ec:	690b      	ldr	r3, [r1, #16]
 80086ee:	b963      	cbnz	r3, 800870a <_svfiprintf_r+0x32>
 80086f0:	2140      	movs	r1, #64	; 0x40
 80086f2:	f7ff ff3b 	bl	800856c <_malloc_r>
 80086f6:	6028      	str	r0, [r5, #0]
 80086f8:	6128      	str	r0, [r5, #16]
 80086fa:	b920      	cbnz	r0, 8008706 <_svfiprintf_r+0x2e>
 80086fc:	230c      	movs	r3, #12
 80086fe:	603b      	str	r3, [r7, #0]
 8008700:	f04f 30ff 	mov.w	r0, #4294967295
 8008704:	e0d1      	b.n	80088aa <_svfiprintf_r+0x1d2>
 8008706:	2340      	movs	r3, #64	; 0x40
 8008708:	616b      	str	r3, [r5, #20]
 800870a:	2300      	movs	r3, #0
 800870c:	9309      	str	r3, [sp, #36]	; 0x24
 800870e:	2320      	movs	r3, #32
 8008710:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008714:	f8cd 800c 	str.w	r8, [sp, #12]
 8008718:	2330      	movs	r3, #48	; 0x30
 800871a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80088c4 <_svfiprintf_r+0x1ec>
 800871e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008722:	f04f 0901 	mov.w	r9, #1
 8008726:	4623      	mov	r3, r4
 8008728:	469a      	mov	sl, r3
 800872a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800872e:	b10a      	cbz	r2, 8008734 <_svfiprintf_r+0x5c>
 8008730:	2a25      	cmp	r2, #37	; 0x25
 8008732:	d1f9      	bne.n	8008728 <_svfiprintf_r+0x50>
 8008734:	ebba 0b04 	subs.w	fp, sl, r4
 8008738:	d00b      	beq.n	8008752 <_svfiprintf_r+0x7a>
 800873a:	465b      	mov	r3, fp
 800873c:	4622      	mov	r2, r4
 800873e:	4629      	mov	r1, r5
 8008740:	4638      	mov	r0, r7
 8008742:	f7ff ff6d 	bl	8008620 <__ssputs_r>
 8008746:	3001      	adds	r0, #1
 8008748:	f000 80aa 	beq.w	80088a0 <_svfiprintf_r+0x1c8>
 800874c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800874e:	445a      	add	r2, fp
 8008750:	9209      	str	r2, [sp, #36]	; 0x24
 8008752:	f89a 3000 	ldrb.w	r3, [sl]
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 80a2 	beq.w	80088a0 <_svfiprintf_r+0x1c8>
 800875c:	2300      	movs	r3, #0
 800875e:	f04f 32ff 	mov.w	r2, #4294967295
 8008762:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008766:	f10a 0a01 	add.w	sl, sl, #1
 800876a:	9304      	str	r3, [sp, #16]
 800876c:	9307      	str	r3, [sp, #28]
 800876e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008772:	931a      	str	r3, [sp, #104]	; 0x68
 8008774:	4654      	mov	r4, sl
 8008776:	2205      	movs	r2, #5
 8008778:	f814 1b01 	ldrb.w	r1, [r4], #1
 800877c:	4851      	ldr	r0, [pc, #324]	; (80088c4 <_svfiprintf_r+0x1ec>)
 800877e:	f7f7 fd67 	bl	8000250 <memchr>
 8008782:	9a04      	ldr	r2, [sp, #16]
 8008784:	b9d8      	cbnz	r0, 80087be <_svfiprintf_r+0xe6>
 8008786:	06d0      	lsls	r0, r2, #27
 8008788:	bf44      	itt	mi
 800878a:	2320      	movmi	r3, #32
 800878c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008790:	0711      	lsls	r1, r2, #28
 8008792:	bf44      	itt	mi
 8008794:	232b      	movmi	r3, #43	; 0x2b
 8008796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800879a:	f89a 3000 	ldrb.w	r3, [sl]
 800879e:	2b2a      	cmp	r3, #42	; 0x2a
 80087a0:	d015      	beq.n	80087ce <_svfiprintf_r+0xf6>
 80087a2:	9a07      	ldr	r2, [sp, #28]
 80087a4:	4654      	mov	r4, sl
 80087a6:	2000      	movs	r0, #0
 80087a8:	f04f 0c0a 	mov.w	ip, #10
 80087ac:	4621      	mov	r1, r4
 80087ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087b2:	3b30      	subs	r3, #48	; 0x30
 80087b4:	2b09      	cmp	r3, #9
 80087b6:	d94e      	bls.n	8008856 <_svfiprintf_r+0x17e>
 80087b8:	b1b0      	cbz	r0, 80087e8 <_svfiprintf_r+0x110>
 80087ba:	9207      	str	r2, [sp, #28]
 80087bc:	e014      	b.n	80087e8 <_svfiprintf_r+0x110>
 80087be:	eba0 0308 	sub.w	r3, r0, r8
 80087c2:	fa09 f303 	lsl.w	r3, r9, r3
 80087c6:	4313      	orrs	r3, r2
 80087c8:	9304      	str	r3, [sp, #16]
 80087ca:	46a2      	mov	sl, r4
 80087cc:	e7d2      	b.n	8008774 <_svfiprintf_r+0x9c>
 80087ce:	9b03      	ldr	r3, [sp, #12]
 80087d0:	1d19      	adds	r1, r3, #4
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	9103      	str	r1, [sp, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	bfbb      	ittet	lt
 80087da:	425b      	neglt	r3, r3
 80087dc:	f042 0202 	orrlt.w	r2, r2, #2
 80087e0:	9307      	strge	r3, [sp, #28]
 80087e2:	9307      	strlt	r3, [sp, #28]
 80087e4:	bfb8      	it	lt
 80087e6:	9204      	strlt	r2, [sp, #16]
 80087e8:	7823      	ldrb	r3, [r4, #0]
 80087ea:	2b2e      	cmp	r3, #46	; 0x2e
 80087ec:	d10c      	bne.n	8008808 <_svfiprintf_r+0x130>
 80087ee:	7863      	ldrb	r3, [r4, #1]
 80087f0:	2b2a      	cmp	r3, #42	; 0x2a
 80087f2:	d135      	bne.n	8008860 <_svfiprintf_r+0x188>
 80087f4:	9b03      	ldr	r3, [sp, #12]
 80087f6:	1d1a      	adds	r2, r3, #4
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	9203      	str	r2, [sp, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	bfb8      	it	lt
 8008800:	f04f 33ff 	movlt.w	r3, #4294967295
 8008804:	3402      	adds	r4, #2
 8008806:	9305      	str	r3, [sp, #20]
 8008808:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80088d4 <_svfiprintf_r+0x1fc>
 800880c:	7821      	ldrb	r1, [r4, #0]
 800880e:	2203      	movs	r2, #3
 8008810:	4650      	mov	r0, sl
 8008812:	f7f7 fd1d 	bl	8000250 <memchr>
 8008816:	b140      	cbz	r0, 800882a <_svfiprintf_r+0x152>
 8008818:	2340      	movs	r3, #64	; 0x40
 800881a:	eba0 000a 	sub.w	r0, r0, sl
 800881e:	fa03 f000 	lsl.w	r0, r3, r0
 8008822:	9b04      	ldr	r3, [sp, #16]
 8008824:	4303      	orrs	r3, r0
 8008826:	3401      	adds	r4, #1
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800882e:	4826      	ldr	r0, [pc, #152]	; (80088c8 <_svfiprintf_r+0x1f0>)
 8008830:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008834:	2206      	movs	r2, #6
 8008836:	f7f7 fd0b 	bl	8000250 <memchr>
 800883a:	2800      	cmp	r0, #0
 800883c:	d038      	beq.n	80088b0 <_svfiprintf_r+0x1d8>
 800883e:	4b23      	ldr	r3, [pc, #140]	; (80088cc <_svfiprintf_r+0x1f4>)
 8008840:	bb1b      	cbnz	r3, 800888a <_svfiprintf_r+0x1b2>
 8008842:	9b03      	ldr	r3, [sp, #12]
 8008844:	3307      	adds	r3, #7
 8008846:	f023 0307 	bic.w	r3, r3, #7
 800884a:	3308      	adds	r3, #8
 800884c:	9303      	str	r3, [sp, #12]
 800884e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008850:	4433      	add	r3, r6
 8008852:	9309      	str	r3, [sp, #36]	; 0x24
 8008854:	e767      	b.n	8008726 <_svfiprintf_r+0x4e>
 8008856:	fb0c 3202 	mla	r2, ip, r2, r3
 800885a:	460c      	mov	r4, r1
 800885c:	2001      	movs	r0, #1
 800885e:	e7a5      	b.n	80087ac <_svfiprintf_r+0xd4>
 8008860:	2300      	movs	r3, #0
 8008862:	3401      	adds	r4, #1
 8008864:	9305      	str	r3, [sp, #20]
 8008866:	4619      	mov	r1, r3
 8008868:	f04f 0c0a 	mov.w	ip, #10
 800886c:	4620      	mov	r0, r4
 800886e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008872:	3a30      	subs	r2, #48	; 0x30
 8008874:	2a09      	cmp	r2, #9
 8008876:	d903      	bls.n	8008880 <_svfiprintf_r+0x1a8>
 8008878:	2b00      	cmp	r3, #0
 800887a:	d0c5      	beq.n	8008808 <_svfiprintf_r+0x130>
 800887c:	9105      	str	r1, [sp, #20]
 800887e:	e7c3      	b.n	8008808 <_svfiprintf_r+0x130>
 8008880:	fb0c 2101 	mla	r1, ip, r1, r2
 8008884:	4604      	mov	r4, r0
 8008886:	2301      	movs	r3, #1
 8008888:	e7f0      	b.n	800886c <_svfiprintf_r+0x194>
 800888a:	ab03      	add	r3, sp, #12
 800888c:	9300      	str	r3, [sp, #0]
 800888e:	462a      	mov	r2, r5
 8008890:	4b0f      	ldr	r3, [pc, #60]	; (80088d0 <_svfiprintf_r+0x1f8>)
 8008892:	a904      	add	r1, sp, #16
 8008894:	4638      	mov	r0, r7
 8008896:	f7fe f88f 	bl	80069b8 <_printf_float>
 800889a:	1c42      	adds	r2, r0, #1
 800889c:	4606      	mov	r6, r0
 800889e:	d1d6      	bne.n	800884e <_svfiprintf_r+0x176>
 80088a0:	89ab      	ldrh	r3, [r5, #12]
 80088a2:	065b      	lsls	r3, r3, #25
 80088a4:	f53f af2c 	bmi.w	8008700 <_svfiprintf_r+0x28>
 80088a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088aa:	b01d      	add	sp, #116	; 0x74
 80088ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b0:	ab03      	add	r3, sp, #12
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	462a      	mov	r2, r5
 80088b6:	4b06      	ldr	r3, [pc, #24]	; (80088d0 <_svfiprintf_r+0x1f8>)
 80088b8:	a904      	add	r1, sp, #16
 80088ba:	4638      	mov	r0, r7
 80088bc:	f7fe fb08 	bl	8006ed0 <_printf_i>
 80088c0:	e7eb      	b.n	800889a <_svfiprintf_r+0x1c2>
 80088c2:	bf00      	nop
 80088c4:	080099bc 	.word	0x080099bc
 80088c8:	080099c6 	.word	0x080099c6
 80088cc:	080069b9 	.word	0x080069b9
 80088d0:	08008621 	.word	0x08008621
 80088d4:	080099c2 	.word	0x080099c2

080088d8 <_sbrk_r>:
 80088d8:	b538      	push	{r3, r4, r5, lr}
 80088da:	4d06      	ldr	r5, [pc, #24]	; (80088f4 <_sbrk_r+0x1c>)
 80088dc:	2300      	movs	r3, #0
 80088de:	4604      	mov	r4, r0
 80088e0:	4608      	mov	r0, r1
 80088e2:	602b      	str	r3, [r5, #0]
 80088e4:	f7f8 fcea 	bl	80012bc <_sbrk>
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	d102      	bne.n	80088f2 <_sbrk_r+0x1a>
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	b103      	cbz	r3, 80088f2 <_sbrk_r+0x1a>
 80088f0:	6023      	str	r3, [r4, #0]
 80088f2:	bd38      	pop	{r3, r4, r5, pc}
 80088f4:	20000530 	.word	0x20000530

080088f8 <__assert_func>:
 80088f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088fa:	4614      	mov	r4, r2
 80088fc:	461a      	mov	r2, r3
 80088fe:	4b09      	ldr	r3, [pc, #36]	; (8008924 <__assert_func+0x2c>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4605      	mov	r5, r0
 8008904:	68d8      	ldr	r0, [r3, #12]
 8008906:	b14c      	cbz	r4, 800891c <__assert_func+0x24>
 8008908:	4b07      	ldr	r3, [pc, #28]	; (8008928 <__assert_func+0x30>)
 800890a:	9100      	str	r1, [sp, #0]
 800890c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008910:	4906      	ldr	r1, [pc, #24]	; (800892c <__assert_func+0x34>)
 8008912:	462b      	mov	r3, r5
 8008914:	f000 f80e 	bl	8008934 <fiprintf>
 8008918:	f000 faa4 	bl	8008e64 <abort>
 800891c:	4b04      	ldr	r3, [pc, #16]	; (8008930 <__assert_func+0x38>)
 800891e:	461c      	mov	r4, r3
 8008920:	e7f3      	b.n	800890a <__assert_func+0x12>
 8008922:	bf00      	nop
 8008924:	20000020 	.word	0x20000020
 8008928:	080099cd 	.word	0x080099cd
 800892c:	080099da 	.word	0x080099da
 8008930:	08009a08 	.word	0x08009a08

08008934 <fiprintf>:
 8008934:	b40e      	push	{r1, r2, r3}
 8008936:	b503      	push	{r0, r1, lr}
 8008938:	4601      	mov	r1, r0
 800893a:	ab03      	add	r3, sp, #12
 800893c:	4805      	ldr	r0, [pc, #20]	; (8008954 <fiprintf+0x20>)
 800893e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008942:	6800      	ldr	r0, [r0, #0]
 8008944:	9301      	str	r3, [sp, #4]
 8008946:	f000 f88f 	bl	8008a68 <_vfiprintf_r>
 800894a:	b002      	add	sp, #8
 800894c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008950:	b003      	add	sp, #12
 8008952:	4770      	bx	lr
 8008954:	20000020 	.word	0x20000020

08008958 <__ascii_mbtowc>:
 8008958:	b082      	sub	sp, #8
 800895a:	b901      	cbnz	r1, 800895e <__ascii_mbtowc+0x6>
 800895c:	a901      	add	r1, sp, #4
 800895e:	b142      	cbz	r2, 8008972 <__ascii_mbtowc+0x1a>
 8008960:	b14b      	cbz	r3, 8008976 <__ascii_mbtowc+0x1e>
 8008962:	7813      	ldrb	r3, [r2, #0]
 8008964:	600b      	str	r3, [r1, #0]
 8008966:	7812      	ldrb	r2, [r2, #0]
 8008968:	1e10      	subs	r0, r2, #0
 800896a:	bf18      	it	ne
 800896c:	2001      	movne	r0, #1
 800896e:	b002      	add	sp, #8
 8008970:	4770      	bx	lr
 8008972:	4610      	mov	r0, r2
 8008974:	e7fb      	b.n	800896e <__ascii_mbtowc+0x16>
 8008976:	f06f 0001 	mvn.w	r0, #1
 800897a:	e7f8      	b.n	800896e <__ascii_mbtowc+0x16>

0800897c <memmove>:
 800897c:	4288      	cmp	r0, r1
 800897e:	b510      	push	{r4, lr}
 8008980:	eb01 0402 	add.w	r4, r1, r2
 8008984:	d902      	bls.n	800898c <memmove+0x10>
 8008986:	4284      	cmp	r4, r0
 8008988:	4623      	mov	r3, r4
 800898a:	d807      	bhi.n	800899c <memmove+0x20>
 800898c:	1e43      	subs	r3, r0, #1
 800898e:	42a1      	cmp	r1, r4
 8008990:	d008      	beq.n	80089a4 <memmove+0x28>
 8008992:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008996:	f803 2f01 	strb.w	r2, [r3, #1]!
 800899a:	e7f8      	b.n	800898e <memmove+0x12>
 800899c:	4402      	add	r2, r0
 800899e:	4601      	mov	r1, r0
 80089a0:	428a      	cmp	r2, r1
 80089a2:	d100      	bne.n	80089a6 <memmove+0x2a>
 80089a4:	bd10      	pop	{r4, pc}
 80089a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089ae:	e7f7      	b.n	80089a0 <memmove+0x24>

080089b0 <__malloc_lock>:
 80089b0:	4801      	ldr	r0, [pc, #4]	; (80089b8 <__malloc_lock+0x8>)
 80089b2:	f000 bc17 	b.w	80091e4 <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	20000538 	.word	0x20000538

080089bc <__malloc_unlock>:
 80089bc:	4801      	ldr	r0, [pc, #4]	; (80089c4 <__malloc_unlock+0x8>)
 80089be:	f000 bc12 	b.w	80091e6 <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	20000538 	.word	0x20000538

080089c8 <_realloc_r>:
 80089c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ca:	4607      	mov	r7, r0
 80089cc:	4614      	mov	r4, r2
 80089ce:	460e      	mov	r6, r1
 80089d0:	b921      	cbnz	r1, 80089dc <_realloc_r+0x14>
 80089d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80089d6:	4611      	mov	r1, r2
 80089d8:	f7ff bdc8 	b.w	800856c <_malloc_r>
 80089dc:	b922      	cbnz	r2, 80089e8 <_realloc_r+0x20>
 80089de:	f7ff fd75 	bl	80084cc <_free_r>
 80089e2:	4625      	mov	r5, r4
 80089e4:	4628      	mov	r0, r5
 80089e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e8:	f000 fc62 	bl	80092b0 <_malloc_usable_size_r>
 80089ec:	42a0      	cmp	r0, r4
 80089ee:	d20f      	bcs.n	8008a10 <_realloc_r+0x48>
 80089f0:	4621      	mov	r1, r4
 80089f2:	4638      	mov	r0, r7
 80089f4:	f7ff fdba 	bl	800856c <_malloc_r>
 80089f8:	4605      	mov	r5, r0
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d0f2      	beq.n	80089e4 <_realloc_r+0x1c>
 80089fe:	4631      	mov	r1, r6
 8008a00:	4622      	mov	r2, r4
 8008a02:	f7ff f9c7 	bl	8007d94 <memcpy>
 8008a06:	4631      	mov	r1, r6
 8008a08:	4638      	mov	r0, r7
 8008a0a:	f7ff fd5f 	bl	80084cc <_free_r>
 8008a0e:	e7e9      	b.n	80089e4 <_realloc_r+0x1c>
 8008a10:	4635      	mov	r5, r6
 8008a12:	e7e7      	b.n	80089e4 <_realloc_r+0x1c>

08008a14 <__sfputc_r>:
 8008a14:	6893      	ldr	r3, [r2, #8]
 8008a16:	3b01      	subs	r3, #1
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	b410      	push	{r4}
 8008a1c:	6093      	str	r3, [r2, #8]
 8008a1e:	da08      	bge.n	8008a32 <__sfputc_r+0x1e>
 8008a20:	6994      	ldr	r4, [r2, #24]
 8008a22:	42a3      	cmp	r3, r4
 8008a24:	db01      	blt.n	8008a2a <__sfputc_r+0x16>
 8008a26:	290a      	cmp	r1, #10
 8008a28:	d103      	bne.n	8008a32 <__sfputc_r+0x1e>
 8008a2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a2e:	f000 b94b 	b.w	8008cc8 <__swbuf_r>
 8008a32:	6813      	ldr	r3, [r2, #0]
 8008a34:	1c58      	adds	r0, r3, #1
 8008a36:	6010      	str	r0, [r2, #0]
 8008a38:	7019      	strb	r1, [r3, #0]
 8008a3a:	4608      	mov	r0, r1
 8008a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <__sfputs_r>:
 8008a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a44:	4606      	mov	r6, r0
 8008a46:	460f      	mov	r7, r1
 8008a48:	4614      	mov	r4, r2
 8008a4a:	18d5      	adds	r5, r2, r3
 8008a4c:	42ac      	cmp	r4, r5
 8008a4e:	d101      	bne.n	8008a54 <__sfputs_r+0x12>
 8008a50:	2000      	movs	r0, #0
 8008a52:	e007      	b.n	8008a64 <__sfputs_r+0x22>
 8008a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a58:	463a      	mov	r2, r7
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	f7ff ffda 	bl	8008a14 <__sfputc_r>
 8008a60:	1c43      	adds	r3, r0, #1
 8008a62:	d1f3      	bne.n	8008a4c <__sfputs_r+0xa>
 8008a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008a68 <_vfiprintf_r>:
 8008a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6c:	460d      	mov	r5, r1
 8008a6e:	b09d      	sub	sp, #116	; 0x74
 8008a70:	4614      	mov	r4, r2
 8008a72:	4698      	mov	r8, r3
 8008a74:	4606      	mov	r6, r0
 8008a76:	b118      	cbz	r0, 8008a80 <_vfiprintf_r+0x18>
 8008a78:	6983      	ldr	r3, [r0, #24]
 8008a7a:	b90b      	cbnz	r3, 8008a80 <_vfiprintf_r+0x18>
 8008a7c:	f000 fb14 	bl	80090a8 <__sinit>
 8008a80:	4b89      	ldr	r3, [pc, #548]	; (8008ca8 <_vfiprintf_r+0x240>)
 8008a82:	429d      	cmp	r5, r3
 8008a84:	d11b      	bne.n	8008abe <_vfiprintf_r+0x56>
 8008a86:	6875      	ldr	r5, [r6, #4]
 8008a88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a8a:	07d9      	lsls	r1, r3, #31
 8008a8c:	d405      	bmi.n	8008a9a <_vfiprintf_r+0x32>
 8008a8e:	89ab      	ldrh	r3, [r5, #12]
 8008a90:	059a      	lsls	r2, r3, #22
 8008a92:	d402      	bmi.n	8008a9a <_vfiprintf_r+0x32>
 8008a94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a96:	f000 fba5 	bl	80091e4 <__retarget_lock_acquire_recursive>
 8008a9a:	89ab      	ldrh	r3, [r5, #12]
 8008a9c:	071b      	lsls	r3, r3, #28
 8008a9e:	d501      	bpl.n	8008aa4 <_vfiprintf_r+0x3c>
 8008aa0:	692b      	ldr	r3, [r5, #16]
 8008aa2:	b9eb      	cbnz	r3, 8008ae0 <_vfiprintf_r+0x78>
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	f000 f96e 	bl	8008d88 <__swsetup_r>
 8008aac:	b1c0      	cbz	r0, 8008ae0 <_vfiprintf_r+0x78>
 8008aae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ab0:	07dc      	lsls	r4, r3, #31
 8008ab2:	d50e      	bpl.n	8008ad2 <_vfiprintf_r+0x6a>
 8008ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab8:	b01d      	add	sp, #116	; 0x74
 8008aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008abe:	4b7b      	ldr	r3, [pc, #492]	; (8008cac <_vfiprintf_r+0x244>)
 8008ac0:	429d      	cmp	r5, r3
 8008ac2:	d101      	bne.n	8008ac8 <_vfiprintf_r+0x60>
 8008ac4:	68b5      	ldr	r5, [r6, #8]
 8008ac6:	e7df      	b.n	8008a88 <_vfiprintf_r+0x20>
 8008ac8:	4b79      	ldr	r3, [pc, #484]	; (8008cb0 <_vfiprintf_r+0x248>)
 8008aca:	429d      	cmp	r5, r3
 8008acc:	bf08      	it	eq
 8008ace:	68f5      	ldreq	r5, [r6, #12]
 8008ad0:	e7da      	b.n	8008a88 <_vfiprintf_r+0x20>
 8008ad2:	89ab      	ldrh	r3, [r5, #12]
 8008ad4:	0598      	lsls	r0, r3, #22
 8008ad6:	d4ed      	bmi.n	8008ab4 <_vfiprintf_r+0x4c>
 8008ad8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ada:	f000 fb84 	bl	80091e6 <__retarget_lock_release_recursive>
 8008ade:	e7e9      	b.n	8008ab4 <_vfiprintf_r+0x4c>
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae4:	2320      	movs	r3, #32
 8008ae6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008aea:	f8cd 800c 	str.w	r8, [sp, #12]
 8008aee:	2330      	movs	r3, #48	; 0x30
 8008af0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008cb4 <_vfiprintf_r+0x24c>
 8008af4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008af8:	f04f 0901 	mov.w	r9, #1
 8008afc:	4623      	mov	r3, r4
 8008afe:	469a      	mov	sl, r3
 8008b00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b04:	b10a      	cbz	r2, 8008b0a <_vfiprintf_r+0xa2>
 8008b06:	2a25      	cmp	r2, #37	; 0x25
 8008b08:	d1f9      	bne.n	8008afe <_vfiprintf_r+0x96>
 8008b0a:	ebba 0b04 	subs.w	fp, sl, r4
 8008b0e:	d00b      	beq.n	8008b28 <_vfiprintf_r+0xc0>
 8008b10:	465b      	mov	r3, fp
 8008b12:	4622      	mov	r2, r4
 8008b14:	4629      	mov	r1, r5
 8008b16:	4630      	mov	r0, r6
 8008b18:	f7ff ff93 	bl	8008a42 <__sfputs_r>
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	f000 80aa 	beq.w	8008c76 <_vfiprintf_r+0x20e>
 8008b22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b24:	445a      	add	r2, fp
 8008b26:	9209      	str	r2, [sp, #36]	; 0x24
 8008b28:	f89a 3000 	ldrb.w	r3, [sl]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f000 80a2 	beq.w	8008c76 <_vfiprintf_r+0x20e>
 8008b32:	2300      	movs	r3, #0
 8008b34:	f04f 32ff 	mov.w	r2, #4294967295
 8008b38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b3c:	f10a 0a01 	add.w	sl, sl, #1
 8008b40:	9304      	str	r3, [sp, #16]
 8008b42:	9307      	str	r3, [sp, #28]
 8008b44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b48:	931a      	str	r3, [sp, #104]	; 0x68
 8008b4a:	4654      	mov	r4, sl
 8008b4c:	2205      	movs	r2, #5
 8008b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b52:	4858      	ldr	r0, [pc, #352]	; (8008cb4 <_vfiprintf_r+0x24c>)
 8008b54:	f7f7 fb7c 	bl	8000250 <memchr>
 8008b58:	9a04      	ldr	r2, [sp, #16]
 8008b5a:	b9d8      	cbnz	r0, 8008b94 <_vfiprintf_r+0x12c>
 8008b5c:	06d1      	lsls	r1, r2, #27
 8008b5e:	bf44      	itt	mi
 8008b60:	2320      	movmi	r3, #32
 8008b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b66:	0713      	lsls	r3, r2, #28
 8008b68:	bf44      	itt	mi
 8008b6a:	232b      	movmi	r3, #43	; 0x2b
 8008b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b70:	f89a 3000 	ldrb.w	r3, [sl]
 8008b74:	2b2a      	cmp	r3, #42	; 0x2a
 8008b76:	d015      	beq.n	8008ba4 <_vfiprintf_r+0x13c>
 8008b78:	9a07      	ldr	r2, [sp, #28]
 8008b7a:	4654      	mov	r4, sl
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	f04f 0c0a 	mov.w	ip, #10
 8008b82:	4621      	mov	r1, r4
 8008b84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b88:	3b30      	subs	r3, #48	; 0x30
 8008b8a:	2b09      	cmp	r3, #9
 8008b8c:	d94e      	bls.n	8008c2c <_vfiprintf_r+0x1c4>
 8008b8e:	b1b0      	cbz	r0, 8008bbe <_vfiprintf_r+0x156>
 8008b90:	9207      	str	r2, [sp, #28]
 8008b92:	e014      	b.n	8008bbe <_vfiprintf_r+0x156>
 8008b94:	eba0 0308 	sub.w	r3, r0, r8
 8008b98:	fa09 f303 	lsl.w	r3, r9, r3
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	9304      	str	r3, [sp, #16]
 8008ba0:	46a2      	mov	sl, r4
 8008ba2:	e7d2      	b.n	8008b4a <_vfiprintf_r+0xe2>
 8008ba4:	9b03      	ldr	r3, [sp, #12]
 8008ba6:	1d19      	adds	r1, r3, #4
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	9103      	str	r1, [sp, #12]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	bfbb      	ittet	lt
 8008bb0:	425b      	neglt	r3, r3
 8008bb2:	f042 0202 	orrlt.w	r2, r2, #2
 8008bb6:	9307      	strge	r3, [sp, #28]
 8008bb8:	9307      	strlt	r3, [sp, #28]
 8008bba:	bfb8      	it	lt
 8008bbc:	9204      	strlt	r2, [sp, #16]
 8008bbe:	7823      	ldrb	r3, [r4, #0]
 8008bc0:	2b2e      	cmp	r3, #46	; 0x2e
 8008bc2:	d10c      	bne.n	8008bde <_vfiprintf_r+0x176>
 8008bc4:	7863      	ldrb	r3, [r4, #1]
 8008bc6:	2b2a      	cmp	r3, #42	; 0x2a
 8008bc8:	d135      	bne.n	8008c36 <_vfiprintf_r+0x1ce>
 8008bca:	9b03      	ldr	r3, [sp, #12]
 8008bcc:	1d1a      	adds	r2, r3, #4
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	9203      	str	r2, [sp, #12]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	bfb8      	it	lt
 8008bd6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bda:	3402      	adds	r4, #2
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008cc4 <_vfiprintf_r+0x25c>
 8008be2:	7821      	ldrb	r1, [r4, #0]
 8008be4:	2203      	movs	r2, #3
 8008be6:	4650      	mov	r0, sl
 8008be8:	f7f7 fb32 	bl	8000250 <memchr>
 8008bec:	b140      	cbz	r0, 8008c00 <_vfiprintf_r+0x198>
 8008bee:	2340      	movs	r3, #64	; 0x40
 8008bf0:	eba0 000a 	sub.w	r0, r0, sl
 8008bf4:	fa03 f000 	lsl.w	r0, r3, r0
 8008bf8:	9b04      	ldr	r3, [sp, #16]
 8008bfa:	4303      	orrs	r3, r0
 8008bfc:	3401      	adds	r4, #1
 8008bfe:	9304      	str	r3, [sp, #16]
 8008c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c04:	482c      	ldr	r0, [pc, #176]	; (8008cb8 <_vfiprintf_r+0x250>)
 8008c06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c0a:	2206      	movs	r2, #6
 8008c0c:	f7f7 fb20 	bl	8000250 <memchr>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	d03f      	beq.n	8008c94 <_vfiprintf_r+0x22c>
 8008c14:	4b29      	ldr	r3, [pc, #164]	; (8008cbc <_vfiprintf_r+0x254>)
 8008c16:	bb1b      	cbnz	r3, 8008c60 <_vfiprintf_r+0x1f8>
 8008c18:	9b03      	ldr	r3, [sp, #12]
 8008c1a:	3307      	adds	r3, #7
 8008c1c:	f023 0307 	bic.w	r3, r3, #7
 8008c20:	3308      	adds	r3, #8
 8008c22:	9303      	str	r3, [sp, #12]
 8008c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c26:	443b      	add	r3, r7
 8008c28:	9309      	str	r3, [sp, #36]	; 0x24
 8008c2a:	e767      	b.n	8008afc <_vfiprintf_r+0x94>
 8008c2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c30:	460c      	mov	r4, r1
 8008c32:	2001      	movs	r0, #1
 8008c34:	e7a5      	b.n	8008b82 <_vfiprintf_r+0x11a>
 8008c36:	2300      	movs	r3, #0
 8008c38:	3401      	adds	r4, #1
 8008c3a:	9305      	str	r3, [sp, #20]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	f04f 0c0a 	mov.w	ip, #10
 8008c42:	4620      	mov	r0, r4
 8008c44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c48:	3a30      	subs	r2, #48	; 0x30
 8008c4a:	2a09      	cmp	r2, #9
 8008c4c:	d903      	bls.n	8008c56 <_vfiprintf_r+0x1ee>
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d0c5      	beq.n	8008bde <_vfiprintf_r+0x176>
 8008c52:	9105      	str	r1, [sp, #20]
 8008c54:	e7c3      	b.n	8008bde <_vfiprintf_r+0x176>
 8008c56:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e7f0      	b.n	8008c42 <_vfiprintf_r+0x1da>
 8008c60:	ab03      	add	r3, sp, #12
 8008c62:	9300      	str	r3, [sp, #0]
 8008c64:	462a      	mov	r2, r5
 8008c66:	4b16      	ldr	r3, [pc, #88]	; (8008cc0 <_vfiprintf_r+0x258>)
 8008c68:	a904      	add	r1, sp, #16
 8008c6a:	4630      	mov	r0, r6
 8008c6c:	f7fd fea4 	bl	80069b8 <_printf_float>
 8008c70:	4607      	mov	r7, r0
 8008c72:	1c78      	adds	r0, r7, #1
 8008c74:	d1d6      	bne.n	8008c24 <_vfiprintf_r+0x1bc>
 8008c76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c78:	07d9      	lsls	r1, r3, #31
 8008c7a:	d405      	bmi.n	8008c88 <_vfiprintf_r+0x220>
 8008c7c:	89ab      	ldrh	r3, [r5, #12]
 8008c7e:	059a      	lsls	r2, r3, #22
 8008c80:	d402      	bmi.n	8008c88 <_vfiprintf_r+0x220>
 8008c82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c84:	f000 faaf 	bl	80091e6 <__retarget_lock_release_recursive>
 8008c88:	89ab      	ldrh	r3, [r5, #12]
 8008c8a:	065b      	lsls	r3, r3, #25
 8008c8c:	f53f af12 	bmi.w	8008ab4 <_vfiprintf_r+0x4c>
 8008c90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c92:	e711      	b.n	8008ab8 <_vfiprintf_r+0x50>
 8008c94:	ab03      	add	r3, sp, #12
 8008c96:	9300      	str	r3, [sp, #0]
 8008c98:	462a      	mov	r2, r5
 8008c9a:	4b09      	ldr	r3, [pc, #36]	; (8008cc0 <_vfiprintf_r+0x258>)
 8008c9c:	a904      	add	r1, sp, #16
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	f7fe f916 	bl	8006ed0 <_printf_i>
 8008ca4:	e7e4      	b.n	8008c70 <_vfiprintf_r+0x208>
 8008ca6:	bf00      	nop
 8008ca8:	08009b34 	.word	0x08009b34
 8008cac:	08009b54 	.word	0x08009b54
 8008cb0:	08009b14 	.word	0x08009b14
 8008cb4:	080099bc 	.word	0x080099bc
 8008cb8:	080099c6 	.word	0x080099c6
 8008cbc:	080069b9 	.word	0x080069b9
 8008cc0:	08008a43 	.word	0x08008a43
 8008cc4:	080099c2 	.word	0x080099c2

08008cc8 <__swbuf_r>:
 8008cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cca:	460e      	mov	r6, r1
 8008ccc:	4614      	mov	r4, r2
 8008cce:	4605      	mov	r5, r0
 8008cd0:	b118      	cbz	r0, 8008cda <__swbuf_r+0x12>
 8008cd2:	6983      	ldr	r3, [r0, #24]
 8008cd4:	b90b      	cbnz	r3, 8008cda <__swbuf_r+0x12>
 8008cd6:	f000 f9e7 	bl	80090a8 <__sinit>
 8008cda:	4b21      	ldr	r3, [pc, #132]	; (8008d60 <__swbuf_r+0x98>)
 8008cdc:	429c      	cmp	r4, r3
 8008cde:	d12b      	bne.n	8008d38 <__swbuf_r+0x70>
 8008ce0:	686c      	ldr	r4, [r5, #4]
 8008ce2:	69a3      	ldr	r3, [r4, #24]
 8008ce4:	60a3      	str	r3, [r4, #8]
 8008ce6:	89a3      	ldrh	r3, [r4, #12]
 8008ce8:	071a      	lsls	r2, r3, #28
 8008cea:	d52f      	bpl.n	8008d4c <__swbuf_r+0x84>
 8008cec:	6923      	ldr	r3, [r4, #16]
 8008cee:	b36b      	cbz	r3, 8008d4c <__swbuf_r+0x84>
 8008cf0:	6923      	ldr	r3, [r4, #16]
 8008cf2:	6820      	ldr	r0, [r4, #0]
 8008cf4:	1ac0      	subs	r0, r0, r3
 8008cf6:	6963      	ldr	r3, [r4, #20]
 8008cf8:	b2f6      	uxtb	r6, r6
 8008cfa:	4283      	cmp	r3, r0
 8008cfc:	4637      	mov	r7, r6
 8008cfe:	dc04      	bgt.n	8008d0a <__swbuf_r+0x42>
 8008d00:	4621      	mov	r1, r4
 8008d02:	4628      	mov	r0, r5
 8008d04:	f000 f93c 	bl	8008f80 <_fflush_r>
 8008d08:	bb30      	cbnz	r0, 8008d58 <__swbuf_r+0x90>
 8008d0a:	68a3      	ldr	r3, [r4, #8]
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	60a3      	str	r3, [r4, #8]
 8008d10:	6823      	ldr	r3, [r4, #0]
 8008d12:	1c5a      	adds	r2, r3, #1
 8008d14:	6022      	str	r2, [r4, #0]
 8008d16:	701e      	strb	r6, [r3, #0]
 8008d18:	6963      	ldr	r3, [r4, #20]
 8008d1a:	3001      	adds	r0, #1
 8008d1c:	4283      	cmp	r3, r0
 8008d1e:	d004      	beq.n	8008d2a <__swbuf_r+0x62>
 8008d20:	89a3      	ldrh	r3, [r4, #12]
 8008d22:	07db      	lsls	r3, r3, #31
 8008d24:	d506      	bpl.n	8008d34 <__swbuf_r+0x6c>
 8008d26:	2e0a      	cmp	r6, #10
 8008d28:	d104      	bne.n	8008d34 <__swbuf_r+0x6c>
 8008d2a:	4621      	mov	r1, r4
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	f000 f927 	bl	8008f80 <_fflush_r>
 8008d32:	b988      	cbnz	r0, 8008d58 <__swbuf_r+0x90>
 8008d34:	4638      	mov	r0, r7
 8008d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d38:	4b0a      	ldr	r3, [pc, #40]	; (8008d64 <__swbuf_r+0x9c>)
 8008d3a:	429c      	cmp	r4, r3
 8008d3c:	d101      	bne.n	8008d42 <__swbuf_r+0x7a>
 8008d3e:	68ac      	ldr	r4, [r5, #8]
 8008d40:	e7cf      	b.n	8008ce2 <__swbuf_r+0x1a>
 8008d42:	4b09      	ldr	r3, [pc, #36]	; (8008d68 <__swbuf_r+0xa0>)
 8008d44:	429c      	cmp	r4, r3
 8008d46:	bf08      	it	eq
 8008d48:	68ec      	ldreq	r4, [r5, #12]
 8008d4a:	e7ca      	b.n	8008ce2 <__swbuf_r+0x1a>
 8008d4c:	4621      	mov	r1, r4
 8008d4e:	4628      	mov	r0, r5
 8008d50:	f000 f81a 	bl	8008d88 <__swsetup_r>
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d0cb      	beq.n	8008cf0 <__swbuf_r+0x28>
 8008d58:	f04f 37ff 	mov.w	r7, #4294967295
 8008d5c:	e7ea      	b.n	8008d34 <__swbuf_r+0x6c>
 8008d5e:	bf00      	nop
 8008d60:	08009b34 	.word	0x08009b34
 8008d64:	08009b54 	.word	0x08009b54
 8008d68:	08009b14 	.word	0x08009b14

08008d6c <__ascii_wctomb>:
 8008d6c:	b149      	cbz	r1, 8008d82 <__ascii_wctomb+0x16>
 8008d6e:	2aff      	cmp	r2, #255	; 0xff
 8008d70:	bf85      	ittet	hi
 8008d72:	238a      	movhi	r3, #138	; 0x8a
 8008d74:	6003      	strhi	r3, [r0, #0]
 8008d76:	700a      	strbls	r2, [r1, #0]
 8008d78:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d7c:	bf98      	it	ls
 8008d7e:	2001      	movls	r0, #1
 8008d80:	4770      	bx	lr
 8008d82:	4608      	mov	r0, r1
 8008d84:	4770      	bx	lr
	...

08008d88 <__swsetup_r>:
 8008d88:	4b32      	ldr	r3, [pc, #200]	; (8008e54 <__swsetup_r+0xcc>)
 8008d8a:	b570      	push	{r4, r5, r6, lr}
 8008d8c:	681d      	ldr	r5, [r3, #0]
 8008d8e:	4606      	mov	r6, r0
 8008d90:	460c      	mov	r4, r1
 8008d92:	b125      	cbz	r5, 8008d9e <__swsetup_r+0x16>
 8008d94:	69ab      	ldr	r3, [r5, #24]
 8008d96:	b913      	cbnz	r3, 8008d9e <__swsetup_r+0x16>
 8008d98:	4628      	mov	r0, r5
 8008d9a:	f000 f985 	bl	80090a8 <__sinit>
 8008d9e:	4b2e      	ldr	r3, [pc, #184]	; (8008e58 <__swsetup_r+0xd0>)
 8008da0:	429c      	cmp	r4, r3
 8008da2:	d10f      	bne.n	8008dc4 <__swsetup_r+0x3c>
 8008da4:	686c      	ldr	r4, [r5, #4]
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dac:	0719      	lsls	r1, r3, #28
 8008dae:	d42c      	bmi.n	8008e0a <__swsetup_r+0x82>
 8008db0:	06dd      	lsls	r5, r3, #27
 8008db2:	d411      	bmi.n	8008dd8 <__swsetup_r+0x50>
 8008db4:	2309      	movs	r3, #9
 8008db6:	6033      	str	r3, [r6, #0]
 8008db8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008dbc:	81a3      	strh	r3, [r4, #12]
 8008dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc2:	e03e      	b.n	8008e42 <__swsetup_r+0xba>
 8008dc4:	4b25      	ldr	r3, [pc, #148]	; (8008e5c <__swsetup_r+0xd4>)
 8008dc6:	429c      	cmp	r4, r3
 8008dc8:	d101      	bne.n	8008dce <__swsetup_r+0x46>
 8008dca:	68ac      	ldr	r4, [r5, #8]
 8008dcc:	e7eb      	b.n	8008da6 <__swsetup_r+0x1e>
 8008dce:	4b24      	ldr	r3, [pc, #144]	; (8008e60 <__swsetup_r+0xd8>)
 8008dd0:	429c      	cmp	r4, r3
 8008dd2:	bf08      	it	eq
 8008dd4:	68ec      	ldreq	r4, [r5, #12]
 8008dd6:	e7e6      	b.n	8008da6 <__swsetup_r+0x1e>
 8008dd8:	0758      	lsls	r0, r3, #29
 8008dda:	d512      	bpl.n	8008e02 <__swsetup_r+0x7a>
 8008ddc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dde:	b141      	cbz	r1, 8008df2 <__swsetup_r+0x6a>
 8008de0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008de4:	4299      	cmp	r1, r3
 8008de6:	d002      	beq.n	8008dee <__swsetup_r+0x66>
 8008de8:	4630      	mov	r0, r6
 8008dea:	f7ff fb6f 	bl	80084cc <_free_r>
 8008dee:	2300      	movs	r3, #0
 8008df0:	6363      	str	r3, [r4, #52]	; 0x34
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008df8:	81a3      	strh	r3, [r4, #12]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	6063      	str	r3, [r4, #4]
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	6023      	str	r3, [r4, #0]
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	f043 0308 	orr.w	r3, r3, #8
 8008e08:	81a3      	strh	r3, [r4, #12]
 8008e0a:	6923      	ldr	r3, [r4, #16]
 8008e0c:	b94b      	cbnz	r3, 8008e22 <__swsetup_r+0x9a>
 8008e0e:	89a3      	ldrh	r3, [r4, #12]
 8008e10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e18:	d003      	beq.n	8008e22 <__swsetup_r+0x9a>
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	f000 fa07 	bl	8009230 <__smakebuf_r>
 8008e22:	89a0      	ldrh	r0, [r4, #12]
 8008e24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e28:	f010 0301 	ands.w	r3, r0, #1
 8008e2c:	d00a      	beq.n	8008e44 <__swsetup_r+0xbc>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	60a3      	str	r3, [r4, #8]
 8008e32:	6963      	ldr	r3, [r4, #20]
 8008e34:	425b      	negs	r3, r3
 8008e36:	61a3      	str	r3, [r4, #24]
 8008e38:	6923      	ldr	r3, [r4, #16]
 8008e3a:	b943      	cbnz	r3, 8008e4e <__swsetup_r+0xc6>
 8008e3c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e40:	d1ba      	bne.n	8008db8 <__swsetup_r+0x30>
 8008e42:	bd70      	pop	{r4, r5, r6, pc}
 8008e44:	0781      	lsls	r1, r0, #30
 8008e46:	bf58      	it	pl
 8008e48:	6963      	ldrpl	r3, [r4, #20]
 8008e4a:	60a3      	str	r3, [r4, #8]
 8008e4c:	e7f4      	b.n	8008e38 <__swsetup_r+0xb0>
 8008e4e:	2000      	movs	r0, #0
 8008e50:	e7f7      	b.n	8008e42 <__swsetup_r+0xba>
 8008e52:	bf00      	nop
 8008e54:	20000020 	.word	0x20000020
 8008e58:	08009b34 	.word	0x08009b34
 8008e5c:	08009b54 	.word	0x08009b54
 8008e60:	08009b14 	.word	0x08009b14

08008e64 <abort>:
 8008e64:	b508      	push	{r3, lr}
 8008e66:	2006      	movs	r0, #6
 8008e68:	f000 fa52 	bl	8009310 <raise>
 8008e6c:	2001      	movs	r0, #1
 8008e6e:	f7f8 f9ad 	bl	80011cc <_exit>
	...

08008e74 <__sflush_r>:
 8008e74:	898a      	ldrh	r2, [r1, #12]
 8008e76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	0710      	lsls	r0, r2, #28
 8008e7e:	460c      	mov	r4, r1
 8008e80:	d458      	bmi.n	8008f34 <__sflush_r+0xc0>
 8008e82:	684b      	ldr	r3, [r1, #4]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	dc05      	bgt.n	8008e94 <__sflush_r+0x20>
 8008e88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	dc02      	bgt.n	8008e94 <__sflush_r+0x20>
 8008e8e:	2000      	movs	r0, #0
 8008e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e96:	2e00      	cmp	r6, #0
 8008e98:	d0f9      	beq.n	8008e8e <__sflush_r+0x1a>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ea0:	682f      	ldr	r7, [r5, #0]
 8008ea2:	602b      	str	r3, [r5, #0]
 8008ea4:	d032      	beq.n	8008f0c <__sflush_r+0x98>
 8008ea6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	075a      	lsls	r2, r3, #29
 8008eac:	d505      	bpl.n	8008eba <__sflush_r+0x46>
 8008eae:	6863      	ldr	r3, [r4, #4]
 8008eb0:	1ac0      	subs	r0, r0, r3
 8008eb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008eb4:	b10b      	cbz	r3, 8008eba <__sflush_r+0x46>
 8008eb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008eb8:	1ac0      	subs	r0, r0, r3
 8008eba:	2300      	movs	r3, #0
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ec0:	6a21      	ldr	r1, [r4, #32]
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	47b0      	blx	r6
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	d106      	bne.n	8008eda <__sflush_r+0x66>
 8008ecc:	6829      	ldr	r1, [r5, #0]
 8008ece:	291d      	cmp	r1, #29
 8008ed0:	d82c      	bhi.n	8008f2c <__sflush_r+0xb8>
 8008ed2:	4a2a      	ldr	r2, [pc, #168]	; (8008f7c <__sflush_r+0x108>)
 8008ed4:	40ca      	lsrs	r2, r1
 8008ed6:	07d6      	lsls	r6, r2, #31
 8008ed8:	d528      	bpl.n	8008f2c <__sflush_r+0xb8>
 8008eda:	2200      	movs	r2, #0
 8008edc:	6062      	str	r2, [r4, #4]
 8008ede:	04d9      	lsls	r1, r3, #19
 8008ee0:	6922      	ldr	r2, [r4, #16]
 8008ee2:	6022      	str	r2, [r4, #0]
 8008ee4:	d504      	bpl.n	8008ef0 <__sflush_r+0x7c>
 8008ee6:	1c42      	adds	r2, r0, #1
 8008ee8:	d101      	bne.n	8008eee <__sflush_r+0x7a>
 8008eea:	682b      	ldr	r3, [r5, #0]
 8008eec:	b903      	cbnz	r3, 8008ef0 <__sflush_r+0x7c>
 8008eee:	6560      	str	r0, [r4, #84]	; 0x54
 8008ef0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ef2:	602f      	str	r7, [r5, #0]
 8008ef4:	2900      	cmp	r1, #0
 8008ef6:	d0ca      	beq.n	8008e8e <__sflush_r+0x1a>
 8008ef8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008efc:	4299      	cmp	r1, r3
 8008efe:	d002      	beq.n	8008f06 <__sflush_r+0x92>
 8008f00:	4628      	mov	r0, r5
 8008f02:	f7ff fae3 	bl	80084cc <_free_r>
 8008f06:	2000      	movs	r0, #0
 8008f08:	6360      	str	r0, [r4, #52]	; 0x34
 8008f0a:	e7c1      	b.n	8008e90 <__sflush_r+0x1c>
 8008f0c:	6a21      	ldr	r1, [r4, #32]
 8008f0e:	2301      	movs	r3, #1
 8008f10:	4628      	mov	r0, r5
 8008f12:	47b0      	blx	r6
 8008f14:	1c41      	adds	r1, r0, #1
 8008f16:	d1c7      	bne.n	8008ea8 <__sflush_r+0x34>
 8008f18:	682b      	ldr	r3, [r5, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d0c4      	beq.n	8008ea8 <__sflush_r+0x34>
 8008f1e:	2b1d      	cmp	r3, #29
 8008f20:	d001      	beq.n	8008f26 <__sflush_r+0xb2>
 8008f22:	2b16      	cmp	r3, #22
 8008f24:	d101      	bne.n	8008f2a <__sflush_r+0xb6>
 8008f26:	602f      	str	r7, [r5, #0]
 8008f28:	e7b1      	b.n	8008e8e <__sflush_r+0x1a>
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f30:	81a3      	strh	r3, [r4, #12]
 8008f32:	e7ad      	b.n	8008e90 <__sflush_r+0x1c>
 8008f34:	690f      	ldr	r7, [r1, #16]
 8008f36:	2f00      	cmp	r7, #0
 8008f38:	d0a9      	beq.n	8008e8e <__sflush_r+0x1a>
 8008f3a:	0793      	lsls	r3, r2, #30
 8008f3c:	680e      	ldr	r6, [r1, #0]
 8008f3e:	bf08      	it	eq
 8008f40:	694b      	ldreq	r3, [r1, #20]
 8008f42:	600f      	str	r7, [r1, #0]
 8008f44:	bf18      	it	ne
 8008f46:	2300      	movne	r3, #0
 8008f48:	eba6 0807 	sub.w	r8, r6, r7
 8008f4c:	608b      	str	r3, [r1, #8]
 8008f4e:	f1b8 0f00 	cmp.w	r8, #0
 8008f52:	dd9c      	ble.n	8008e8e <__sflush_r+0x1a>
 8008f54:	6a21      	ldr	r1, [r4, #32]
 8008f56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f58:	4643      	mov	r3, r8
 8008f5a:	463a      	mov	r2, r7
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	47b0      	blx	r6
 8008f60:	2800      	cmp	r0, #0
 8008f62:	dc06      	bgt.n	8008f72 <__sflush_r+0xfe>
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6a:	81a3      	strh	r3, [r4, #12]
 8008f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f70:	e78e      	b.n	8008e90 <__sflush_r+0x1c>
 8008f72:	4407      	add	r7, r0
 8008f74:	eba8 0800 	sub.w	r8, r8, r0
 8008f78:	e7e9      	b.n	8008f4e <__sflush_r+0xda>
 8008f7a:	bf00      	nop
 8008f7c:	20400001 	.word	0x20400001

08008f80 <_fflush_r>:
 8008f80:	b538      	push	{r3, r4, r5, lr}
 8008f82:	690b      	ldr	r3, [r1, #16]
 8008f84:	4605      	mov	r5, r0
 8008f86:	460c      	mov	r4, r1
 8008f88:	b913      	cbnz	r3, 8008f90 <_fflush_r+0x10>
 8008f8a:	2500      	movs	r5, #0
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	bd38      	pop	{r3, r4, r5, pc}
 8008f90:	b118      	cbz	r0, 8008f9a <_fflush_r+0x1a>
 8008f92:	6983      	ldr	r3, [r0, #24]
 8008f94:	b90b      	cbnz	r3, 8008f9a <_fflush_r+0x1a>
 8008f96:	f000 f887 	bl	80090a8 <__sinit>
 8008f9a:	4b14      	ldr	r3, [pc, #80]	; (8008fec <_fflush_r+0x6c>)
 8008f9c:	429c      	cmp	r4, r3
 8008f9e:	d11b      	bne.n	8008fd8 <_fflush_r+0x58>
 8008fa0:	686c      	ldr	r4, [r5, #4]
 8008fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d0ef      	beq.n	8008f8a <_fflush_r+0xa>
 8008faa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fac:	07d0      	lsls	r0, r2, #31
 8008fae:	d404      	bmi.n	8008fba <_fflush_r+0x3a>
 8008fb0:	0599      	lsls	r1, r3, #22
 8008fb2:	d402      	bmi.n	8008fba <_fflush_r+0x3a>
 8008fb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fb6:	f000 f915 	bl	80091e4 <__retarget_lock_acquire_recursive>
 8008fba:	4628      	mov	r0, r5
 8008fbc:	4621      	mov	r1, r4
 8008fbe:	f7ff ff59 	bl	8008e74 <__sflush_r>
 8008fc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fc4:	07da      	lsls	r2, r3, #31
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	d4e0      	bmi.n	8008f8c <_fflush_r+0xc>
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	059b      	lsls	r3, r3, #22
 8008fce:	d4dd      	bmi.n	8008f8c <_fflush_r+0xc>
 8008fd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fd2:	f000 f908 	bl	80091e6 <__retarget_lock_release_recursive>
 8008fd6:	e7d9      	b.n	8008f8c <_fflush_r+0xc>
 8008fd8:	4b05      	ldr	r3, [pc, #20]	; (8008ff0 <_fflush_r+0x70>)
 8008fda:	429c      	cmp	r4, r3
 8008fdc:	d101      	bne.n	8008fe2 <_fflush_r+0x62>
 8008fde:	68ac      	ldr	r4, [r5, #8]
 8008fe0:	e7df      	b.n	8008fa2 <_fflush_r+0x22>
 8008fe2:	4b04      	ldr	r3, [pc, #16]	; (8008ff4 <_fflush_r+0x74>)
 8008fe4:	429c      	cmp	r4, r3
 8008fe6:	bf08      	it	eq
 8008fe8:	68ec      	ldreq	r4, [r5, #12]
 8008fea:	e7da      	b.n	8008fa2 <_fflush_r+0x22>
 8008fec:	08009b34 	.word	0x08009b34
 8008ff0:	08009b54 	.word	0x08009b54
 8008ff4:	08009b14 	.word	0x08009b14

08008ff8 <std>:
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	b510      	push	{r4, lr}
 8008ffc:	4604      	mov	r4, r0
 8008ffe:	e9c0 3300 	strd	r3, r3, [r0]
 8009002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009006:	6083      	str	r3, [r0, #8]
 8009008:	8181      	strh	r1, [r0, #12]
 800900a:	6643      	str	r3, [r0, #100]	; 0x64
 800900c:	81c2      	strh	r2, [r0, #14]
 800900e:	6183      	str	r3, [r0, #24]
 8009010:	4619      	mov	r1, r3
 8009012:	2208      	movs	r2, #8
 8009014:	305c      	adds	r0, #92	; 0x5c
 8009016:	f7fd fc35 	bl	8006884 <memset>
 800901a:	4b05      	ldr	r3, [pc, #20]	; (8009030 <std+0x38>)
 800901c:	6263      	str	r3, [r4, #36]	; 0x24
 800901e:	4b05      	ldr	r3, [pc, #20]	; (8009034 <std+0x3c>)
 8009020:	62a3      	str	r3, [r4, #40]	; 0x28
 8009022:	4b05      	ldr	r3, [pc, #20]	; (8009038 <std+0x40>)
 8009024:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009026:	4b05      	ldr	r3, [pc, #20]	; (800903c <std+0x44>)
 8009028:	6224      	str	r4, [r4, #32]
 800902a:	6323      	str	r3, [r4, #48]	; 0x30
 800902c:	bd10      	pop	{r4, pc}
 800902e:	bf00      	nop
 8009030:	08009349 	.word	0x08009349
 8009034:	0800936b 	.word	0x0800936b
 8009038:	080093a3 	.word	0x080093a3
 800903c:	080093c7 	.word	0x080093c7

08009040 <_cleanup_r>:
 8009040:	4901      	ldr	r1, [pc, #4]	; (8009048 <_cleanup_r+0x8>)
 8009042:	f000 b8af 	b.w	80091a4 <_fwalk_reent>
 8009046:	bf00      	nop
 8009048:	08008f81 	.word	0x08008f81

0800904c <__sfmoreglue>:
 800904c:	b570      	push	{r4, r5, r6, lr}
 800904e:	1e4a      	subs	r2, r1, #1
 8009050:	2568      	movs	r5, #104	; 0x68
 8009052:	4355      	muls	r5, r2
 8009054:	460e      	mov	r6, r1
 8009056:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800905a:	f7ff fa87 	bl	800856c <_malloc_r>
 800905e:	4604      	mov	r4, r0
 8009060:	b140      	cbz	r0, 8009074 <__sfmoreglue+0x28>
 8009062:	2100      	movs	r1, #0
 8009064:	e9c0 1600 	strd	r1, r6, [r0]
 8009068:	300c      	adds	r0, #12
 800906a:	60a0      	str	r0, [r4, #8]
 800906c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009070:	f7fd fc08 	bl	8006884 <memset>
 8009074:	4620      	mov	r0, r4
 8009076:	bd70      	pop	{r4, r5, r6, pc}

08009078 <__sfp_lock_acquire>:
 8009078:	4801      	ldr	r0, [pc, #4]	; (8009080 <__sfp_lock_acquire+0x8>)
 800907a:	f000 b8b3 	b.w	80091e4 <__retarget_lock_acquire_recursive>
 800907e:	bf00      	nop
 8009080:	2000053c 	.word	0x2000053c

08009084 <__sfp_lock_release>:
 8009084:	4801      	ldr	r0, [pc, #4]	; (800908c <__sfp_lock_release+0x8>)
 8009086:	f000 b8ae 	b.w	80091e6 <__retarget_lock_release_recursive>
 800908a:	bf00      	nop
 800908c:	2000053c 	.word	0x2000053c

08009090 <__sinit_lock_acquire>:
 8009090:	4801      	ldr	r0, [pc, #4]	; (8009098 <__sinit_lock_acquire+0x8>)
 8009092:	f000 b8a7 	b.w	80091e4 <__retarget_lock_acquire_recursive>
 8009096:	bf00      	nop
 8009098:	20000537 	.word	0x20000537

0800909c <__sinit_lock_release>:
 800909c:	4801      	ldr	r0, [pc, #4]	; (80090a4 <__sinit_lock_release+0x8>)
 800909e:	f000 b8a2 	b.w	80091e6 <__retarget_lock_release_recursive>
 80090a2:	bf00      	nop
 80090a4:	20000537 	.word	0x20000537

080090a8 <__sinit>:
 80090a8:	b510      	push	{r4, lr}
 80090aa:	4604      	mov	r4, r0
 80090ac:	f7ff fff0 	bl	8009090 <__sinit_lock_acquire>
 80090b0:	69a3      	ldr	r3, [r4, #24]
 80090b2:	b11b      	cbz	r3, 80090bc <__sinit+0x14>
 80090b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090b8:	f7ff bff0 	b.w	800909c <__sinit_lock_release>
 80090bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80090c0:	6523      	str	r3, [r4, #80]	; 0x50
 80090c2:	4b13      	ldr	r3, [pc, #76]	; (8009110 <__sinit+0x68>)
 80090c4:	4a13      	ldr	r2, [pc, #76]	; (8009114 <__sinit+0x6c>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80090ca:	42a3      	cmp	r3, r4
 80090cc:	bf04      	itt	eq
 80090ce:	2301      	moveq	r3, #1
 80090d0:	61a3      	streq	r3, [r4, #24]
 80090d2:	4620      	mov	r0, r4
 80090d4:	f000 f820 	bl	8009118 <__sfp>
 80090d8:	6060      	str	r0, [r4, #4]
 80090da:	4620      	mov	r0, r4
 80090dc:	f000 f81c 	bl	8009118 <__sfp>
 80090e0:	60a0      	str	r0, [r4, #8]
 80090e2:	4620      	mov	r0, r4
 80090e4:	f000 f818 	bl	8009118 <__sfp>
 80090e8:	2200      	movs	r2, #0
 80090ea:	60e0      	str	r0, [r4, #12]
 80090ec:	2104      	movs	r1, #4
 80090ee:	6860      	ldr	r0, [r4, #4]
 80090f0:	f7ff ff82 	bl	8008ff8 <std>
 80090f4:	68a0      	ldr	r0, [r4, #8]
 80090f6:	2201      	movs	r2, #1
 80090f8:	2109      	movs	r1, #9
 80090fa:	f7ff ff7d 	bl	8008ff8 <std>
 80090fe:	68e0      	ldr	r0, [r4, #12]
 8009100:	2202      	movs	r2, #2
 8009102:	2112      	movs	r1, #18
 8009104:	f7ff ff78 	bl	8008ff8 <std>
 8009108:	2301      	movs	r3, #1
 800910a:	61a3      	str	r3, [r4, #24]
 800910c:	e7d2      	b.n	80090b4 <__sinit+0xc>
 800910e:	bf00      	nop
 8009110:	08009794 	.word	0x08009794
 8009114:	08009041 	.word	0x08009041

08009118 <__sfp>:
 8009118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911a:	4607      	mov	r7, r0
 800911c:	f7ff ffac 	bl	8009078 <__sfp_lock_acquire>
 8009120:	4b1e      	ldr	r3, [pc, #120]	; (800919c <__sfp+0x84>)
 8009122:	681e      	ldr	r6, [r3, #0]
 8009124:	69b3      	ldr	r3, [r6, #24]
 8009126:	b913      	cbnz	r3, 800912e <__sfp+0x16>
 8009128:	4630      	mov	r0, r6
 800912a:	f7ff ffbd 	bl	80090a8 <__sinit>
 800912e:	3648      	adds	r6, #72	; 0x48
 8009130:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009134:	3b01      	subs	r3, #1
 8009136:	d503      	bpl.n	8009140 <__sfp+0x28>
 8009138:	6833      	ldr	r3, [r6, #0]
 800913a:	b30b      	cbz	r3, 8009180 <__sfp+0x68>
 800913c:	6836      	ldr	r6, [r6, #0]
 800913e:	e7f7      	b.n	8009130 <__sfp+0x18>
 8009140:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009144:	b9d5      	cbnz	r5, 800917c <__sfp+0x64>
 8009146:	4b16      	ldr	r3, [pc, #88]	; (80091a0 <__sfp+0x88>)
 8009148:	60e3      	str	r3, [r4, #12]
 800914a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800914e:	6665      	str	r5, [r4, #100]	; 0x64
 8009150:	f000 f847 	bl	80091e2 <__retarget_lock_init_recursive>
 8009154:	f7ff ff96 	bl	8009084 <__sfp_lock_release>
 8009158:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800915c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009160:	6025      	str	r5, [r4, #0]
 8009162:	61a5      	str	r5, [r4, #24]
 8009164:	2208      	movs	r2, #8
 8009166:	4629      	mov	r1, r5
 8009168:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800916c:	f7fd fb8a 	bl	8006884 <memset>
 8009170:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009174:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009178:	4620      	mov	r0, r4
 800917a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800917c:	3468      	adds	r4, #104	; 0x68
 800917e:	e7d9      	b.n	8009134 <__sfp+0x1c>
 8009180:	2104      	movs	r1, #4
 8009182:	4638      	mov	r0, r7
 8009184:	f7ff ff62 	bl	800904c <__sfmoreglue>
 8009188:	4604      	mov	r4, r0
 800918a:	6030      	str	r0, [r6, #0]
 800918c:	2800      	cmp	r0, #0
 800918e:	d1d5      	bne.n	800913c <__sfp+0x24>
 8009190:	f7ff ff78 	bl	8009084 <__sfp_lock_release>
 8009194:	230c      	movs	r3, #12
 8009196:	603b      	str	r3, [r7, #0]
 8009198:	e7ee      	b.n	8009178 <__sfp+0x60>
 800919a:	bf00      	nop
 800919c:	08009794 	.word	0x08009794
 80091a0:	ffff0001 	.word	0xffff0001

080091a4 <_fwalk_reent>:
 80091a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091a8:	4606      	mov	r6, r0
 80091aa:	4688      	mov	r8, r1
 80091ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091b0:	2700      	movs	r7, #0
 80091b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091b6:	f1b9 0901 	subs.w	r9, r9, #1
 80091ba:	d505      	bpl.n	80091c8 <_fwalk_reent+0x24>
 80091bc:	6824      	ldr	r4, [r4, #0]
 80091be:	2c00      	cmp	r4, #0
 80091c0:	d1f7      	bne.n	80091b2 <_fwalk_reent+0xe>
 80091c2:	4638      	mov	r0, r7
 80091c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091c8:	89ab      	ldrh	r3, [r5, #12]
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d907      	bls.n	80091de <_fwalk_reent+0x3a>
 80091ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091d2:	3301      	adds	r3, #1
 80091d4:	d003      	beq.n	80091de <_fwalk_reent+0x3a>
 80091d6:	4629      	mov	r1, r5
 80091d8:	4630      	mov	r0, r6
 80091da:	47c0      	blx	r8
 80091dc:	4307      	orrs	r7, r0
 80091de:	3568      	adds	r5, #104	; 0x68
 80091e0:	e7e9      	b.n	80091b6 <_fwalk_reent+0x12>

080091e2 <__retarget_lock_init_recursive>:
 80091e2:	4770      	bx	lr

080091e4 <__retarget_lock_acquire_recursive>:
 80091e4:	4770      	bx	lr

080091e6 <__retarget_lock_release_recursive>:
 80091e6:	4770      	bx	lr

080091e8 <__swhatbuf_r>:
 80091e8:	b570      	push	{r4, r5, r6, lr}
 80091ea:	460e      	mov	r6, r1
 80091ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091f0:	2900      	cmp	r1, #0
 80091f2:	b096      	sub	sp, #88	; 0x58
 80091f4:	4614      	mov	r4, r2
 80091f6:	461d      	mov	r5, r3
 80091f8:	da07      	bge.n	800920a <__swhatbuf_r+0x22>
 80091fa:	2300      	movs	r3, #0
 80091fc:	602b      	str	r3, [r5, #0]
 80091fe:	89b3      	ldrh	r3, [r6, #12]
 8009200:	061a      	lsls	r2, r3, #24
 8009202:	d410      	bmi.n	8009226 <__swhatbuf_r+0x3e>
 8009204:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009208:	e00e      	b.n	8009228 <__swhatbuf_r+0x40>
 800920a:	466a      	mov	r2, sp
 800920c:	f000 f902 	bl	8009414 <_fstat_r>
 8009210:	2800      	cmp	r0, #0
 8009212:	dbf2      	blt.n	80091fa <__swhatbuf_r+0x12>
 8009214:	9a01      	ldr	r2, [sp, #4]
 8009216:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800921a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800921e:	425a      	negs	r2, r3
 8009220:	415a      	adcs	r2, r3
 8009222:	602a      	str	r2, [r5, #0]
 8009224:	e7ee      	b.n	8009204 <__swhatbuf_r+0x1c>
 8009226:	2340      	movs	r3, #64	; 0x40
 8009228:	2000      	movs	r0, #0
 800922a:	6023      	str	r3, [r4, #0]
 800922c:	b016      	add	sp, #88	; 0x58
 800922e:	bd70      	pop	{r4, r5, r6, pc}

08009230 <__smakebuf_r>:
 8009230:	898b      	ldrh	r3, [r1, #12]
 8009232:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009234:	079d      	lsls	r5, r3, #30
 8009236:	4606      	mov	r6, r0
 8009238:	460c      	mov	r4, r1
 800923a:	d507      	bpl.n	800924c <__smakebuf_r+0x1c>
 800923c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	6123      	str	r3, [r4, #16]
 8009244:	2301      	movs	r3, #1
 8009246:	6163      	str	r3, [r4, #20]
 8009248:	b002      	add	sp, #8
 800924a:	bd70      	pop	{r4, r5, r6, pc}
 800924c:	ab01      	add	r3, sp, #4
 800924e:	466a      	mov	r2, sp
 8009250:	f7ff ffca 	bl	80091e8 <__swhatbuf_r>
 8009254:	9900      	ldr	r1, [sp, #0]
 8009256:	4605      	mov	r5, r0
 8009258:	4630      	mov	r0, r6
 800925a:	f7ff f987 	bl	800856c <_malloc_r>
 800925e:	b948      	cbnz	r0, 8009274 <__smakebuf_r+0x44>
 8009260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009264:	059a      	lsls	r2, r3, #22
 8009266:	d4ef      	bmi.n	8009248 <__smakebuf_r+0x18>
 8009268:	f023 0303 	bic.w	r3, r3, #3
 800926c:	f043 0302 	orr.w	r3, r3, #2
 8009270:	81a3      	strh	r3, [r4, #12]
 8009272:	e7e3      	b.n	800923c <__smakebuf_r+0xc>
 8009274:	4b0d      	ldr	r3, [pc, #52]	; (80092ac <__smakebuf_r+0x7c>)
 8009276:	62b3      	str	r3, [r6, #40]	; 0x28
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	6020      	str	r0, [r4, #0]
 800927c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009280:	81a3      	strh	r3, [r4, #12]
 8009282:	9b00      	ldr	r3, [sp, #0]
 8009284:	6163      	str	r3, [r4, #20]
 8009286:	9b01      	ldr	r3, [sp, #4]
 8009288:	6120      	str	r0, [r4, #16]
 800928a:	b15b      	cbz	r3, 80092a4 <__smakebuf_r+0x74>
 800928c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009290:	4630      	mov	r0, r6
 8009292:	f000 f8d1 	bl	8009438 <_isatty_r>
 8009296:	b128      	cbz	r0, 80092a4 <__smakebuf_r+0x74>
 8009298:	89a3      	ldrh	r3, [r4, #12]
 800929a:	f023 0303 	bic.w	r3, r3, #3
 800929e:	f043 0301 	orr.w	r3, r3, #1
 80092a2:	81a3      	strh	r3, [r4, #12]
 80092a4:	89a0      	ldrh	r0, [r4, #12]
 80092a6:	4305      	orrs	r5, r0
 80092a8:	81a5      	strh	r5, [r4, #12]
 80092aa:	e7cd      	b.n	8009248 <__smakebuf_r+0x18>
 80092ac:	08009041 	.word	0x08009041

080092b0 <_malloc_usable_size_r>:
 80092b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092b4:	1f18      	subs	r0, r3, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	bfbc      	itt	lt
 80092ba:	580b      	ldrlt	r3, [r1, r0]
 80092bc:	18c0      	addlt	r0, r0, r3
 80092be:	4770      	bx	lr

080092c0 <_raise_r>:
 80092c0:	291f      	cmp	r1, #31
 80092c2:	b538      	push	{r3, r4, r5, lr}
 80092c4:	4604      	mov	r4, r0
 80092c6:	460d      	mov	r5, r1
 80092c8:	d904      	bls.n	80092d4 <_raise_r+0x14>
 80092ca:	2316      	movs	r3, #22
 80092cc:	6003      	str	r3, [r0, #0]
 80092ce:	f04f 30ff 	mov.w	r0, #4294967295
 80092d2:	bd38      	pop	{r3, r4, r5, pc}
 80092d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80092d6:	b112      	cbz	r2, 80092de <_raise_r+0x1e>
 80092d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092dc:	b94b      	cbnz	r3, 80092f2 <_raise_r+0x32>
 80092de:	4620      	mov	r0, r4
 80092e0:	f000 f830 	bl	8009344 <_getpid_r>
 80092e4:	462a      	mov	r2, r5
 80092e6:	4601      	mov	r1, r0
 80092e8:	4620      	mov	r0, r4
 80092ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092ee:	f000 b817 	b.w	8009320 <_kill_r>
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d00a      	beq.n	800930c <_raise_r+0x4c>
 80092f6:	1c59      	adds	r1, r3, #1
 80092f8:	d103      	bne.n	8009302 <_raise_r+0x42>
 80092fa:	2316      	movs	r3, #22
 80092fc:	6003      	str	r3, [r0, #0]
 80092fe:	2001      	movs	r0, #1
 8009300:	e7e7      	b.n	80092d2 <_raise_r+0x12>
 8009302:	2400      	movs	r4, #0
 8009304:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009308:	4628      	mov	r0, r5
 800930a:	4798      	blx	r3
 800930c:	2000      	movs	r0, #0
 800930e:	e7e0      	b.n	80092d2 <_raise_r+0x12>

08009310 <raise>:
 8009310:	4b02      	ldr	r3, [pc, #8]	; (800931c <raise+0xc>)
 8009312:	4601      	mov	r1, r0
 8009314:	6818      	ldr	r0, [r3, #0]
 8009316:	f7ff bfd3 	b.w	80092c0 <_raise_r>
 800931a:	bf00      	nop
 800931c:	20000020 	.word	0x20000020

08009320 <_kill_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	4d07      	ldr	r5, [pc, #28]	; (8009340 <_kill_r+0x20>)
 8009324:	2300      	movs	r3, #0
 8009326:	4604      	mov	r4, r0
 8009328:	4608      	mov	r0, r1
 800932a:	4611      	mov	r1, r2
 800932c:	602b      	str	r3, [r5, #0]
 800932e:	f7f7 ff3d 	bl	80011ac <_kill>
 8009332:	1c43      	adds	r3, r0, #1
 8009334:	d102      	bne.n	800933c <_kill_r+0x1c>
 8009336:	682b      	ldr	r3, [r5, #0]
 8009338:	b103      	cbz	r3, 800933c <_kill_r+0x1c>
 800933a:	6023      	str	r3, [r4, #0]
 800933c:	bd38      	pop	{r3, r4, r5, pc}
 800933e:	bf00      	nop
 8009340:	20000530 	.word	0x20000530

08009344 <_getpid_r>:
 8009344:	f7f7 bf2a 	b.w	800119c <_getpid>

08009348 <__sread>:
 8009348:	b510      	push	{r4, lr}
 800934a:	460c      	mov	r4, r1
 800934c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009350:	f000 f894 	bl	800947c <_read_r>
 8009354:	2800      	cmp	r0, #0
 8009356:	bfab      	itete	ge
 8009358:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800935a:	89a3      	ldrhlt	r3, [r4, #12]
 800935c:	181b      	addge	r3, r3, r0
 800935e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009362:	bfac      	ite	ge
 8009364:	6563      	strge	r3, [r4, #84]	; 0x54
 8009366:	81a3      	strhlt	r3, [r4, #12]
 8009368:	bd10      	pop	{r4, pc}

0800936a <__swrite>:
 800936a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800936e:	461f      	mov	r7, r3
 8009370:	898b      	ldrh	r3, [r1, #12]
 8009372:	05db      	lsls	r3, r3, #23
 8009374:	4605      	mov	r5, r0
 8009376:	460c      	mov	r4, r1
 8009378:	4616      	mov	r6, r2
 800937a:	d505      	bpl.n	8009388 <__swrite+0x1e>
 800937c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009380:	2302      	movs	r3, #2
 8009382:	2200      	movs	r2, #0
 8009384:	f000 f868 	bl	8009458 <_lseek_r>
 8009388:	89a3      	ldrh	r3, [r4, #12]
 800938a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800938e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009392:	81a3      	strh	r3, [r4, #12]
 8009394:	4632      	mov	r2, r6
 8009396:	463b      	mov	r3, r7
 8009398:	4628      	mov	r0, r5
 800939a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800939e:	f000 b817 	b.w	80093d0 <_write_r>

080093a2 <__sseek>:
 80093a2:	b510      	push	{r4, lr}
 80093a4:	460c      	mov	r4, r1
 80093a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093aa:	f000 f855 	bl	8009458 <_lseek_r>
 80093ae:	1c43      	adds	r3, r0, #1
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	bf15      	itete	ne
 80093b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80093b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093be:	81a3      	strheq	r3, [r4, #12]
 80093c0:	bf18      	it	ne
 80093c2:	81a3      	strhne	r3, [r4, #12]
 80093c4:	bd10      	pop	{r4, pc}

080093c6 <__sclose>:
 80093c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ca:	f000 b813 	b.w	80093f4 <_close_r>
	...

080093d0 <_write_r>:
 80093d0:	b538      	push	{r3, r4, r5, lr}
 80093d2:	4d07      	ldr	r5, [pc, #28]	; (80093f0 <_write_r+0x20>)
 80093d4:	4604      	mov	r4, r0
 80093d6:	4608      	mov	r0, r1
 80093d8:	4611      	mov	r1, r2
 80093da:	2200      	movs	r2, #0
 80093dc:	602a      	str	r2, [r5, #0]
 80093de:	461a      	mov	r2, r3
 80093e0:	f7f7 ff1b 	bl	800121a <_write>
 80093e4:	1c43      	adds	r3, r0, #1
 80093e6:	d102      	bne.n	80093ee <_write_r+0x1e>
 80093e8:	682b      	ldr	r3, [r5, #0]
 80093ea:	b103      	cbz	r3, 80093ee <_write_r+0x1e>
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	bd38      	pop	{r3, r4, r5, pc}
 80093f0:	20000530 	.word	0x20000530

080093f4 <_close_r>:
 80093f4:	b538      	push	{r3, r4, r5, lr}
 80093f6:	4d06      	ldr	r5, [pc, #24]	; (8009410 <_close_r+0x1c>)
 80093f8:	2300      	movs	r3, #0
 80093fa:	4604      	mov	r4, r0
 80093fc:	4608      	mov	r0, r1
 80093fe:	602b      	str	r3, [r5, #0]
 8009400:	f7f7 ff27 	bl	8001252 <_close>
 8009404:	1c43      	adds	r3, r0, #1
 8009406:	d102      	bne.n	800940e <_close_r+0x1a>
 8009408:	682b      	ldr	r3, [r5, #0]
 800940a:	b103      	cbz	r3, 800940e <_close_r+0x1a>
 800940c:	6023      	str	r3, [r4, #0]
 800940e:	bd38      	pop	{r3, r4, r5, pc}
 8009410:	20000530 	.word	0x20000530

08009414 <_fstat_r>:
 8009414:	b538      	push	{r3, r4, r5, lr}
 8009416:	4d07      	ldr	r5, [pc, #28]	; (8009434 <_fstat_r+0x20>)
 8009418:	2300      	movs	r3, #0
 800941a:	4604      	mov	r4, r0
 800941c:	4608      	mov	r0, r1
 800941e:	4611      	mov	r1, r2
 8009420:	602b      	str	r3, [r5, #0]
 8009422:	f7f7 ff22 	bl	800126a <_fstat>
 8009426:	1c43      	adds	r3, r0, #1
 8009428:	d102      	bne.n	8009430 <_fstat_r+0x1c>
 800942a:	682b      	ldr	r3, [r5, #0]
 800942c:	b103      	cbz	r3, 8009430 <_fstat_r+0x1c>
 800942e:	6023      	str	r3, [r4, #0]
 8009430:	bd38      	pop	{r3, r4, r5, pc}
 8009432:	bf00      	nop
 8009434:	20000530 	.word	0x20000530

08009438 <_isatty_r>:
 8009438:	b538      	push	{r3, r4, r5, lr}
 800943a:	4d06      	ldr	r5, [pc, #24]	; (8009454 <_isatty_r+0x1c>)
 800943c:	2300      	movs	r3, #0
 800943e:	4604      	mov	r4, r0
 8009440:	4608      	mov	r0, r1
 8009442:	602b      	str	r3, [r5, #0]
 8009444:	f7f7 ff21 	bl	800128a <_isatty>
 8009448:	1c43      	adds	r3, r0, #1
 800944a:	d102      	bne.n	8009452 <_isatty_r+0x1a>
 800944c:	682b      	ldr	r3, [r5, #0]
 800944e:	b103      	cbz	r3, 8009452 <_isatty_r+0x1a>
 8009450:	6023      	str	r3, [r4, #0]
 8009452:	bd38      	pop	{r3, r4, r5, pc}
 8009454:	20000530 	.word	0x20000530

08009458 <_lseek_r>:
 8009458:	b538      	push	{r3, r4, r5, lr}
 800945a:	4d07      	ldr	r5, [pc, #28]	; (8009478 <_lseek_r+0x20>)
 800945c:	4604      	mov	r4, r0
 800945e:	4608      	mov	r0, r1
 8009460:	4611      	mov	r1, r2
 8009462:	2200      	movs	r2, #0
 8009464:	602a      	str	r2, [r5, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	f7f7 ff1a 	bl	80012a0 <_lseek>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d102      	bne.n	8009476 <_lseek_r+0x1e>
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	b103      	cbz	r3, 8009476 <_lseek_r+0x1e>
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	bd38      	pop	{r3, r4, r5, pc}
 8009478:	20000530 	.word	0x20000530

0800947c <_read_r>:
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4d07      	ldr	r5, [pc, #28]	; (800949c <_read_r+0x20>)
 8009480:	4604      	mov	r4, r0
 8009482:	4608      	mov	r0, r1
 8009484:	4611      	mov	r1, r2
 8009486:	2200      	movs	r2, #0
 8009488:	602a      	str	r2, [r5, #0]
 800948a:	461a      	mov	r2, r3
 800948c:	f7f7 fea8 	bl	80011e0 <_read>
 8009490:	1c43      	adds	r3, r0, #1
 8009492:	d102      	bne.n	800949a <_read_r+0x1e>
 8009494:	682b      	ldr	r3, [r5, #0]
 8009496:	b103      	cbz	r3, 800949a <_read_r+0x1e>
 8009498:	6023      	str	r3, [r4, #0]
 800949a:	bd38      	pop	{r3, r4, r5, pc}
 800949c:	20000530 	.word	0x20000530

080094a0 <_init>:
 80094a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a2:	bf00      	nop
 80094a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094a6:	bc08      	pop	{r3}
 80094a8:	469e      	mov	lr, r3
 80094aa:	4770      	bx	lr

080094ac <_fini>:
 80094ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ae:	bf00      	nop
 80094b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094b2:	bc08      	pop	{r3}
 80094b4:	469e      	mov	lr, r3
 80094b6:	4770      	bx	lr
