# ========== Copyright Header Begin ==========================================
# 
# OpenSPARC T1 Processor File: thread1_full.list
# Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
# DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
# 
# The above named program is free software; you can redistribute it and/or
# modify it under the terms of the GNU General Public
# License version 2 as published by the Free Software Foundation.
# 
# The above named program is distributed in the hope that it will be 
# useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
# General Public License for more details.
# 
# You should have received a copy of the GNU General Public
# License along with this work; if not, write to the Free Software
# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
# 
# ========== Copyright Header End ============================================
# Full Regression Diag List
# 04/16/2007 : 3:48 PM
# # means error
# ## means passed
# ### means commented out


Asi_notused
BPcc_trap
BPccall_trap
BPr_trap
DCIC_BISI_test
L1_BIST_ASI_test
MOVRall_trap
MOVccall_trap
Tcc_trap
add_corner
add_imm_corner
and_imm_corner
andn_imm_corner
asi_err_inject_reg
asi_sparc_err_reg
blkldst_loop
braindead
bypass1pal
bypass1pal_a
bypass1pal_b
bypass1pal_c
bypass2pal
bypass3pal
bypass_win
call_o7
can_save_restore
change_globals
chase_dram
chase_dtlb
chase_l1hit
chase_l2hit
cons_save_restore
cons_saved_restored
cti_cc
cwp_globals
dcache_falseraw
dcache_partialraw
dcache_realraw
dcache_war
dcti_couple
dexec_nf
div_corner
div_imm_corner
divx_corner
divx_imm_corner
dly_slot
dmiss_imiss
dmmu_dexec_trap
done_retry_trap
dtlb_err_membar_sync
dtlb_err_on_alu_1
dtlb_err_on_alu_2
dtlb_err_on_sir
dtlb_err_pic_ovfl_test
dtsb_directptr
endian_asi
endian_cle
endian_page
endian_tle
err_dcache_data_asi_cecc
err_dcache_data_atom_cecc
err_dcache_data_cecc
err_dcache_tag_cecc
err_dtlb_data_atom_dacc
err_dtlb_data_dacc
err_dtlb_data_dacc_lock
err_dtlb_data_lda_dacc
err_dtlb_data_st_dacc
err_dtlb_tag_lda_dacc
err_frf_uecc_dacc
err_icache_data_cecc
err_icache_tag_cecc
err_irf_cecc_cecc
err_irf_uecc_dacc
err_itlb_data_iacc
err_itlb_data_iacc_lock
err_itlb_data_lda_dacc
err_itlb_tag_lda_dacc
err_multierr_diag6
err_multierr_diag7
exclusive_globals
exu_alu
exu_byp_rs1_mulhit_1
ffu_fplogic
flush_pipe
flushw_loop
fp_fccfbr0
fp_fprs0
fp_fprs_fpdis
fp_ld_trap
fp_mov0
fp_movixcc0
fp_movixcc1
fp_movixcc2
fp_movr0
fp_pstate_fpdis
fp_st_trap
fpop1_reserved
fpop1_reserved_dis
fpop2_reserved
hp_asi
hp_dmmu_nzctx_ptr
hp_dmmu_nzctx_ptr_ext
hp_dmmu_ptr
hp_dmmu_zctx_ptr
hp_dmmu_zctx_ptr_ext
hp_hsp
hp_immu_nzctx_ptr
hp_immu_nzctx_ptr_ext
hp_immu_zctx_ptr
hp_immu_zctx_ptr_ext
hp_rdwrhpr
hp_reg_rdwr
hp_tlz
hp_tlz_real
hp_trap
icache_modes
ifetch_traps
ihit_sameset
illtrap
imiss_branches
imiss_oddeven
imiss_sameset
int_ops
intr_basic1
intr_basic2
inv_cache
irf_err_pic_ovfl_test
isets
jmpl_trap
l2_access
l2_buf
ldst_endiansign
ldst_quad2
ldst_rand1
ldst_raw
logical_corner
lsu_64kpg_mtest
lsu_align_dcacheoff
lsu_diagasi
lsu_ldx
lsu_mbar
lsu_miss
lsu_stb_rand
lsu_stbar
mmu_red
mmu_trap
move_cc
mpids_cmp
mul_corner
mul_imm_corner
muldivldx
mulerr_irfue_dcache_data_ce
mulerr_irfue_dcache_tag_ce
mulerr_irfue_dtlb_data_ld
mulerr_irfue_dtlb_data_st
mulerr_irfue_dtlb_tag_lda
mulerr_irfue_dtlbue_irfce
mulerr_irfue_frfue
mulerr_irfue_icache_data_ce
mulerr_irfue_icache_tag_ce
mulerr_irfue_irfce
mulerr_irfue_irfue
mulerr_irfue_itlb_data
mulerr_irfue_itlb_tag
mulscc_corner
mulscc_imm_corner
mulx_corner
mulx_imm_corner
nfo_bit
nop
or_imm_corner
popc_trap
priv_rs1
privileged_registers
real_non_real_pages
real_non_real_pgs_2t
real_red_mode
saved_restored_trap
shift_corner
shift_imm_corner
simple_br
simul_faults
sub_corner
sub_imm_corner
tadd_corner
tadd_imm_corner
###tick_access
tlb_dmp0
tlb_dmp1
tlb_dmp2
tlb_full
tlb_rw0
tlb_rw1
tlb_rw2
tlb_rw3
tlu_asiacc_trap_1
tlu_asracc_trap_1
tlu_gl_lvl_1
tlu_hintp_update_1
tlu_lsu_defr_at_done_inst
tlu_lsu_defr_at_retry_inst
tlu_lsu_tt_00
tlu_mtb2b_tsasr_00
tlu_multi_intl_00
tlu_multi_intl_01
tlu_multi_intl_02
tlu_multi_intl_03
tlu_multi_intl_04
tlu_multi_intl_05
tlu_multi_intl_06
tlu_multi_intl_10
tlu_multi_intl_11
tlu_multi_intl_12
tlu_multi_intl_13
tlu_multi_intl_14
tlu_multi_intl_15
tlu_multi_intl_16
tlu_multi_intl_20
tlu_multi_intl_21
tlu_multi_intl_22
tlu_multi_intl_23
tlu_multi_intl_31
tlu_multi_intl_32
tlu_multi_intl_33
tlu_multi_intl_90
tlu_multi_intl_91
tlu_pic_at_done_inst
tlu_pic_at_retry_inst
tlu_pic_ovfl_0
tlu_pic_ovfl_2
tlu_pic_ovfl_4
tlu_pic_ovfl_cpu_q_1
tlu_pic_ovfl_dev_q_1
tlu_pic_ovfl_on_alu_1
tlu_pic_ovfl_res_q_1
tlu_sftint_update_10
tlu_sftint_update_11
tlu_sftint_update_20
tlu_sftint_update_21
tlu_softint_1
tlu_softint_2
tlu_st_intl_extl_sync_1
tlu_st_intl_extl_sync_2
tlu_stb2b_trap_00
tlu_stb2b_trap_01
tlu_stb2b_trap_10
tlu_stb2b_trap_20
tlu_stb2b_trap_21
tlu_stb2b_trap_30
tlu_stb2b_trap_40
tlu_stb2b_trap_41
tlu_stb2b_trap_50
tlu_stb2b_trap_70
tlu_stb2b_trap_71
tlu_stb2b_trap_80
tlu_stb2b_tsasr_00
tlu_tdb
tlu_test_ifu_tt
tlu_thrd_fsm_sir_0
tlu_thrd_fsm_xir_31
tlu_thrd_fsm_xir_3
tlu_thrd_intr_3
tlu_tl_lvl_1
tlu_wd_rst_1
tlu_wd_rst_2
tlu_wd_rst_3
tlu_wd_rst_4
tlu_wd_rst_5
tr_asiintr0
tr_dctired0
tr_iaccexc0
tr_illegal0
tr_illegal_asr
tr_immumiss0
tr_intexc0
tr_intexc1
tr_intr00
tr_intr0
tr_intr2
tr_intr1
tr_mmu2red
tr_privact0
tr_privop0
tr_sir0
tr_tcc
tr_thrdstatus
tr_tixcc0
tr_tixcc1
tr_trapreg
tr_trreg0
tr_wdrred12
tr_wdrred1
tr_winexc0
tr_wpt
tsub_corner
tsub_imm_corner
user_wrprcwp
v9_allasi
v9_bp
v9_mmureg
v9_trap_ill_tag_zero
v9_trap_illegal
v9_trap_ldstuba
v9_trap_mem
v9_trap_priv
v9_trap_sir_fp
v9_trap_unimp_win
v9_wmg1
v9_wmg
win_restore0
wrrdcwp
wrrdcwp_loop
wsr_pstate_in_br
wsr_pstate_in_jmpl
xnor_imm_corner
xor_imm_corner



