{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@104:114@HdlStmAssign", "wire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@108:118", "assign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n\nalways @(posedge m_axi_aclk) begin\n"], ["hdl/library/axi_dmac/src_axi_mm.v@103:113", "wire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@106:116", "wire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n"]], "Diff Content": {"Delete": [[109, "assign response_id = id;\n"]], "Add": [[109, "  assign data_id = id;\n"], [109, "  assign response_id = id;\n"]]}}