Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Lab9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab9.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab9"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Mux_4_1.vf" into library work
Parsing module <M4_1E_HXILINX_Mux_4_1>.
Parsing module <Mux_4_1>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Mixbus1_16.vf" into library work
Parsing module <Mixbus1_16>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\counter03.vf" into library work
Parsing module <FJKC_HXILINX_counter03>.
Parsing module <counter03>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\XOR_8_BIT.vf" into library work
Parsing module <XOR_8_BIT>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\SwapSHF_8_2_1.vf" into library work
Parsing module <M2_1_HXILINX_SwapSHF_8_2_1>.
Parsing module <SwapSHF_8_2_1>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\slideswitch.vf" into library work
Parsing module <slideswitch>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\shiftbit.vf" into library work
Parsing module <shiftbit>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Sevenseg.vf" into library work
Parsing module <OR6_HXILINX_Sevenseg>.
Parsing module <OR7_HXILINX_Sevenseg>.
Parsing module <Sevenseg>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Mux_Swap_LED_4.vf" into library work
Parsing module <M4_1E_HXILINX_Mux_Swap_LED_4>.
Parsing module <FJKC_HXILINX_Mux_Swap_LED_4>.
Parsing module <Mixbus1_16_MUSER_Mux_Swap_LED_4>.
Parsing module <Mux_4_1_MUSER_Mux_Swap_LED_4>.
Parsing module <counter03_MUSER_Mux_Swap_LED_4>.
Parsing module <Mux_Swap_LED_4>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Mixbus_9_16.vf" into library work
Parsing module <Mixbus_9_16>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\MixBus16_1.vf" into library work
Parsing module <MixBus16_1>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\DIP_switch.vf" into library work
Parsing module <DIP_switch>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Decoder2to4New.vf" into library work
Parsing module <Decoder2to4New>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\CLK_Moded.vf" into library work
Parsing module <CB4CE_HXILINX_CLK_Moded>.
Parsing module <FJKC_HXILINX_CLK_Moded>.
Parsing module <CLK_Moded>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" into library work
Parsing module <CB4CE_HXILINX_Lab9>.
Parsing module <ADD8_HXILINX_Lab9>.
Parsing module <OR6_HXILINX_Lab9>.
Parsing module <OR7_HXILINX_Lab9>.
Parsing module <ADSU8_HXILINX_Lab9>.
Parsing module <M4_1E_HXILINX_Lab9>.
Parsing module <FJKC_HXILINX_Lab9>.
Parsing module <D2_4E_HXILINX_Lab9>.
Parsing module <M2_1_HXILINX_Lab9>.
Parsing module <Mixbus_9_16_MUSER_Lab9>.
Parsing module <shiftbit_MUSER_Lab9>.
Parsing module <Mixbus1_16_MUSER_Lab9>.
Parsing module <Mux_4_1_MUSER_Lab9>.
Parsing module <counter03_MUSER_Lab9>.
Parsing module <Mux_Swap_LED_4_MUSER_Lab9>.
Parsing module <SwapSHF_8_2_1_MUSER_Lab9>.
Parsing module <MixBus16_1_MUSER_Lab9>.
Parsing module <slideswitch_MUSER_Lab9>.
Parsing module <XOR_8_BIT_MUSER_Lab9>.
Parsing module <DIP_switch_MUSER_Lab9>.
Parsing module <Decoder2to4New_MUSER_Lab9>.
Parsing module <Sevenseg_MUSER_Lab9>.
Parsing module <CLK_Moded_MUSER_Lab9>.
Parsing module <Lab9>.
Analyzing Verilog file "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Segment0_9_A_F.vf" into library work
Parsing module <OR6_HXILINX_Segment0_9_A_F>.
Parsing module <Segment0_9_A_F>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab9>.

Elaborating module <CLK_Moded_MUSER_Lab9>.

Elaborating module <VCC>.

Elaborating module <CB4CE_HXILINX_Lab9>.
WARNING:HDLCompiler:413 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND4>.

Elaborating module <INV>.

Elaborating module <FJKC_HXILINX_Lab9>.

Elaborating module <GND>.

Elaborating module <ADD8_HXILINX_Lab9>.

Elaborating module <Sevenseg_MUSER_Lab9>.

Elaborating module <AND2B2>.

Elaborating module <AND3B1>.

Elaborating module <AND3B2>.

Elaborating module <AND2B1>.

Elaborating module <AND2>.

Elaborating module <OR6_HXILINX_Lab9>.

Elaborating module <AND3B3>.

Elaborating module <OR5>.

Elaborating module <AND3>.

Elaborating module <OR4>.

Elaborating module <OR7_HXILINX_Lab9>.

Elaborating module <DIP_switch_MUSER_Lab9>.

Elaborating module <slideswitch_MUSER_Lab9>.

Elaborating module <MixBus16_1_MUSER_Lab9>.

Elaborating module <Mux_Swap_LED_4_MUSER_Lab9>.

Elaborating module <Mux_4_1_MUSER_Lab9>.

Elaborating module <M4_1E_HXILINX_Lab9>.

Elaborating module <counter03_MUSER_Lab9>.

Elaborating module <OR2>.

Elaborating module <Mixbus1_16_MUSER_Lab9>.

Elaborating module <Decoder2to4New_MUSER_Lab9>.

Elaborating module <AND4B3>.

Elaborating module <XOR_8_BIT_MUSER_Lab9>.

Elaborating module <XOR2>.

Elaborating module <SwapSHF_8_2_1_MUSER_Lab9>.

Elaborating module <M2_1_HXILINX_Lab9>.

Elaborating module <D2_4E_HXILINX_Lab9>.

Elaborating module <ADSU8_HXILINX_Lab9>.

Elaborating module <shiftbit_MUSER_Lab9>.

Elaborating module <Mixbus_9_16_MUSER_Lab9>.

Elaborating module <BUF>.
WARNING:HDLCompiler:552 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" Line 1970: Input port CI is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" Line 2022: Input port CLR_MUX_CLK is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" Line 2094: Input port CLR_IN is not connected on this instance
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_0> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_0> is renamed to <BIT_0_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_1> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_1> is renamed to <BIT_1_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_2> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_2> is renamed to <BIT_2_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_3> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_3> is renamed to <BIT_3_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_4> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_4> is renamed to <BIT_4_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_5> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_5> is renamed to <BIT_5_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_6> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_6> is renamed to <BIT_6_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_7> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_7> is renamed to <BIT_7_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_8> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_8> is renamed to <BIT_8_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_9> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_9> is renamed to <BIT_9_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_10> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_10> is renamed to <BIT_10_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_11> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_11> is renamed to <BIT_11_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_12> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_12> is renamed to <BIT_12_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_13> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_13> is renamed to <BIT_13_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_14> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_14> is renamed to <BIT_14_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <BIT> and port <BIT_15> in unit <Mixbus1_16_MUSER_Lab9>. Port <BIT_15> is renamed to <BIT_15_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Set property "HU_SET = XLXI_6_27" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_102_28" for instance <XLXI_102>.
    Set property "HU_SET = XLXI_108_30" for instance <XLXI_108>.
    Set property "HU_SET = XLXI_116_29" for instance <XLXI_116>.
WARNING:Xst:2898 - Port 'CI', unconnected in block instance 'XLXI_6', is tied to GND.
WARNING:Xst:2898 - Port 'CLR_MUX_CLK', unconnected in block instance 'XLXI_17', is tied to GND.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_1hz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_2hz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_2khz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_2mhz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_20hz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_200hz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1960: Output port <clk_200khz> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1970: Output port <OFL> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 2051: Output port <COMMON2> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 2051: Output port <COMMON3> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 2107: Output port <CO> of the instance <XLXI_116> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 2107: Output port <OFL> of the instance <XLXI_116> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 2116: Output port <O_0> of the instance <XLXI_150> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Lab9> synthesized.

Synthesizing Unit <CLK_Moded_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Set property "HU_SET = XLXI_597_19" for instance <XLXI_597>.
    Set property "HU_SET = XLXI_602_20" for instance <XLXI_602>.
    Set property "HU_SET = XLXI_607_21" for instance <XLXI_607>.
    Set property "HU_SET = XLXI_657_22" for instance <XLXI_657>.
    Set property "HU_SET = XLXI_662_23" for instance <XLXI_662>.
    Set property "HU_SET = XLXI_667_24" for instance <XLXI_667>.
    Set property "HU_SET = XLXI_672_25" for instance <XLXI_672>.
    Set property "HU_SET = XLXI_676_26" for instance <XLXI_676>.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1704: Output port <CEO> of the instance <XLXI_597> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1704: Output port <TC> of the instance <XLXI_597> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1724: Output port <CEO> of the instance <XLXI_602> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1724: Output port <TC> of the instance <XLXI_602> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1744: Output port <CEO> of the instance <XLXI_607> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1744: Output port <TC> of the instance <XLXI_607> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1764: Output port <CEO> of the instance <XLXI_657> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1764: Output port <TC> of the instance <XLXI_657> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1784: Output port <CEO> of the instance <XLXI_662> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1784: Output port <TC> of the instance <XLXI_662> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1804: Output port <CEO> of the instance <XLXI_667> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1804: Output port <TC> of the instance <XLXI_667> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1824: Output port <CEO> of the instance <XLXI_672> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf" line 1824: Output port <TC> of the instance <XLXI_672> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CLK_Moded_MUSER_Lab9> synthesized.

Synthesizing Unit <CB4CE_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_4_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_Lab9> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab9> synthesized.

Synthesizing Unit <ADD8_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Found 9-bit adder for signal <n0010> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD8_HXILINX_Lab9> synthesized.

Synthesizing Unit <Sevenseg_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Set property "HU_SET = XLXI_7_15" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_15_16" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_46_17" for instance <XLXI_46>.
    Set property "HU_SET = XLXI_57_18" for instance <XLXI_57>.
    Summary:
	no macro.
Unit <Sevenseg_MUSER_Lab9> synthesized.

Synthesizing Unit <OR6_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_Lab9> synthesized.

Synthesizing Unit <OR7_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <OR7_HXILINX_Lab9> synthesized.

Synthesizing Unit <DIP_switch_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <DIP_switch_MUSER_Lab9> synthesized.

Synthesizing Unit <slideswitch_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <slideswitch_MUSER_Lab9> synthesized.

Synthesizing Unit <MixBus16_1_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <MixBus16_1_MUSER_Lab9> synthesized.

Synthesizing Unit <Mux_Swap_LED_4_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <Mux_Swap_LED_4_MUSER_Lab9> synthesized.

Synthesizing Unit <Mux_4_1_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <Mux_4_1_MUSER_Lab9> synthesized.

Synthesizing Unit <M4_1E_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 159.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_Lab9> synthesized.

Synthesizing Unit <counter03_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Summary:
	no macro.
Unit <counter03_MUSER_Lab9> synthesized.

Synthesizing Unit <Mixbus1_16_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <Mixbus1_16_MUSER_Lab9> synthesized.

Synthesizing Unit <Decoder2to4New_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <Decoder2to4New_MUSER_Lab9> synthesized.

Synthesizing Unit <XOR_8_BIT_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <XOR_8_BIT_MUSER_Lab9> synthesized.

Synthesizing Unit <SwapSHF_8_2_1_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Set property "HU_SET = XLXI_1_7" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_8" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_9" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_10" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_11" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_12" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_13" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_14" for instance <XLXI_8>.
    Summary:
	no macro.
Unit <SwapSHF_8_2_1_MUSER_Lab9> synthesized.

Synthesizing Unit <M2_1_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_Lab9> synthesized.

Synthesizing Unit <D2_4E_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_Lab9> synthesized.

Synthesizing Unit <ADSU8_HXILINX_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Found 9-bit subtractor for signal <GND_38_o_GND_38_o_sub_3_OUT> created at line 128.
    Found 9-bit subtractor for signal <GND_38_o_GND_38_o_sub_4_OUT> created at line 128.
    Found 9-bit adder for signal <n0039> created at line 126.
    Found 9-bit adder for signal <BUS_0001_GND_38_o_add_1_OUT> created at line 126.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU8_HXILINX_Lab9> synthesized.

Synthesizing Unit <shiftbit_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <shiftbit_MUSER_Lab9> synthesized.

Synthesizing Unit <Mixbus_9_16_MUSER_Lab9>.
    Related source file is "C:\Users\DreaMxickZen\Desktop\DigitalLab\Lab9\Lab9\Lab9.vf".
    Summary:
	no macro.
Unit <Mixbus_9_16_MUSER_Lab9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 7
 9-bit adder                                           : 1
 9-bit addsub                                          : 2
# Registers                                            : 39
 1-bit register                                        : 39
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 56
 1-bit 4-to-1 multiplexer                              : 20
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_676> is unconnected in block <XLXI_5>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 7
 9-bit adder                                           : 1
 9-bit addsub                                          : 2
# Registers                                            : 39
 Flip-Flops                                            : 39
# Multiplexers                                         : 70
 1-bit 2-to-1 multiplexer                              : 48
 1-bit 4-to-1 multiplexer                              : 20
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab9> ...

Optimizing unit <DIP_switch_MUSER_Lab9> ...

Optimizing unit <CLK_Moded_MUSER_Lab9> ...

Optimizing unit <Mux_Swap_LED_4_MUSER_Lab9> ...

Optimizing unit <Mixbus1_16_MUSER_Lab9> ...

Optimizing unit <slideswitch_MUSER_Lab9> ...

Optimizing unit <XOR_8_BIT_MUSER_Lab9> ...

Optimizing unit <Decoder2to4New_MUSER_Lab9> ...

Optimizing unit <Sevenseg_MUSER_Lab9> ...

Optimizing unit <MixBus16_1_MUSER_Lab9> ...

Optimizing unit <Mixbus_9_16_MUSER_Lab9> ...

Optimizing unit <shiftbit_MUSER_Lab9> ...

Optimizing unit <CB4CE_HXILINX_Lab9> ...

Optimizing unit <FJKC_HXILINX_Lab9> ...

Optimizing unit <M4_1E_HXILINX_Lab9> ...

Optimizing unit <ADD8_HXILINX_Lab9> ...

Optimizing unit <XLXI_8> ...

Optimizing unit <XLXI_7> ...

Optimizing unit <XLXI_6> ...

Optimizing unit <XLXI_5> ...

Optimizing unit <XLXI_4> ...

Optimizing unit <XLXI_3> ...

Optimizing unit <XLXI_2> ...

Optimizing unit <XLXI_1> ...

Optimizing unit <SwapSHF_8_2_1_MUSER_Lab9> ...

Optimizing unit <ADSU8_HXILINX_Lab9> ...

Optimizing unit <OR6_HXILINX_Lab9> ...

Optimizing unit <OR7_HXILINX_Lab9> ...

Optimizing unit <D2_4E_HXILINX_Lab9> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_5/XLXI_676> is unconnected in block <Lab9>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab9, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab9.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 537
#      AND2                        : 17
#      AND2B1                      : 9
#      AND2B2                      : 7
#      AND3                        : 1
#      AND3B1                      : 9
#      AND3B2                      : 8
#      AND3B3                      : 2
#      AND4                        : 7
#      AND4B3                      : 3
#      BUF                         : 16
#      GND                         : 2
#      INV                         : 311
#      LUT2                        : 23
#      LUT3                        : 29
#      LUT4                        : 7
#      LUT6                        : 24
#      MUXCY                       : 22
#      OR2                         : 3
#      OR4                         : 1
#      OR5                         : 2
#      VCC                         : 2
#      XOR2                        : 8
#      XORCY                       : 24
# FlipFlops/Latches                : 38
#      FDC                         : 7
#      FDCE                        : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 18
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  11440     0%  
 Number of Slice LUTs:                  394  out of   5720     6%  
    Number used as Logic:               394  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    432
   Number with an unused Flip Flop:     394  out of    432    91%  
   Number with an unused LUT:            38  out of    432     8%  
   Number of fully used LUT-FF pairs:     0  out of    432     0%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+----------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)            | Load  |
-------------------------------------------------+----------------------------------+-------+
XLXI_5/clk_20hz_DUMMY(XLXI_5/XLXI_668:O)         | NONE(*)(XLXI_5/XLXI_672/Q3)      | 4     |
XLXI_5/clk_200hz_DUMMY(XLXI_5/XLXI_663:O)        | NONE(*)(XLXI_5/XLXI_667/Q3)      | 4     |
XLXI_5/clk_2khz_DUMMY(XLXI_5/XLXI_658:O)         | NONE(*)(XLXI_5/XLXI_662/Q3)      | 4     |
XLXN_92(XLXI_5/XLXI_608:O)                       | NONE(*)(XLXI_5/XLXI_657/Q3)      | 4     |
XLXI_5/clk_200khz_DUMMY(XLXI_5/XLXI_603:O)       | NONE(*)(XLXI_5/XLXI_607/Q3)      | 4     |
XLXI_5/clk_2mhz_DUMMY(XLXI_5/XLXI_598:O)         | NONE(*)(XLXI_5/XLXI_602/Q3)      | 4     |
OSC                                              | BUFGP                            | 4     |
XLXI_107/XLXN_10(XLXI_107/XLXI_6:O)              | NONE(*)(XLXI_107/XLXI_3/Q)       | 3     |
XLXN_430(XLXI_104:O)                             | NONE(*)(XLXI_102/Q)              | 1     |
XLXI_17/XLXI_12/XLXN_10(XLXI_17/XLXI_12/XLXI_6:O)| NONE(*)(XLXI_17/XLXI_12/XLXI_1/Q)| 3     |
XLXI_17/XLXI_13/XLXN_10(XLXI_17/XLXI_13/XLXI_6:O)| NONE(*)(XLXI_17/XLXI_13/XLXI_1/Q)| 3     |
-------------------------------------------------+----------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.135ns (Maximum Frequency: 241.861MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 17.292ns
   Maximum combinational path delay: 20.089ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clk_20hz_DUMMY'
  Clock period: 3.988ns (frequency: 250.727MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.988ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_672/Q0 (FF)
  Destination:       XLXI_5/XLXI_672/Q3 (FF)
  Source Clock:      XLXI_5/clk_20hz_DUMMY rising
  Destination Clock: XLXI_5/clk_20hz_DUMMY rising

  Data Path: XLXI_5/XLXI_672/Q0 to XLXI_5/XLXI_672/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_672:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_674 (XLXI_5/XLXN_1199)
     AND4:I3->O            4   0.339   0.683  XLXI_5/XLXI_673 (XLXI_5/clk_2hz_DUMMY)
     begin scope: 'XLXI_5/XLXI_672:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.988ns (1.784ns logic, 2.204ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clk_200hz_DUMMY'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_667/Q0 (FF)
  Destination:       XLXI_5/XLXI_667/Q3 (FF)
  Source Clock:      XLXI_5/clk_200hz_DUMMY rising
  Destination Clock: XLXI_5/clk_200hz_DUMMY rising

  Data Path: XLXI_5/XLXI_667/Q0 to XLXI_5/XLXI_667/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_667:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_669 (XLXI_5/XLXN_1190)
     AND4:I3->O            8   0.339   0.802  XLXI_5/XLXI_668 (XLXI_5/clk_20hz_DUMMY)
     begin scope: 'XLXI_5/XLXI_667:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clk_2khz_DUMMY'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_662/Q0 (FF)
  Destination:       XLXI_5/XLXI_662/Q3 (FF)
  Source Clock:      XLXI_5/clk_2khz_DUMMY rising
  Destination Clock: XLXI_5/clk_2khz_DUMMY rising

  Data Path: XLXI_5/XLXI_662/Q0 to XLXI_5/XLXI_662/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_662:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_664 (XLXI_5/XLXN_1181)
     AND4:I3->O            8   0.339   0.802  XLXI_5/XLXI_663 (XLXI_5/clk_200hz_DUMMY)
     begin scope: 'XLXI_5/XLXI_662:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_92'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_657/Q0 (FF)
  Destination:       XLXI_5/XLXI_657/Q3 (FF)
  Source Clock:      XLXN_92 rising
  Destination Clock: XLXN_92 rising

  Data Path: XLXI_5/XLXI_657/Q0 to XLXI_5/XLXI_657/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_657:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_659 (XLXI_5/XLXN_1172)
     AND4:I3->O            8   0.339   0.802  XLXI_5/XLXI_658 (XLXI_5/clk_2khz_DUMMY)
     begin scope: 'XLXI_5/XLXI_657:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clk_200khz_DUMMY'
  Clock period: 4.135ns (frequency: 241.861MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.135ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_607/Q0 (FF)
  Destination:       XLXI_5/XLXI_607/Q3 (FF)
  Source Clock:      XLXI_5/clk_200khz_DUMMY rising
  Destination Clock: XLXI_5/clk_200khz_DUMMY rising

  Data Path: XLXI_5/XLXI_607/Q0 to XLXI_5/XLXI_607/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_607:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_609 (XLXI_5/XLXN_1082)
     AND4:I3->O            9   0.339   0.829  XLXI_5/XLXI_608 (XLXN_92)
     begin scope: 'XLXI_5/XLXI_607:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.135ns (1.784ns logic, 2.351ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/clk_2mhz_DUMMY'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_602/Q0 (FF)
  Destination:       XLXI_5/XLXI_602/Q3 (FF)
  Source Clock:      XLXI_5/clk_2mhz_DUMMY rising
  Destination Clock: XLXI_5/clk_2mhz_DUMMY rising

  Data Path: XLXI_5/XLXI_602/Q0 to XLXI_5/XLXI_602/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_602:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_604 (XLXI_5/XLXN_1073)
     AND4:I3->O            8   0.339   0.802  XLXI_5/XLXI_603 (XLXI_5/clk_200khz_DUMMY)
     begin scope: 'XLXI_5/XLXI_602:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_597/Q0 (FF)
  Destination:       XLXI_5/XLXI_597/Q3 (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_5/XLXI_597/Q0 to XLXI_5/XLXI_597/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_5/XLXI_597:Q0'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_599 (XLXI_5/XLXN_1065)
     AND4:I3->O            8   0.339   0.802  XLXI_5/XLXI_598 (XLXI_5/clk_2mhz_DUMMY)
     begin scope: 'XLXI_5/XLXI_597:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_107/XLXN_10'
  Clock period: 3.023ns (frequency: 330.775MHz)
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 3)
  Source:            XLXI_107/XLXI_1/Q (FF)
  Destination:       XLXI_107/XLXI_3/Q (FF)
  Source Clock:      XLXI_107/XLXN_10 rising
  Destination Clock: XLXI_107/XLXN_10 rising

  Data Path: XLXI_107/XLXI_1/Q to XLXI_107/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  Q (Q)
     end scope: 'XLXI_107/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.845  XLXI_107/XLXI_5 (XLXI_107/XLXN_6)
     begin scope: 'XLXI_107/XLXI_3:K'
     LUT3:I0->O            1   0.205   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      3.023ns (0.977ns logic, 2.046ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_430'
  Clock period: 2.163ns (frequency: 462.406MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.163ns (Levels of Logic = 1)
  Source:            XLXI_102/Q (FF)
  Destination:       XLXI_102/Q (FF)
  Source Clock:      XLXN_430 rising
  Destination Clock: XLXN_430 rising

  Data Path: XLXI_102/Q to XLXI_102/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_7_o11_INV_0 (Q_Q_MUX_7_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.163ns (0.755ns logic, 1.408ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_17/XLXI_12/XLXN_10'
  Clock period: 3.300ns (frequency: 303.003MHz)
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Delay:               3.300ns (Levels of Logic = 3)
  Source:            XLXI_17/XLXI_12/XLXI_1/Q (FF)
  Destination:       XLXI_17/XLXI_12/XLXI_3/Q (FF)
  Source Clock:      XLXI_17/XLXI_12/XLXN_10 rising
  Destination Clock: XLXI_17/XLXI_12/XLXN_10 rising

  Data Path: XLXI_17/XLXI_12/XLXI_1/Q to XLXI_17/XLXI_12/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.478  Q (Q)
     end scope: 'XLXI_17/XLXI_12/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.845  XLXI_17/XLXI_12/XLXI_5 (XLXI_17/XLXI_12/XLXN_6)
     begin scope: 'XLXI_17/XLXI_12/XLXI_3:K'
     LUT3:I0->O            1   0.205   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      3.300ns (0.977ns logic, 2.323ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_17/XLXI_13/XLXN_10'
  Clock period: 3.100ns (frequency: 322.612MHz)
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Delay:               3.100ns (Levels of Logic = 3)
  Source:            XLXI_17/XLXI_13/XLXI_1/Q (FF)
  Destination:       XLXI_17/XLXI_13/XLXI_3/Q (FF)
  Source Clock:      XLXI_17/XLXI_13/XLXN_10 rising
  Destination Clock: XLXI_17/XLXI_13/XLXN_10 rising

  Data Path: XLXI_17/XLXI_13/XLXI_1/Q to XLXI_17/XLXI_13/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  Q (Q)
     end scope: 'XLXI_17/XLXI_13/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.845  XLXI_17/XLXI_13/XLXI_5 (XLXI_17/XLXI_13/XLXN_6)
     begin scope: 'XLXI_17/XLXI_13/XLXI_3:K'
     LUT3:I0->O            1   0.205   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      3.100ns (0.977ns logic, 2.123ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_17/XLXI_13/XLXN_10'
  Total number of paths / destination ports: 212 / 9
-------------------------------------------------------------------------
Offset:              8.679ns (Levels of Logic = 6)
  Source:            XLXI_17/XLXI_13/XLXI_1/Q (FF)
  Destination:       COM_0 (PAD)
  Source Clock:      XLXI_17/XLXI_13/XLXN_10 rising

  Data Path: XLXI_17/XLXI_13/XLXI_1/Q to COM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.932  Q (Q)
     end scope: 'XLXI_17/XLXI_13/XLXI_1:Q'
     INV:I->O              2   0.568   0.981  XLXI_29/XLXI_1 (XLXI_29/XLXN_1)
     AND2:I0->O            4   0.203   1.028  XLXI_29/XLXI_5 (XLXI_29/XLXN_16)
     AND4B3:I1->O          1   0.223   0.579  XLXI_29/XLXI_12 (XLXI_29/XLXN_28)
     INV:I->O              1   0.568   0.579  XLXI_29/XLXI_16 (COM_0_OBUF)
     OBUF:I->O                 2.571          COM_0_OBUF (COM_0)
    ----------------------------------------
    Total                      8.679ns (4.580ns logic, 4.099ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_107/XLXN_10'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 4)
  Source:            XLXI_107/XLXI_1/Q (FF)
  Destination:       LED_3 (PAD)
  Source Clock:      XLXI_107/XLXN_10 rising

  Data Path: XLXI_107/XLXI_1/Q to LED_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.961  Q (Q)
     end scope: 'XLXI_107/XLXI_1:Q'
     begin scope: 'XLXI_108:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_108:D2'
     OBUF:I->O                 2.571          LED_3_OBUF (LED_3)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_430'
  Total number of paths / destination ports: 172 / 7
-------------------------------------------------------------------------
Offset:              17.292ns (Levels of Logic = 18)
  Source:            XLXI_102/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXN_430 rising

  Data Path: XLXI_102/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.058  Q (Q)
     end scope: 'XLXI_102:Q'
     begin scope: 'XLXI_101/XLXI_6:S0'
     LUT3:I0->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_101/XLXI_6:O'
     INV:I->O              1   0.568   0.579  XLXI_150/XLXI_11 (XLXI_150/XLXN_6)
     INV:I->O              1   0.568   0.579  XLXI_150/XLXI_12 (XLXN_615)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_15 (XLXI_24/XLXN_27)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_16 (XLXN_349<6>)
     INV:I->O              1   0.568   0.579  XLXI_17/XLXI_24/XLXI_19 (XLXI_17/XLXI_24/XLXN_21)
     INV:I->O              1   0.568   0.924  XLXI_17/XLXI_24/XLXI_20 (XLXI_17/XLXN_163)
     begin scope: 'XLXI_17/XLXI_2/XLXI_3:D3'
     LUT6:I1->O            1   0.203   0.808  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_2/XLXI_3:O'
     begin scope: 'XLXI_17/XLXI_14/XLXI_3:D1'
     LUT6:I3->O           24   0.205   1.517  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_14/XLXI_3:O'
     AND3B1:I1->O          1   0.223   0.684  XLXI_11/XLXI_43 (XLXI_11/XLXN_58)
     begin scope: 'XLXI_11/XLXI_46:I2'
     LUT2:I0->O            1   0.203   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_11/XLXI_46:O'
     OBUF:I->O                 2.571          P27_OBUF (P27)
    ----------------------------------------
    Total                     17.292ns (7.670ns logic, 9.622ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_17/XLXI_12/XLXN_10'
  Total number of paths / destination ports: 784 / 7
-------------------------------------------------------------------------
Offset:              9.837ns (Levels of Logic = 10)
  Source:            XLXI_17/XLXI_12/XLXI_1/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_17/XLXI_12/XLXN_10 rising

  Data Path: XLXI_17/XLXI_12/XLXI_1/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.498  Q (Q)
     end scope: 'XLXI_17/XLXI_12/XLXI_1:Q'
     begin scope: 'XLXI_17/XLXI_7/XLXI_1:S0'
     LUT6:I0->O            1   0.203   0.924  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_7/XLXI_1:O'
     begin scope: 'XLXI_17/XLXI_14/XLXI_1:D3'
     LUT6:I1->O           24   0.203   1.420  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_14/XLXI_1:O'
     AND3B1:I2->O          1   0.320   0.684  XLXI_11/XLXI_43 (XLXI_11/XLXN_58)
     begin scope: 'XLXI_11/XLXI_46:I2'
     LUT2:I0->O            1   0.203   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_11/XLXI_46:O'
     OBUF:I->O                 2.571          P27_OBUF (P27)
    ----------------------------------------
    Total                      9.837ns (4.152ns logic, 5.685ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13200 / 7
-------------------------------------------------------------------------
Delay:               20.089ns (Levels of Logic = 20)
  Source:            SL_P58 (PAD)
  Destination:       P27 (PAD)

  Data Path: SL_P58 to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  SL_P58_IBUF (SL_P58_IBUF)
     INV:I->O              1   0.568   0.579  XLXI_13/XLXI_10 (XLXI_13/XLXN_16)
     INV:I->O              4   0.568   0.788  XLXI_13/XLXI_11 (XLXN_351<4>)
     begin scope: 'XLXI_101/XLXI_5:D0'
     LUT3:I1->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_101/XLXI_5:O'
     INV:I->O              1   0.568   0.579  XLXI_150/XLXI_9 (XLXI_150/XLXN_5)
     INV:I->O              1   0.568   0.579  XLXI_150/XLXI_10 (XLXN_614)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_13 (XLXI_24/XLXN_25)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_14 (XLXN_349<5>)
     INV:I->O              1   0.568   0.579  XLXI_17/XLXI_24/XLXI_17 (XLXI_17/XLXI_24/XLXN_20)
     INV:I->O              1   0.568   0.924  XLXI_17/XLXI_24/XLXI_18 (XLXI_17/XLXN_164)
     begin scope: 'XLXI_17/XLXI_2/XLXI_2:D3'
     LUT6:I1->O            1   0.203   0.808  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_2/XLXI_2:O'
     begin scope: 'XLXI_17/XLXI_14/XLXI_2:D1'
     LUT6:I3->O           24   0.205   1.537  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_14/XLXI_2:O'
     AND3B1:I0->O          1   0.203   0.684  XLXI_11/XLXI_43 (XLXI_11/XLXN_58)
     begin scope: 'XLXI_11/XLXI_46:I2'
     LUT2:I0->O            1   0.203   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_11/XLXI_46:O'
     OBUF:I->O                 2.571          P27_OBUF (P27)
    ----------------------------------------
    Total                     20.089ns (9.559ns logic, 10.530ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_107/XLXN_10
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_107/XLXN_10|    3.023|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_17/XLXI_12/XLXN_10
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_17/XLXI_12/XLXN_10|    3.300|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_17/XLXI_13/XLXN_10
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_17/XLXI_13/XLXN_10|    3.100|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clk_200hz_DUMMY
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_5/clk_200hz_DUMMY|    4.107|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clk_200khz_DUMMY
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_5/clk_200khz_DUMMY|    4.135|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clk_20hz_DUMMY
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_5/clk_20hz_DUMMY|    3.988|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clk_2khz_DUMMY
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_5/clk_2khz_DUMMY|    4.107|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/clk_2mhz_DUMMY
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_5/clk_2mhz_DUMMY|    4.107|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_430
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_430       |    2.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_92
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_92        |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.67 secs
 
--> 

Total memory usage is 4503816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :   29 (   0 filtered)

