#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov  4 20:21:51 2025
# Process ID         : 17864
# Current directory  : D:/FPGA/zybo/hdmi/hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent37172 D:\FPGA\zybo\hdmi\hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/hdmi/hw/vivado.log
# Journal file       : D:/FPGA/zybo/hdmi/hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 21402 MB
# Total Virtual      : 38357 MB
# Available Virtual  : 17224 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_v_tc_out_0 design_1_axis_subset_converter_in_0 design_1_v_vid_in_axi4s_0_0 design_1_proc_sys_reset_0_0 design_1_v_tc_in_0 design_1_proc_sys_reset_fclk1_0 design_1_axi_vdma_0_0 design_1_axi_interconnect_gp0_0 design_1_axi_gpio_video_0 design_1_axi_interconnect_hp0_0 design_1_dvi2rgb_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axis_subset_converter_out_0 design_1_proc_sys_reset_fclk0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_v_tc_out_0 design_1_axis_subset_converter_in_0 design_1_v_vid_in_axi4s_0_0 design_1_proc_sys_reset_0_0 design_1_v_tc_in_0 design_1_proc_sys_reset_fclk1_0 design_1_axi_vdma_0_0 design_1_axi_interconnect_gp0_0 design_1_axi_gpio_video_0 design_1_axi_interconnect_hp0_0 design_1_dvi2rgb_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axis_subset_converter_out_0 design_1_proc_sys_reset_fclk0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_rgb2dvi_1_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_axi_dynclk_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
