------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'ETH_RXCLK'
Slack : 0.437
TNS   : 0.000

Type  : Slow 1100mV 85C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.955
TNS   : 0.000

Type  : Slow 1100mV 85C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.675
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.259
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.292
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'ETH_RXCLK'
Slack : 0.348
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 37.387
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.373
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.333
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.598
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'ETH_RXCLK'
Slack : 2.680
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'sysclk'
Slack : 3.974
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.599
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'ETH_RXCLK'
Slack : 0.531
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.829
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.006
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.249
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.277
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'ETH_RXCLK'
Slack : 0.332
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 37.497
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.287
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.333
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.576
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'ETH_RXCLK'
Slack : 2.634
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'sysclk'
Slack : 3.974
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.581
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'ETH_RXCLK'
Slack : 4.107
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.436
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 25.642
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.135
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.155
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'ETH_RXCLK'
Slack : 0.176
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 38.512
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.663
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.333
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'ETH_RXCLK'
Slack : 2.773
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.892
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'sysclk'
Slack : 3.975
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.893
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'ETH_RXCLK'
Slack : 4.387
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.713
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 26.558
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.108
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.142
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'ETH_RXCLK'
Slack : 0.159
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 38.687
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.593
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.333
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'ETH_RXCLK'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.891
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'sysclk'
Slack : 3.983
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.891
TNS   : 0.000

------------------------------------------------------------
