// Seed: 1792057478
module module_0 ();
  wand id_1 = 1 == {1};
endmodule
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input uwire id_10,
    output uwire module_1,
    input wor id_12,
    input wor id_13
);
  wire id_15;
  and primCall (id_0, id_10, id_12, id_13, id_15, id_3, id_5, id_6, id_8);
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1
);
  wire id_3;
  wand id_4;
  assign id_4 = id_1;
  module_0 modCall_1 ();
  id_5(
      id_0, {id_4{1}}, 1
  );
  assign id_5 = id_5;
endmodule
