
firmware_liquids.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c08  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012a0  08008de0  08008de0  00018de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a080  0800a080  00020784  2**0
                  CONTENTS
  4 .ARM          00000000  0800a080  0800a080  00020784  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a080  0800a080  00020784  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a080  0800a080  0001a080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a084  0800a084  0001a084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000784  20000000  0800a088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  20000788  0800a80c  00020788  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b74  0800a80c  00020b74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020784  2**0
                  CONTENTS, READONLY
 12 .debug_info   000255f0  00000000  00000000  000207b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fab  00000000  00000000  00045da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001700  00000000  00000000  0004bd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001508  00000000  00000000  0004d450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac14  00000000  00000000  0004e958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016cf9  00000000  00000000  0007956c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de643  00000000  00000000  00090265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016e8a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006390  00000000  00000000  0016e8fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000788 	.word	0x20000788
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008dc8 	.word	0x08008dc8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000078c 	.word	0x2000078c
 8000214:	08008dc8 	.word	0x08008dc8

08000218 <_ZN11AbstractComC1Em>:
#include <AbstractCom.h>

AbstractCom::AbstractCom(uint32_t nodeId) :
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	6039      	str	r1, [r7, #0]
		nodeId(nodeId)
 8000222:	4a06      	ldr	r2, [pc, #24]	; (800023c <_ZN11AbstractComC1Em+0x24>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	683a      	ldr	r2, [r7, #0]
 800022c:	605a      	str	r2, [r3, #4]
{
}
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	4618      	mov	r0, r3
 8000232:	370c      	adds	r7, #12
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	08008f0c 	.word	0x08008f0c

08000240 <_ZN3CanC1Em>:
#include <cstdio>

Com_Receptor_t Can::standardReceptor = nullptr;
uint32_t Can::_nodeId = 0; // TODO fix this pfusch

Can::Can(uint32_t nodeId) :
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	6039      	str	r1, [r7, #0]
		AbstractCom(nodeId)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	6839      	ldr	r1, [r7, #0]
 800024e:	4618      	mov	r0, r3
 8000250:	f7ff ffe2 	bl	8000218 <_ZN11AbstractComC1Em>
 8000254:	4a03      	ldr	r2, [pc, #12]	; (8000264 <_ZN3CanC1Em+0x24>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	601a      	str	r2, [r3, #0]
{
}
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	08008f1c 	.word	0x08008f1c

08000268 <_ZN3Can8instanceEm>:

Can& Can::instance(uint32_t nodeId)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	static Can can(nodeId);
 8000270:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	f3bf 8f5b 	dmb	ish
 8000278:	b2db      	uxtb	r3, r3
 800027a:	f003 0301 	and.w	r3, r3, #1
 800027e:	2b00      	cmp	r3, #0
 8000280:	bf0c      	ite	eq
 8000282:	2301      	moveq	r3, #1
 8000284:	2300      	movne	r3, #0
 8000286:	b2db      	uxtb	r3, r3
 8000288:	2b00      	cmp	r3, #0
 800028a:	d011      	beq.n	80002b0 <_ZN3Can8instanceEm+0x48>
 800028c:	480e      	ldr	r0, [pc, #56]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 800028e:	f008 fc85 	bl	8008b9c <__cxa_guard_acquire>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	bf14      	ite	ne
 8000298:	2301      	movne	r3, #1
 800029a:	2300      	moveq	r3, #0
 800029c:	b2db      	uxtb	r3, r3
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d006      	beq.n	80002b0 <_ZN3Can8instanceEm+0x48>
 80002a2:	6879      	ldr	r1, [r7, #4]
 80002a4:	4809      	ldr	r0, [pc, #36]	; (80002cc <_ZN3Can8instanceEm+0x64>)
 80002a6:	f7ff ffcb 	bl	8000240 <_ZN3CanC1Em>
 80002aa:	4807      	ldr	r0, [pc, #28]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 80002ac:	f008 fc82 	bl	8008bb4 <__cxa_guard_release>

	if (nodeId != 0)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d002      	beq.n	80002bc <_ZN3Can8instanceEm+0x54>
		_nodeId = nodeId;
 80002b6:	4a06      	ldr	r2, [pc, #24]	; (80002d0 <_ZN3Can8instanceEm+0x68>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6013      	str	r3, [r2, #0]

	return can;
 80002bc:	4b03      	ldr	r3, [pc, #12]	; (80002cc <_ZN3Can8instanceEm+0x64>)
}
 80002be:	4618      	mov	r0, r3
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	200007b4 	.word	0x200007b4
 80002cc:	200007ac 	.word	0x200007ac
 80002d0:	200007a8 	.word	0x200007a8

080002d4 <_ZN3Can4initEPFvmPhmEPFvvE>:

int Can::init(Com_Receptor_t receptor, Com_Heartbeat_t heartbeat)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	60f8      	str	r0, [r7, #12]
 80002dc:	60b9      	str	r1, [r7, #8]
 80002de:	607a      	str	r2, [r7, #4]
	return Can::init(receptor, heartbeat, COMMode::STANDARD_COM_MODE);
 80002e0:	2300      	movs	r3, #0
 80002e2:	687a      	ldr	r2, [r7, #4]
 80002e4:	68b9      	ldr	r1, [r7, #8]
 80002e6:	68f8      	ldr	r0, [r7, #12]
 80002e8:	f000 f806 	bl	80002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>
 80002ec:	4603      	mov	r3, r0
}
 80002ee:	4618      	mov	r0, r3
 80002f0:	3710      	adds	r7, #16
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>:

int Can::init(Com_Receptor_t receptor, Com_Heartbeat_t heartbeat, COMMode mode)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b0a4      	sub	sp, #144	; 0x90
 80002fc:	af02      	add	r7, sp, #8
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
 8000304:	603b      	str	r3, [r7, #0]
	if(nodeId == 0)
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x1c>
		return -1;
 800030e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000312:	e17a      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	standardReceptor = receptor;
 8000314:	4abf      	ldr	r2, [pc, #764]	; (8000614 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x31c>)
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	6013      	str	r3, [r2, #0]

	if (STRHAL_CAN_Instance_Init(STRHAL_FDCAN1) != 0)
 800031a:	2000      	movs	r0, #0
 800031c:	f005 fd1c 	bl	8005d58 <STRHAL_CAN_Instance_Init>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	bf14      	ite	ne
 8000326:	2301      	movne	r3, #1
 8000328:	2300      	moveq	r3, #0
 800032a:	b2db      	uxtb	r3, r3
 800032c:	2b00      	cmp	r3, #0
 800032e:	d002      	beq.n	8000336 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x3e>
		return -1;
 8000330:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000334:	e169      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	//if (STRHAL_CAN_Instance_Init(STRHAL_FDCAN2) != 0)
	//	return -1;

	if (STRHAL_TIM_Heartbeat_Init(STRHAL_TIM_TIM7, 1600, 1000) != 100)
 8000336:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800033a:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800033e:	2001      	movs	r0, #1
 8000340:	f007 fb70 	bl	8007a24 <STRHAL_TIM_Heartbeat_Init>
 8000344:	4603      	mov	r3, r0
 8000346:	2b64      	cmp	r3, #100	; 0x64
 8000348:	bf14      	ite	ne
 800034a:	2301      	movne	r3, #1
 800034c:	2300      	moveq	r3, #0
 800034e:	b2db      	uxtb	r3, r3
 8000350:	2b00      	cmp	r3, #0
 8000352:	d002      	beq.n	800035a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x62>
		return -1;
 8000354:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000358:	e157      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	if (STRHAL_TIM_Heartbeat_Subscribe(STRHAL_TIM_TIM7, heartbeat) != 0)
 800035a:	6879      	ldr	r1, [r7, #4]
 800035c:	2001      	movs	r0, #1
 800035e:	f007 fbbd 	bl	8007adc <STRHAL_TIM_Heartbeat_Subscribe>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	bf14      	ite	ne
 8000368:	2301      	movne	r3, #1
 800036a:	2300      	moveq	r3, #0
 800036c:	b2db      	uxtb	r3, r3
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x80>
		return -1;
 8000372:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000376:	e148      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	if (mode == COMMode::STANDARD_COM_MODE)
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d16f      	bne.n	800045e <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x166>
	{
		Can_MessageId_t mask =
 800037e:	2300      	movs	r3, #0
 8000380:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		{ 0 };
		mask.info.direction = 0x1;
 8000384:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8000388:	f043 0301 	orr.w	r3, r3, #1
 800038c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		mask.info.node_id = 0x3F;
 8000390:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8000394:	f043 037e 	orr.w	r3, r3, #126	; 0x7e
 8000398:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		mask.info.special_cmd = 0x3;
 800039c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80003a0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003a4:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84

		Can_MessageId_t id =
 80003a8:	2300      	movs	r3, #0
 80003aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		{ 0 };
		id.info.direction = MASTER2NODE_DIRECTION;
 80003ae:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80003b2:	f36f 0300 	bfc	r3, #0, #1
 80003b6:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		id.info.special_cmd = STANDARD_SPECIAL_CMD;
 80003ba:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80003be:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003c2:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
		id.info.node_id = nodeId;
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	685b      	ldr	r3, [r3, #4]
 80003ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80003d4:	f362 0346 	bfi	r3, r2, #1, #6
 80003d8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		Can_MessageId_t id2 =
 80003dc:	2300      	movs	r3, #0
 80003de:	67fb      	str	r3, [r7, #124]	; 0x7c
		{ 0 };
		id2.info.direction = MASTER2NODE_DIRECTION;
 80003e0:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80003e4:	f36f 0300 	bfc	r3, #0, #1
 80003e8:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
		id2.info.special_cmd = STANDARD_SPECIAL_CMD;
 80003ec:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80003f0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003f4:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
		id2.info.node_id = 0;
 80003f8:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80003fc:	f36f 0346 	bfc	r3, #1, #6
 8000400:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c

		STRHAL_FDCAN_Filter_t mainFilter[] =
 8000404:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
 800040c:	605a      	str	r2, [r3, #4]
 800040e:	609a      	str	r2, [r3, #8]
 8000410:	60da      	str	r2, [r3, #12]
 8000412:	611a      	str	r2, [r3, #16]
 8000414:	615a      	str	r2, [r3, #20]
 8000416:	2302      	movs	r3, #2
 8000418:	66fb      	str	r3, [r7, #108]	; 0x6c
 800041a:	2302      	movs	r3, #2
 800041c:	67bb      	str	r3, [r7, #120]	; 0x78
		{
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800041e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000422:	667b      	str	r3, [r7, #100]	; 0x64
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000424:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000428:	66bb      	str	r3, [r7, #104]	; 0x68
 800042a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800042c:	673b      	str	r3, [r7, #112]	; 0x70
 800042e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000432:	677b      	str	r3, [r7, #116]	; 0x74

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 2, receptor) != 2)
 8000434:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	9300      	str	r3, [sp, #0]
 800043c:	2302      	movs	r3, #2
 800043e:	2100      	movs	r1, #0
 8000440:	2000      	movs	r0, #0
 8000442:	f005 fd8d 	bl	8005f60 <STRHAL_CAN_Subscribe>
 8000446:	4603      	mov	r3, r0
 8000448:	2b02      	cmp	r3, #2
 800044a:	bf14      	ite	ne
 800044c:	2301      	movne	r3, #1
 800044e:	2300      	moveq	r3, #0
 8000450:	b2db      	uxtb	r3, r3
 8000452:	2b00      	cmp	r3, #0
 8000454:	f000 80d8 	beq.w	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
			return -1;
 8000458:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800045c:	e0d5      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>
	}
	else if (mode == COMMode::LISTENER_COM_MODE)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	2b02      	cmp	r3, #2
 8000462:	f040 809f 	bne.w	80005a4 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x2ac>
	{
		Can_MessageId_t mask =
 8000466:	2300      	movs	r3, #0
 8000468:	663b      	str	r3, [r7, #96]	; 0x60
		{ 0 };
		mask.info.direction = 0x1;
 800046a:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800046e:	f043 0301 	orr.w	r3, r3, #1
 8000472:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		mask.info.node_id = 0x1F;
 8000476:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800047a:	221f      	movs	r2, #31
 800047c:	f362 0346 	bfi	r3, r2, #1, #6
 8000480:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		mask.info.special_cmd = 0x3;
 8000484:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8000488:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800048c:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

		Can_MessageId_t id =
 8000490:	2300      	movs	r3, #0
 8000492:	65fb      	str	r3, [r7, #92]	; 0x5c
		{ 0 };
		id.info.direction = MASTER2NODE_DIRECTION;
 8000494:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8000498:	f36f 0300 	bfc	r3, #0, #1
 800049c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
		id.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004a0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80004a4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004a8:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		id.info.node_id = nodeId;
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80004b4:	b2da      	uxtb	r2, r3
 80004b6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80004ba:	f362 0346 	bfi	r3, r2, #1, #6
 80004be:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

		Can_MessageId_t id2 =
 80004c2:	2300      	movs	r3, #0
 80004c4:	65bb      	str	r3, [r7, #88]	; 0x58
		{ 0 };
		id2.info.direction = MASTER2NODE_DIRECTION;
 80004c6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80004ca:	f36f 0300 	bfc	r3, #0, #1
 80004ce:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		id2.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004d2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80004d6:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004da:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
		id2.info.node_id = 0;
 80004de:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80004e2:	f36f 0346 	bfc	r3, #1, #6
 80004e6:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

		Can_MessageId_t id3 =
 80004ea:	2300      	movs	r3, #0
 80004ec:	657b      	str	r3, [r7, #84]	; 0x54
		{ 0 };
		id3.info.direction = NODE2MASTER_DIRECTION;
 80004ee:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80004f2:	f043 0301 	orr.w	r3, r3, #1
 80004f6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
		id3.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004fa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80004fe:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000502:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		id3.info.node_id = 6;
 8000506:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800050a:	2206      	movs	r2, #6
 800050c:	f362 0346 	bfi	r3, r2, #1, #6
 8000510:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

		Can_MessageId_t id4 =
 8000514:	2300      	movs	r3, #0
 8000516:	653b      	str	r3, [r7, #80]	; 0x50
		{ 0 };
		id4.info.direction = NODE2MASTER_DIRECTION;
 8000518:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800051c:	f043 0301 	orr.w	r3, r3, #1
 8000520:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		id4.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000524:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8000528:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800052c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		id4.info.node_id = 7;
 8000530:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000534:	2207      	movs	r2, #7
 8000536:	f362 0346 	bfi	r3, r2, #1, #6
 800053a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

		STRHAL_FDCAN_Filter_t mainFilter[] =
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	2230      	movs	r2, #48	; 0x30
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f008 fb94 	bl	8008c74 <memset>
 800054c:	2302      	movs	r3, #2
 800054e:	61fb      	str	r3, [r7, #28]
 8000550:	2302      	movs	r3, #2
 8000552:	62bb      	str	r3, [r7, #40]	; 0x28
 8000554:	2302      	movs	r3, #2
 8000556:	637b      	str	r3, [r7, #52]	; 0x34
 8000558:	2302      	movs	r3, #2
 800055a:	643b      	str	r3, [r7, #64]	; 0x40
		{
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800055c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800055e:	617b      	str	r3, [r7, #20]
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000560:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000562:	61bb      	str	r3, [r7, #24]
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000564:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000566:	623b      	str	r3, [r7, #32]
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000568:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800056a:	627b      	str	r3, [r7, #36]	; 0x24
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800056c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800056e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000570:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000572:	633b      	str	r3, [r7, #48]	; 0x30
 8000574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000576:	63bb      	str	r3, [r7, #56]	; 0x38
 8000578:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800057a:	63fb      	str	r3, [r7, #60]	; 0x3c

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 4, receptor) != 4)
 800057c:	f107 0214 	add.w	r2, r7, #20
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	2304      	movs	r3, #4
 8000586:	2100      	movs	r1, #0
 8000588:	2000      	movs	r0, #0
 800058a:	f005 fce9 	bl	8005f60 <STRHAL_CAN_Subscribe>
 800058e:	4603      	mov	r3, r0
 8000590:	2b04      	cmp	r3, #4
 8000592:	bf14      	ite	ne
 8000594:	2301      	movne	r3, #1
 8000596:	2300      	moveq	r3, #0
 8000598:	b2db      	uxtb	r3, r3
 800059a:	2b00      	cmp	r3, #0
 800059c:	d034      	beq.n	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
			return -1;
 800059e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005a2:	e032      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>
	}
	else if (mode == COMMode::BRIDGE_COM_MODE)
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d12e      	bne.n	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
	{
		STRHAL_FDCAN_Filter_t mainFilter[] =
 80005aa:	2300      	movs	r3, #0
 80005ac:	647b      	str	r3, [r7, #68]	; 0x44
 80005ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80005b4:	2300      	movs	r3, #0
 80005b6:	64fb      	str	r3, [r7, #76]	; 0x4c
		{
		{ .value_id1 = 0x00, .mask_id2 = 0xFFFF, .type = FDCAN_FILTER_RANGE } };

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 1, Can::internalReceptor) != 1)
 80005b8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x320>)
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2301      	movs	r3, #1
 80005c2:	2100      	movs	r1, #0
 80005c4:	2000      	movs	r0, #0
 80005c6:	f005 fccb 	bl	8005f60 <STRHAL_CAN_Subscribe>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	bf14      	ite	ne
 80005d0:	2301      	movne	r3, #1
 80005d2:	2300      	moveq	r3, #0
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d002      	beq.n	80005e0 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x2e8>
			return -1;
 80005da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005de:	e014      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN2, STRHAL_FDCAN_RX0, mainFilter, 1, Can::externalReceptor) != 1)
 80005e0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80005e4:	4b0d      	ldr	r3, [pc, #52]	; (800061c <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x324>)
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2301      	movs	r3, #1
 80005ea:	2100      	movs	r1, #0
 80005ec:	2001      	movs	r0, #1
 80005ee:	f005 fcb7 	bl	8005f60 <STRHAL_CAN_Subscribe>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	bf14      	ite	ne
 80005f8:	2301      	movne	r3, #1
 80005fa:	2300      	moveq	r3, #0
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d002      	beq.n	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
			return -1;
 8000602:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000606:	e000      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>
	}

	return 0;
 8000608:	2300      	movs	r3, #0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3788      	adds	r7, #136	; 0x88
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	200007a4 	.word	0x200007a4
 8000618:	08000771 	.word	0x08000771
 800061c:	08000791 	.word	0x08000791

08000620 <_ZN3Can4execEv>:

int Can::exec()
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	STRHAL_CAN_Run();
 8000628:	f005 fe52 	bl	80062d0 <STRHAL_CAN_Run>
	if (STRHAL_TIM_Heartbeat_StartHeartbeat(STRHAL_TIM_TIM7) != 0)
 800062c:	2001      	movs	r0, #1
 800062e:	f007 fa7d 	bl	8007b2c <STRHAL_TIM_Heartbeat_StartHeartbeat>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	bf14      	ite	ne
 8000638:	2301      	movne	r3, #1
 800063a:	2300      	moveq	r3, #0
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d002      	beq.n	8000648 <_ZN3Can4execEv+0x28>
		return -1;
 8000642:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000646:	e000      	b.n	800064a <_ZN3Can4execEv+0x2a>

	return 0;
 8000648:	2300      	movs	r3, #0
}
 800064a:	4618      	mov	r0, r3
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
	...

08000654 <_ZN3Can4sendEmPhh>:

int Can::send(uint32_t id, uint8_t *data, uint8_t n)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b096      	sub	sp, #88	; 0x58
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	4613      	mov	r3, r2
 8000660:	71fb      	strb	r3, [r7, #7]
	Can_MessageId_t msgId =
 8000662:	2300      	movs	r3, #0
 8000664:	657b      	str	r3, [r7, #84]	; 0x54
	{ 0 };
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000666:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800066a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800066e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	msgId.info.direction = NODE2MASTER_DIRECTION;
 8000672:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	if (id == 0)
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d10b      	bne.n	800069c <_ZN3Can4sendEmPhh+0x48>
	{
		msgId.info.node_id = _nodeId;
 8000684:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <_ZN3Can4sendEmPhh+0xa0>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800068c:	b2da      	uxtb	r2, r3
 800068e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000692:	f362 0346 	bfi	r3, r2, #1, #6
 8000696:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 800069a:	e009      	b.n	80006b0 <_ZN3Can4sendEmPhh+0x5c>
	}
	else
	{
		msgId.info.node_id = id;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80006a8:	f362 0346 	bfi	r3, r2, #1, #6
 80006ac:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	}
	msgId.info.priority = STANDARD_PRIORITY;
 80006b0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80006b4:	2202      	movs	r2, #2
 80006b6:	f362 0342 	bfi	r3, r2, #1, #2
 80006ba:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	Can_MessageData_t msgData =
 80006be:	f107 0310 	add.w	r3, r7, #16
 80006c2:	2242      	movs	r2, #66	; 0x42
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f008 fad4 	bl	8008c74 <memset>
	{ 0 };

	memcpy(msgData.uint8, data, n);
 80006cc:	79fa      	ldrb	r2, [r7, #7]
 80006ce:	f107 0310 	add.w	r3, r7, #16
 80006d2:	68b9      	ldr	r1, [r7, #8]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f008 fabf 	bl	8008c58 <memcpy>

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
 80006da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	f107 0210 	add.w	r2, r7, #16
 80006e2:	2000      	movs	r0, #0
 80006e4:	f005 fd20 	bl	8006128 <STRHAL_CAN_Send>
	return 0;
 80006e8:	2300      	movs	r3, #0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3758      	adds	r7, #88	; 0x58
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	200007a8 	.word	0x200007a8

080006f8 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm>:

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
}

void Can::bridgeReceptor(STRHAL_FDCAN_Id_t bus_id, uint32_t id, uint8_t *data, uint32_t n)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60b9      	str	r1, [r7, #8]
 8000700:	607a      	str	r2, [r7, #4]
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	4603      	mov	r3, r0
 8000706:	73fb      	strb	r3, [r7, #15]
	Can_MessageId_t incoming_id;
	incoming_id.uint32 = id;
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	617b      	str	r3, [r7, #20]

	if (incoming_id.info.node_id == _nodeId)
 800070c:	7d3b      	ldrb	r3, [r7, #20]
 800070e:	f3c3 0345 	ubfx	r3, r3, #1, #6
 8000712:	b2db      	uxtb	r3, r3
 8000714:	461a      	mov	r2, r3
 8000716:	4b14      	ldr	r3, [pc, #80]	; (8000768 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x70>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	429a      	cmp	r2, r3
 800071c:	d106      	bne.n	800072c <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x34>
	{
		Can::standardReceptor(id, data, n);
 800071e:	4b13      	ldr	r3, [pc, #76]	; (800076c <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x74>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	683a      	ldr	r2, [r7, #0]
 8000724:	6879      	ldr	r1, [r7, #4]
 8000726:	68b8      	ldr	r0, [r7, #8]
 8000728:	4798      	blx	r3
	}
	else
	{
		STRHAL_CAN_Send(bus_id, id, data, n);
	}
}
 800072a:	e018      	b.n	800075e <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x66>
	else if (incoming_id.info.node_id == 0)
 800072c:	7d3b      	ldrb	r3, [r7, #20]
 800072e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	d10c      	bne.n	8000752 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x5a>
		STRHAL_CAN_Send(bus_id, id, data, n);
 8000738:	7bf8      	ldrb	r0, [r7, #15]
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	68b9      	ldr	r1, [r7, #8]
 8000740:	f005 fcf2 	bl	8006128 <STRHAL_CAN_Send>
		Can::standardReceptor(id, data, n);
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x74>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	683a      	ldr	r2, [r7, #0]
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	68b8      	ldr	r0, [r7, #8]
 800074e:	4798      	blx	r3
}
 8000750:	e005      	b.n	800075e <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x66>
		STRHAL_CAN_Send(bus_id, id, data, n);
 8000752:	7bf8      	ldrb	r0, [r7, #15]
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	68b9      	ldr	r1, [r7, #8]
 800075a:	f005 fce5 	bl	8006128 <STRHAL_CAN_Send>
}
 800075e:	bf00      	nop
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200007a8 	.word	0x200007a8
 800076c:	200007a4 	.word	0x200007a4

08000770 <_ZN3Can16internalReceptorEmPhm>:

void Can::internalReceptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
	//Can::bridgeReceptor(STRHAL_FDCAN2, id, data, n);
	STRHAL_CAN_Send(STRHAL_FDCAN2, id, data, n);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	68f9      	ldr	r1, [r7, #12]
 8000782:	2001      	movs	r0, #1
 8000784:	f005 fcd0 	bl	8006128 <STRHAL_CAN_Send>
}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <_ZN3Can16externalReceptorEmPhm>:

void Can::externalReceptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
	Can::bridgeReceptor(STRHAL_FDCAN1, id, data, n);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	68f9      	ldr	r1, [r7, #12]
 80007a2:	2000      	movs	r0, #0
 80007a4:	f7ff ffa8 	bl	80006f8 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm>
}
 80007a8:	bf00      	nop
 80007aa:	3710      	adds	r7, #16
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <_ZN14GenericChannelD1Ev>:
#include <STRHAL.h>
#include <Radio.h>
#include "../Modules/W25Qxx_Flash.h"
#include <Can.h>

class GenericChannel: public AbstractChannel
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	4a05      	ldr	r2, [pc, #20]	; (80007d0 <_ZN14GenericChannelD1Ev+0x20>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fdbf 	bl	8001344 <_ZN15AbstractChannelD1Ev>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	4618      	mov	r0, r3
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	08008fc8 	.word	0x08008fc8

080007d4 <_ZN14GenericChannelD0Ev>:
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff ffe7 	bl	80007b0 <_ZN14GenericChannelD1Ev>
 80007e2:	21c8      	movs	r1, #200	; 0xc8
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f008 f9d7 	bl	8008b98 <_ZdlPvj>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <_ZN17DigitalOutChannelD1Ev>:

#include "./Channels/AbstractChannel.h"
#include <can_houbolt/channels/digital_out_channel_def.h>
#include <STRHAL.h>

class DigitalOutChannel: public AbstractChannel
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	4a05      	ldr	r2, [pc, #20]	; (8000814 <_ZN17DigitalOutChannelD1Ev+0x20>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4618      	mov	r0, r3
 8000806:	f000 fd9d 	bl	8001344 <_ZN15AbstractChannelD1Ev>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4618      	mov	r0, r3
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	08008f9c 	.word	0x08008f9c

08000818 <_ZN17DigitalOutChannelD0Ev>:
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff ffe7 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000826:	212c      	movs	r1, #44	; 0x2c
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f008 f9b5 	bl	8008b98 <_ZdlPvj>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <_ZN5IOBv3C1Emmm>:
#include <IOBv3.h>
#include <cstdio>
#include <cstring>

IOBv3::IOBv3(uint32_t node_id, uint32_t fw_version, uint32_t refresh_divider) :
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b0b9      	sub	sp, #228	; 0xe4
 800083c:	af02      	add	r7, sp, #8
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
 8000844:	603b      	str	r3, [r7, #0]
		channel9(9,{ ADC1, STRHAL_ADC_CHANNEL_4 },		{ GPIOD,  1, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		channel10(10,{ ADC1, STRHAL_ADC_CHANNEL_2 },	{ GPIOC,  3, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		channel11(11,{ ADC2, STRHAL_ADC_CHANNEL_11 },	{ GPIOC,  5, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_OPAMP, 1),

		//sense_5V(0, {ADC2, STRHAL_ADC_CHANNEL_5}, 1),
		speaker(STRHAL_TIM_TIM4, STRHAL_TIM_TIM4_CH2_PB7)
 8000846:	68f8      	ldr	r0, [r7, #12]
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	68b9      	ldr	r1, [r7, #8]
 800084e:	f000 fee3 	bl	8001618 <_ZN14GenericChannelC1Emmm>
 8000852:	4ad6      	ldr	r2, [pc, #856]	; (8000bac <_ZN5IOBv3C1Emmm+0x374>)
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	4ad5      	ldr	r2, [pc, #852]	; (8000bb0 <_ZN5IOBv3C1Emmm+0x378>)
 800085c:	33c8      	adds	r3, #200	; 0xc8
 800085e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000862:	e883 0003 	stmia.w	r3, {r0, r1}
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	4ad2      	ldr	r2, [pc, #840]	; (8000bb4 <_ZN5IOBv3C1Emmm+0x37c>)
 800086a:	33d0      	adds	r3, #208	; 0xd0
 800086c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000870:	e883 0003 	stmia.w	r3, {r0, r1}
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	4ad0      	ldr	r2, [pc, #832]	; (8000bb8 <_ZN5IOBv3C1Emmm+0x380>)
 8000878:	33d8      	adds	r3, #216	; 0xd8
 800087a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800087e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	f103 04e0 	add.w	r4, r3, #224	; 0xe0
 8000888:	4acc      	ldr	r2, [pc, #816]	; (8000bbc <_ZN5IOBv3C1Emmm+0x384>)
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000892:	e883 0003 	stmia.w	r3, {r0, r1}
 8000896:	4aca      	ldr	r2, [pc, #808]	; (8000bc0 <_ZN5IOBv3C1Emmm+0x388>)
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008a0:	e883 0003 	stmia.w	r3, {r0, r1}
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	f107 0214 	add.w	r2, r7, #20
 80008ac:	2101      	movs	r1, #1
 80008ae:	9101      	str	r1, [sp, #4]
 80008b0:	2100      	movs	r1, #0
 80008b2:	9100      	str	r1, [sp, #0]
 80008b4:	2100      	movs	r1, #0
 80008b6:	4620      	mov	r0, r4
 80008b8:	f000 fd54 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	f503 7486 	add.w	r4, r3, #268	; 0x10c
 80008c2:	4ac0      	ldr	r2, [pc, #768]	; (8000bc4 <_ZN5IOBv3C1Emmm+0x38c>)
 80008c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008cc:	e883 0003 	stmia.w	r3, {r0, r1}
 80008d0:	4abd      	ldr	r2, [pc, #756]	; (8000bc8 <_ZN5IOBv3C1Emmm+0x390>)
 80008d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008da:	e883 0003 	stmia.w	r3, {r0, r1}
 80008de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008e2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80008e6:	2101      	movs	r1, #1
 80008e8:	9101      	str	r1, [sp, #4]
 80008ea:	2100      	movs	r1, #0
 80008ec:	9100      	str	r1, [sp, #0]
 80008ee:	2101      	movs	r1, #1
 80008f0:	4620      	mov	r0, r4
 80008f2:	f000 fd37 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	f503 749c 	add.w	r4, r3, #312	; 0x138
 80008fc:	4ab3      	ldr	r2, [pc, #716]	; (8000bcc <_ZN5IOBv3C1Emmm+0x394>)
 80008fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000902:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000906:	e883 0003 	stmia.w	r3, {r0, r1}
 800090a:	4ab1      	ldr	r2, [pc, #708]	; (8000bd0 <_ZN5IOBv3C1Emmm+0x398>)
 800090c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000910:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000914:	e883 0003 	stmia.w	r3, {r0, r1}
 8000918:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800091c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000920:	2101      	movs	r1, #1
 8000922:	9101      	str	r1, [sp, #4]
 8000924:	2100      	movs	r1, #0
 8000926:	9100      	str	r1, [sp, #0]
 8000928:	2102      	movs	r1, #2
 800092a:	4620      	mov	r0, r4
 800092c:	f000 fd1a 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	f503 74b2 	add.w	r4, r3, #356	; 0x164
 8000936:	4aa7      	ldr	r2, [pc, #668]	; (8000bd4 <_ZN5IOBv3C1Emmm+0x39c>)
 8000938:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800093c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000940:	e883 0003 	stmia.w	r3, {r0, r1}
 8000944:	4aa4      	ldr	r2, [pc, #656]	; (8000bd8 <_ZN5IOBv3C1Emmm+0x3a0>)
 8000946:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800094a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800094e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000952:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000956:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800095a:	2101      	movs	r1, #1
 800095c:	9101      	str	r1, [sp, #4]
 800095e:	2100      	movs	r1, #0
 8000960:	9100      	str	r1, [sp, #0]
 8000962:	2103      	movs	r1, #3
 8000964:	4620      	mov	r0, r4
 8000966:	f000 fcfd 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	f503 74c8 	add.w	r4, r3, #400	; 0x190
 8000970:	4a9a      	ldr	r2, [pc, #616]	; (8000bdc <_ZN5IOBv3C1Emmm+0x3a4>)
 8000972:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000976:	e892 0003 	ldmia.w	r2, {r0, r1}
 800097a:	e883 0003 	stmia.w	r3, {r0, r1}
 800097e:	4a98      	ldr	r2, [pc, #608]	; (8000be0 <_ZN5IOBv3C1Emmm+0x3a8>)
 8000980:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000984:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000988:	e883 0003 	stmia.w	r3, {r0, r1}
 800098c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000990:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8000994:	2101      	movs	r1, #1
 8000996:	9101      	str	r1, [sp, #4]
 8000998:	2100      	movs	r1, #0
 800099a:	9100      	str	r1, [sp, #0]
 800099c:	2104      	movs	r1, #4
 800099e:	4620      	mov	r0, r4
 80009a0:	f000 fce0 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f503 74de 	add.w	r4, r3, #444	; 0x1bc
 80009aa:	4a8e      	ldr	r2, [pc, #568]	; (8000be4 <_ZN5IOBv3C1Emmm+0x3ac>)
 80009ac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80009b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009b4:	e883 0003 	stmia.w	r3, {r0, r1}
 80009b8:	4a8b      	ldr	r2, [pc, #556]	; (8000be8 <_ZN5IOBv3C1Emmm+0x3b0>)
 80009ba:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009c2:	e883 0003 	stmia.w	r3, {r0, r1}
 80009c6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009ca:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80009ce:	2101      	movs	r1, #1
 80009d0:	9101      	str	r1, [sp, #4]
 80009d2:	2100      	movs	r1, #0
 80009d4:	9100      	str	r1, [sp, #0]
 80009d6:	2105      	movs	r1, #5
 80009d8:	4620      	mov	r0, r4
 80009da:	f000 fcc3 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	f503 74f4 	add.w	r4, r3, #488	; 0x1e8
 80009e4:	4a81      	ldr	r2, [pc, #516]	; (8000bec <_ZN5IOBv3C1Emmm+0x3b4>)
 80009e6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80009ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009ee:	e883 0003 	stmia.w	r3, {r0, r1}
 80009f2:	4a7f      	ldr	r2, [pc, #508]	; (8000bf0 <_ZN5IOBv3C1Emmm+0x3b8>)
 80009f4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80009f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009fc:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a00:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000a04:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8000a08:	2101      	movs	r1, #1
 8000a0a:	9101      	str	r1, [sp, #4]
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	9100      	str	r1, [sp, #0]
 8000a10:	2106      	movs	r1, #6
 8000a12:	4620      	mov	r0, r4
 8000a14:	f000 fca6 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f503 7405 	add.w	r4, r3, #532	; 0x214
 8000a1e:	4a75      	ldr	r2, [pc, #468]	; (8000bf4 <_ZN5IOBv3C1Emmm+0x3bc>)
 8000a20:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a28:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a2c:	4b72      	ldr	r3, [pc, #456]	; (8000bf8 <_ZN5IOBv3C1Emmm+0x3c0>)
 8000a2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000a32:	2300      	movs	r3, #0
 8000a34:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
 8000a3e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a42:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8000a46:	2101      	movs	r1, #1
 8000a48:	9101      	str	r1, [sp, #4]
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	9100      	str	r1, [sp, #0]
 8000a4e:	2107      	movs	r1, #7
 8000a50:	4620      	mov	r0, r4
 8000a52:	f000 fc87 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	f503 7410 	add.w	r4, r3, #576	; 0x240
 8000a5c:	4a67      	ldr	r2, [pc, #412]	; (8000bfc <_ZN5IOBv3C1Emmm+0x3c4>)
 8000a5e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000a62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a66:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a6a:	4a65      	ldr	r2, [pc, #404]	; (8000c00 <_ZN5IOBv3C1Emmm+0x3c8>)
 8000a6c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a74:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a78:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a7c:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8000a80:	2101      	movs	r1, #1
 8000a82:	9101      	str	r1, [sp, #4]
 8000a84:	2100      	movs	r1, #0
 8000a86:	9100      	str	r1, [sp, #0]
 8000a88:	2108      	movs	r1, #8
 8000a8a:	4620      	mov	r0, r4
 8000a8c:	f000 fc6a 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	f503 741b 	add.w	r4, r3, #620	; 0x26c
 8000a96:	4a5b      	ldr	r2, [pc, #364]	; (8000c04 <_ZN5IOBv3C1Emmm+0x3cc>)
 8000a98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aa0:	e883 0003 	stmia.w	r3, {r0, r1}
 8000aa4:	4a58      	ldr	r2, [pc, #352]	; (8000c08 <_ZN5IOBv3C1Emmm+0x3d0>)
 8000aa6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000aaa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aae:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ab2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ab6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8000aba:	2101      	movs	r1, #1
 8000abc:	9101      	str	r1, [sp, #4]
 8000abe:	2100      	movs	r1, #0
 8000ac0:	9100      	str	r1, [sp, #0]
 8000ac2:	2109      	movs	r1, #9
 8000ac4:	4620      	mov	r0, r4
 8000ac6:	f000 fc4d 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f503 7426 	add.w	r4, r3, #664	; 0x298
 8000ad0:	4a4e      	ldr	r2, [pc, #312]	; (8000c0c <_ZN5IOBv3C1Emmm+0x3d4>)
 8000ad2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000ad6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ada:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ade:	4a4c      	ldr	r2, [pc, #304]	; (8000c10 <_ZN5IOBv3C1Emmm+0x3d8>)
 8000ae0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000ae4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ae8:	e883 0003 	stmia.w	r3, {r0, r1}
 8000aec:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000af0:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 8000af4:	2101      	movs	r1, #1
 8000af6:	9101      	str	r1, [sp, #4]
 8000af8:	2100      	movs	r1, #0
 8000afa:	9100      	str	r1, [sp, #0]
 8000afc:	210a      	movs	r1, #10
 8000afe:	4620      	mov	r0, r4
 8000b00:	f000 fc30 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f503 7431 	add.w	r4, r3, #708	; 0x2c4
 8000b0a:	4a42      	ldr	r2, [pc, #264]	; (8000c14 <_ZN5IOBv3C1Emmm+0x3dc>)
 8000b0c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000b10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b14:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b18:	4a3f      	ldr	r2, [pc, #252]	; (8000c18 <_ZN5IOBv3C1Emmm+0x3e0>)
 8000b1a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b22:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b26:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b2a:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8000b2e:	2101      	movs	r1, #1
 8000b30:	9101      	str	r1, [sp, #4]
 8000b32:	2101      	movs	r1, #1
 8000b34:	9100      	str	r1, [sp, #0]
 8000b36:	210b      	movs	r1, #11
 8000b38:	4620      	mov	r0, r4
 8000b3a:	f000 fc13 	bl	8001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000b44:	2203      	movs	r2, #3
 8000b46:	f887 20d6 	strb.w	r2, [r7, #214]	; 0xd6
 8000b4a:	223f      	movs	r2, #63	; 0x3f
 8000b4c:	f887 20d7 	strb.w	r2, [r7, #215]	; 0xd7
 8000b50:	f107 02d7 	add.w	r2, r7, #215	; 0xd7
 8000b54:	f107 01d6 	add.w	r1, r7, #214	; 0xd6
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 f9c6 	bl	8000eea <_ZN7SpeakerC1ERK20STRHAL_TIM_TimerId_tRK22STRHAL_TIM_ChannelId_t>
{
	registerChannel(&channel0);
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	33e0      	adds	r3, #224	; 0xe0
 8000b64:	4619      	mov	r1, r3
 8000b66:	4610      	mov	r0, r2
 8000b68:	f001 f8c9 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel1);
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000b74:	4619      	mov	r1, r3
 8000b76:	4610      	mov	r0, r2
 8000b78:	f001 f8c1 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel2);
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000b84:	4619      	mov	r1, r3
 8000b86:	4610      	mov	r0, r2
 8000b88:	f001 f8b9 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel3);
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000b94:	4619      	mov	r1, r3
 8000b96:	4610      	mov	r0, r2
 8000b98:	f001 f8b1 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel4);
 8000b9c:	68fa      	ldr	r2, [r7, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4610      	mov	r0, r2
 8000ba8:	e038      	b.n	8000c1c <_ZN5IOBv3C1Emmm+0x3e4>
 8000baa:	bf00      	nop
 8000bac:	08008f2c 	.word	0x08008f2c
 8000bb0:	08008de0 	.word	0x08008de0
 8000bb4:	08008de8 	.word	0x08008de8
 8000bb8:	08008df0 	.word	0x08008df0
 8000bbc:	08008df8 	.word	0x08008df8
 8000bc0:	08008e00 	.word	0x08008e00
 8000bc4:	08008e08 	.word	0x08008e08
 8000bc8:	08008e10 	.word	0x08008e10
 8000bcc:	08008e18 	.word	0x08008e18
 8000bd0:	08008e20 	.word	0x08008e20
 8000bd4:	08008e28 	.word	0x08008e28
 8000bd8:	08008e30 	.word	0x08008e30
 8000bdc:	08008e38 	.word	0x08008e38
 8000be0:	08008e40 	.word	0x08008e40
 8000be4:	08008e48 	.word	0x08008e48
 8000be8:	08008e50 	.word	0x08008e50
 8000bec:	08008e58 	.word	0x08008e58
 8000bf0:	08008e60 	.word	0x08008e60
 8000bf4:	08008e68 	.word	0x08008e68
 8000bf8:	48000800 	.word	0x48000800
 8000bfc:	08008e70 	.word	0x08008e70
 8000c00:	08008e78 	.word	0x08008e78
 8000c04:	08008e80 	.word	0x08008e80
 8000c08:	08008e88 	.word	0x08008e88
 8000c0c:	08008e90 	.word	0x08008e90
 8000c10:	08008e98 	.word	0x08008e98
 8000c14:	08008ea0 	.word	0x08008ea0
 8000c18:	08008ea8 	.word	0x08008ea8
 8000c1c:	f001 f86f 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel5);
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	f001 f867 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel6);
 8000c30:	68fa      	ldr	r2, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4610      	mov	r0, r2
 8000c3c:	f001 f85f 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel7);
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4610      	mov	r0, r2
 8000c4c:	f001 f857 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel8);
 8000c50:	68fa      	ldr	r2, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4610      	mov	r0, r2
 8000c5c:	f001 f84f 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel9);
 8000c60:	68fa      	ldr	r2, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4610      	mov	r0, r2
 8000c6c:	f001 f847 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel10);
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4610      	mov	r0, r2
 8000c7c:	f001 f83f 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel11);
 8000c80:	68fa      	ldr	r2, [r7, #12]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4610      	mov	r0, r2
 8000c8c:	f001 f837 	bl	8001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>

	registerModule(&flash);
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	f001 f84d 	bl	8001d3a <_ZN14GenericChannel14registerModuleEP14AbstractModule>

}
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	37dc      	adds	r7, #220	; 0xdc
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd90      	pop	{r4, r7, pc}
 8000caa:	bf00      	nop

08000cac <_ZN5IOBv34initEv>:

int IOBv3::init()
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	if (STRHAL_Init(STRHAL_SYSCLK_SRC_EXT, 8000000) != STRHAL_NOICE)
 8000cb4:	4933      	ldr	r1, [pc, #204]	; (8000d84 <_ZN5IOBv34initEv+0xd8>)
 8000cb6:	2002      	movs	r0, #2
 8000cb8:	f003 ff8a 	bl	8004bd0 <STRHAL_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	bf14      	ite	ne
 8000cc2:	2301      	movne	r3, #1
 8000cc4:	2300      	moveq	r3, #0
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d002      	beq.n	8000cd2 <_ZN5IOBv34initEv+0x26>
		return -1;
 8000ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cd0:	e053      	b.n	8000d7a <_ZN5IOBv34initEv+0xce>

	// init status LEDs
	STRHAL_GPIO_SingleInit(&led1, STRHAL_GPIO_TYPE_OPP);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	33c8      	adds	r3, #200	; 0xc8
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f005 fd3d 	bl	8006758 <STRHAL_GPIO_SingleInit>
	STRHAL_GPIO_SingleInit(&led2, STRHAL_GPIO_TYPE_OPP);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	33d0      	adds	r3, #208	; 0xd0
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f005 fd37 	bl	8006758 <STRHAL_GPIO_SingleInit>
	STRHAL_GPIO_SingleInit(&led_debug, STRHAL_GPIO_TYPE_OPP);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	33d8      	adds	r3, #216	; 0xd8
 8000cee:	2100      	movs	r1, #0
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f005 fd31 	bl	8006758 <STRHAL_GPIO_SingleInit>




	// init debug uart
	if (STRHAL_UART_Instance_Init(STRHAL_UART_DEBUG) != 0)
 8000cf6:	2002      	movs	r0, #2
 8000cf8:	f007 fbb2 	bl	8008460 <STRHAL_UART_Instance_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	bf14      	ite	ne
 8000d02:	2301      	movne	r3, #1
 8000d04:	2300      	moveq	r3, #0
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d002      	beq.n	8000d12 <_ZN5IOBv34initEv+0x66>
		return -1;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d10:	e033      	b.n	8000d7a <_ZN5IOBv34initEv+0xce>

	if (can.init(receptor, heartbeatCan, COMMode::STANDARD_COM_MODE) != 0)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 8000d18:	2300      	movs	r3, #0
 8000d1a:	4a1b      	ldr	r2, [pc, #108]	; (8000d88 <_ZN5IOBv34initEv+0xdc>)
 8000d1c:	491b      	ldr	r1, [pc, #108]	; (8000d8c <_ZN5IOBv34initEv+0xe0>)
 8000d1e:	f7ff faeb 	bl	80002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	bf14      	ite	ne
 8000d28:	2301      	movne	r3, #1
 8000d2a:	2300      	moveq	r3, #0
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d002      	beq.n	8000d38 <_ZN5IOBv34initEv+0x8c>
		return -1;
 8000d32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d36:	e020      	b.n	8000d7a <_ZN5IOBv34initEv+0xce>

	if (GenericChannel::init() != 0)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 fcc3 	bl	80016c6 <_ZN14GenericChannel4initEv>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	bf14      	ite	ne
 8000d46:	2301      	movne	r3, #1
 8000d48:	2300      	moveq	r3, #0
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d002      	beq.n	8000d56 <_ZN5IOBv34initEv+0xaa>
		return -1;
 8000d50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d54:	e011      	b.n	8000d7a <_ZN5IOBv34initEv+0xce>

	speaker.init();
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f000 f8d9 	bl	8000f14 <_ZN7Speaker4initEv>
	STRHAL_GPIO_Write(&led_debug, STRHAL_GPIO_VALUE_H);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	33d8      	adds	r3, #216	; 0xd8
 8000d66:	2101      	movs	r1, #1
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f005 fd51 	bl	8006810 <STRHAL_GPIO_Write>

	STRHAL_UART_Debug_Write_Blocking("Started\n", 8, 50);
 8000d6e:	2232      	movs	r2, #50	; 0x32
 8000d70:	2108      	movs	r1, #8
 8000d72:	4807      	ldr	r0, [pc, #28]	; (8000d90 <_ZN5IOBv34initEv+0xe4>)
 8000d74:	f007 fcbd 	bl	80086f2 <STRHAL_UART_Debug_Write_Blocking>


	return 0;
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	007a1200 	.word	0x007a1200
 8000d88:	08001f3d 	.word	0x08001f3d
 8000d8c:	08001d9d 	.word	0x08001d9d
 8000d90:	08008eb0 	.word	0x08008eb0

08000d94 <_ZN5IOBv34execEv>:

int IOBv3::exec()
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	//STRHAL_OPAMP_Run();
	STRHAL_ADC_Run();
 8000d9c:	f004 fdfa 	bl	8005994 <STRHAL_ADC_Run>
	STRHAL_QSPI_Run();
 8000da0:	f005 ff78 	bl	8006c94 <STRHAL_QSPI_Run>

	if (can.exec() != 0)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	3304      	adds	r3, #4
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4610      	mov	r0, r2
 8000db8:	4798      	blx	r3
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	bf14      	ite	ne
 8000dc0:	2301      	movne	r3, #1
 8000dc2:	2300      	moveq	r3, #0
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d002      	beq.n	8000dd0 <_ZN5IOBv34execEv+0x3c>
		return -1;
 8000dca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dce:	e01b      	b.n	8000e08 <_ZN5IOBv34execEv+0x74>

	STRHAL_UART_Debug_Write_Blocking("RUNNING\n", 8, 50);
 8000dd0:	2232      	movs	r2, #50	; 0x32
 8000dd2:	2108      	movs	r1, #8
 8000dd4:	480e      	ldr	r0, [pc, #56]	; (8000e10 <_ZN5IOBv34execEv+0x7c>)
 8000dd6:	f007 fc8c 	bl	80086f2 <STRHAL_UART_Debug_Write_Blocking>

	speaker.beep(3, 300, 200);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8000de0:	23c8      	movs	r3, #200	; 0xc8
 8000de2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000de6:	2103      	movs	r1, #3
 8000de8:	f000 f8d0 	bl	8000f8c <_ZN7Speaker4beepEhtt>

	while (1)
	{
		if (GenericChannel::exec() != 0)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 fcc1 	bl	8001776 <_ZN14GenericChannel4execEv>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	bf14      	ite	ne
 8000dfa:	2301      	movne	r3, #1
 8000dfc:	2300      	moveq	r3, #0
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0f3      	beq.n	8000dec <_ZN5IOBv34execEv+0x58>
			return -1;
 8000e04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}

	speaker.beep(6, 100, 100);

	return 0;
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	08008ebc 	.word	0x08008ebc

08000e14 <_ZN5IOBv3D1Ev>:
#include <Can.h>
#include <Speaker.h>

#include <STRHAL.h>

class IOBv3: public GenericChannel
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	4a29      	ldr	r2, [pc, #164]	; (8000ec4 <_ZN5IOBv3D1Ev+0xb0>)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fce3 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fcdd 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fcd7 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fcd1 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fccb 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff fcc5 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff fcbf 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fcb9 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fcb3 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fcad 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fca7 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	33e0      	adds	r3, #224	; 0xe0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fca2 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fc7c 	bl	80007b0 <_ZN14GenericChannelD1Ev>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	08008f2c 	.word	0x08008f2c

08000ec8 <_ZN5IOBv3D0Ev>:
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ff9f 	bl	8000e14 <_ZN5IOBv3D1Ev>
 8000ed6:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f007 fe5c 	bl	8008b98 <_ZdlPvj>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <_ZN7SpeakerC1ERK20STRHAL_TIM_TimerId_tRK22STRHAL_TIM_ChannelId_t>:
#include "../Inc/Speaker.h"

Speaker::Speaker(const STRHAL_TIM_TimerId_t &pwmTimer, const STRHAL_TIM_ChannelId_t &control) :
 8000eea:	b480      	push	{r7}
 8000eec:	b085      	sub	sp, #20
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	60f8      	str	r0, [r7, #12]
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
		pwmTimer(pwmTimer), ctrlChannelId(control)
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	781a      	ldrb	r2, [r3, #0]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	701a      	strb	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	781a      	ldrb	r2, [r3, #0]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	705a      	strb	r2, [r3, #1]
{
}
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <_ZN7Speaker4initEv>:

int Speaker::init()
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	if (STRHAL_TIM_PWM_Init(pwmTimer, PWM_PSC, PWM_RES) < 0)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000f24:	2158      	movs	r1, #88	; 0x58
 8000f26:	4618      	mov	r0, r3
 8000f28:	f006 fbfe 	bl	8007728 <STRHAL_TIM_PWM_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	0fdb      	lsrs	r3, r3, #31
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d002      	beq.n	8000f3c <_ZN7Speaker4initEv+0x28>
		return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f3a:	e023      	b.n	8000f84 <_ZN7Speaker4initEv+0x70>

	if (STRHAL_TIM_PWM_AddChannel(&pwmChannel, ctrlChannelId, STRHAL_TIM_PWM_CHANNELTYPE_SO) < 0)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	1c98      	adds	r0, r3, #2
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	785b      	ldrb	r3, [r3, #1]
 8000f44:	2200      	movs	r2, #0
 8000f46:	4619      	mov	r1, r3
 8000f48:	f006 fc80 	bl	800784c <STRHAL_TIM_PWM_AddChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	0fdb      	lsrs	r3, r3, #31
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d002      	beq.n	8000f5c <_ZN7Speaker4initEv+0x48>
		return -1;
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f5a:	e013      	b.n	8000f84 <_ZN7Speaker4initEv+0x70>

	if (STRHAL_TIM_PWM_SetDuty(&pwmChannel, 1800) != 1800)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3302      	adds	r3, #2
 8000f60:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8000f64:	4618      	mov	r0, r3
 8000f66:	f006 fce7 	bl	8007938 <STRHAL_TIM_PWM_SetDuty>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000f70:	bf14      	ite	ne
 8000f72:	2301      	movne	r3, #1
 8000f74:	2300      	moveq	r3, #0
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d002      	beq.n	8000f82 <_ZN7Speaker4initEv+0x6e>
	{
		return -1;
 8000f7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f80:	e000      	b.n	8000f84 <_ZN7Speaker4initEv+0x70>
	}

	return 0;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <_ZN7Speaker4beepEhtt>:
{
	STRHAL_TIM_PWM_Enable(&pwmChannel, ena);
}

void Speaker::beep(uint8_t n, uint16_t tot1, uint16_t tot2)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	4608      	mov	r0, r1
 8000f96:	4611      	mov	r1, r2
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	72fb      	strb	r3, [r7, #11]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	813b      	strh	r3, [r7, #8]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i < n; i++)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	7afb      	ldrb	r3, [r7, #11]
 8000fac:	697a      	ldr	r2, [r7, #20]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	da17      	bge.n	8000fe2 <_ZN7Speaker4beepEhtt+0x56>
	{
		STRHAL_TIM_PWM_Enable(&pwmChannel, true);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f006 fce9 	bl	8007990 <STRHAL_TIM_PWM_Enable>
		LL_mDelay(tot1);
 8000fbe:	893b      	ldrh	r3, [r7, #8]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f003 fb4b 	bl	800465c <LL_mDelay>
		STRHAL_TIM_PWM_Enable(&pwmChannel, false);
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	3302      	adds	r3, #2
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fcdf 	bl	8007990 <STRHAL_TIM_PWM_Enable>
		LL_mDelay(tot2);
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f003 fb41 	bl	800465c <LL_mDelay>
	for (int i = 0; i < n; i++)
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	e7e3      	b.n	8000faa <_ZN7Speaker4beepEhtt+0x1e>
	}
}
 8000fe2:	bf00      	nop
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
	...

08000fec <main>:
#include "RCU.h"
#include "LCB.h"
#include "git_version.h"

int main(void)
{
 8000fec:	b590      	push	{r4, r7, lr}
 8000fee:	f5ad 7d3f 	sub.w	sp, sp, #764	; 0x2fc
 8000ff2:	af00      	add	r7, sp, #0

	STRHAL_UART_Debug_Write_Blocking("IOB STARTED\n", 12, 50);
	iob.exec();
#elif defined(IOBv3_BOARD)
#ifdef UART_DEBUG
	IOBv3 iob(10,GIT_COMMIT_HASH_VALUE,100); // TODO disregard node ID and read dipswitches in IOB/LCB class
 8000ff4:	1d38      	adds	r0, r7, #4
 8000ff6:	2364      	movs	r3, #100	; 0x64
 8000ff8:	4a13      	ldr	r2, [pc, #76]	; (8001048 <main+0x5c>)
 8000ffa:	210a      	movs	r1, #10
 8000ffc:	f7ff fc1c 	bl	8000838 <_ZN5IOBv3C1Emmm>
#else
	IOBv3 iob(10,GIT_COMMIT_HASH_VALUE,1000); // TODO disregard node ID and read dipswitches in IOB/LCB class
#endif
	if(iob.init() != 0)
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fe52 	bl	8000cac <_ZN5IOBv34initEv>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	bf14      	ite	ne
 800100e:	2301      	movne	r3, #1
 8001010:	2300      	moveq	r3, #0
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	d006      	beq.n	8001026 <main+0x3a>
			return -1;
 8001018:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	IOBv3 iob(10,GIT_COMMIT_HASH_VALUE,100); // TODO disregard node ID and read dipswitches in IOB/LCB class
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fef8 	bl	8000e14 <_ZN5IOBv3D1Ev>
 8001024:	e009      	b.n	800103a <main+0x4e>

	STRHAL_UART_Debug_Write_Blocking("IOB STARTED\n", 12, 50);
 8001026:	2232      	movs	r2, #50	; 0x32
 8001028:	210c      	movs	r1, #12
 800102a:	4808      	ldr	r0, [pc, #32]	; (800104c <main+0x60>)
 800102c:	f007 fb61 	bl	80086f2 <STRHAL_UART_Debug_Write_Blocking>
	iob.exec();
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff feae 	bl	8000d94 <_ZN5IOBv34execEv>

	STRHAL_UART_Debug_Write_Blocking("LCB STARTED\n", 12, 50);
	lcb.exec();
#endif

	while (1);
 8001038:	e7fe      	b.n	8001038 <main+0x4c>
 800103a:	4623      	mov	r3, r4
}
 800103c:	4618      	mov	r0, r3
 800103e:	f507 773f 	add.w	r7, r7, #764	; 0x2fc
 8001042:	46bd      	mov	sp, r7
 8001044:	bd90      	pop	{r4, r7, pc}
 8001046:	bf00      	nop
 8001048:	1fa16855 	.word	0x1fa16855
 800104c:	08008ec8 	.word	0x08008ec8

08001050 <STRHAL_OofHandler>:

void STRHAL_OofHandler(STRHAL_Oof_t oof, char *msg)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	6039      	str	r1, [r7, #0]
 800105a:	71fb      	strb	r3, [r7, #7]
	do
	{
	} while (0);
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <NMI_Handler>:
#include "stm32g4xx_it.h"
#include <STRHAL.h>

void NMI_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOD, (1 << 1));
 8001098:	2102      	movs	r1, #2
 800109a:	4802      	ldr	r0, [pc, #8]	; (80010a4 <HardFault_Handler+0x10>)
 800109c:	f7ff ffe4 	bl	8001068 <LL_GPIO_ResetOutputPin>
	while (1)
 80010a0:	e7fe      	b.n	80010a0 <HardFault_Handler+0xc>
 80010a2:	bf00      	nop
 80010a4:	48000c00 	.word	0x48000c00

080010a8 <MemManage_Handler>:
	{
	}
}

void MemManage_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	while (1)
 80010ac:	e7fe      	b.n	80010ac <MemManage_Handler+0x4>

080010ae <BusFault_Handler>:
	{
	}
}

void BusFault_Handler(void)
{
 80010ae:	b480      	push	{r7}
 80010b0:	af00      	add	r7, sp, #0
	while (1)
 80010b2:	e7fe      	b.n	80010b2 <BusFault_Handler+0x4>

080010b4 <UsageFault_Handler>:
	{
	}
}

void UsageFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	while (1)
 80010b8:	e7fe      	b.n	80010b8 <UsageFault_Handler+0x4>

080010ba <SVC_Handler>:
	{
	}
}

void SVC_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
}
 80010be:	bf00      	nop
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	return 1;
 80010e8:	2301      	movs	r3, #1
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <_kill>:

int _kill(int pid, int sig)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80010fe:	f007 fd79 	bl	8008bf4 <__errno>
 8001102:	4603      	mov	r3, r0
 8001104:	2216      	movs	r2, #22
 8001106:	601a      	str	r2, [r3, #0]
	return -1;
 8001108:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <_exit>:

void _exit(int status)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800111c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ffe7 	bl	80010f4 <_kill>
	while (1)
 8001126:	e7fe      	b.n	8001126 <_exit+0x12>

08001128 <SystemInit>:
 * @param  None
 * @retval None
 */

void SystemInit(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <SystemInit+0x28>)
 800112e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001132:	4a07      	ldr	r2, [pc, #28]	; (8001150 <SystemInit+0x28>)
 8001134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001138:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800113c:	4b04      	ldr	r3, [pc, #16]	; (8001150 <SystemInit+0x28>)
 800113e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001142:	609a      	str	r2, [r3, #8]
#endif
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>:
#include "../Inc/Channels/AbstractChannel.h"

#include <cstring>

AbstractChannel::AbstractChannel(CHANNEL_TYPE type, uint8_t id, uint32_t refreshDivider) :
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	460b      	mov	r3, r1
 8001160:	72fb      	strb	r3, [r7, #11]
 8001162:	4613      	mov	r3, r2
 8001164:	72bb      	strb	r3, [r7, #10]
		refreshDivider(refreshDivider), refreshCounter(0), channelType(type), channelId(id), channelStatus(CHANNEL_STATUS_NOICE)
 8001166:	4a0c      	ldr	r2, [pc, #48]	; (8001198 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm+0x44>)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	7afa      	ldrb	r2, [r7, #11]
 800117c:	731a      	strb	r2, [r3, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	7aba      	ldrb	r2, [r7, #10]
 8001182:	735a      	strb	r2, [r3, #13]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2200      	movs	r2, #0
 8001188:	739a      	strb	r2, [r3, #14]
{

}
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4618      	mov	r0, r3
 800118e:	3714      	adds	r7, #20
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	08008f70 	.word	0x08008f70

0800119c <_ZNK15AbstractChannel14getChannelTypeEv>:

CHANNEL_TYPE AbstractChannel::getChannelType() const
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	return channelType;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	7b1b      	ldrb	r3, [r3, #12]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <_ZNK15AbstractChannel16getChannelStatusEv>:

CHANNEL_STATUS AbstractChannel::getChannelStatus() const
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	return channelStatus;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	7b9b      	ldrb	r3, [r3, #14]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <_ZNK15AbstractChannel12getChannelIdEv>:

uint8_t AbstractChannel::getChannelId() const
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	return channelId;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	7b5b      	ldrb	r3, [r3, #13]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <_ZNK15AbstractChannel11IsChannelIdEh>:
{
	return type == channelType;
}

bool AbstractChannel::IsChannelId(uint8_t id) const
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
	return channelId == id;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	7b5b      	ldrb	r3, [r3, #13]
 80011f4:	78fa      	ldrb	r2, [r7, #3]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	bf0c      	ite	eq
 80011fa:	2301      	moveq	r3, #1
 80011fc:	2300      	movne	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
}
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <_ZN15AbstractChannel11IsRefreshedEv>:

bool AbstractChannel::IsRefreshed()
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	if (refreshDivider == 0)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <_ZN15AbstractChannel11IsRefreshedEv+0x14>
		return false;
 800121c:	2300      	movs	r3, #0
 800121e:	e010      	b.n	8001242 <_ZN15AbstractChannel11IsRefreshedEv+0x36>
	refreshCounter++;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	1c5a      	adds	r2, r3, #1
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	609a      	str	r2, [r3, #8]
	if (refreshCounter != refreshDivider)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689a      	ldr	r2, [r3, #8]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	429a      	cmp	r2, r3
 8001234:	d001      	beq.n	800123a <_ZN15AbstractChannel11IsRefreshedEv+0x2e>
		return false;
 8001236:	2300      	movs	r3, #0
 8001238:	e003      	b.n	8001242 <_ZN15AbstractChannel11IsRefreshedEv+0x36>

	refreshCounter = 0;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
	return true;
 8001240:	2301      	movs	r3, #1
}
 8001242:	4618      	mov	r0, r3
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <_ZN15AbstractChannel14processMessageEhPhRh>:

int AbstractChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	460b      	mov	r3, r1
 800125e:	72fb      	strb	r3, [r7, #11]
	SetMsg_t *setMsg;
	setMsg = (SetMsg_t*) returnData;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	61fb      	str	r3, [r7, #28]
	int32_t temp = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
	int status = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	61bb      	str	r3, [r7, #24]
	switch (commandId)
 800126c:	7afb      	ldrb	r3, [r7, #11]
 800126e:	2b06      	cmp	r3, #6
 8001270:	d862      	bhi.n	8001338 <_ZN15AbstractChannel14processMessageEhPhRh+0xe8>
 8001272:	a201      	add	r2, pc, #4	; (adr r2, 8001278 <_ZN15AbstractChannel14processMessageEhPhRh+0x28>)
 8001274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001278:	080012c3 	.word	0x080012c3
 800127c:	08001339 	.word	0x08001339
 8001280:	0800132f 	.word	0x0800132f
 8001284:	08001339 	.word	0x08001339
 8001288:	080012d3 	.word	0x080012d3
 800128c:	08001339 	.word	0x08001339
 8001290:	08001295 	.word	0x08001295
	{
		case COMMON_REQ_GET_VARIABLE:
			status = getVariable(setMsg->variable_id, temp);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	3320      	adds	r3, #32
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	69fa      	ldr	r2, [r7, #28]
 800129e:	7811      	ldrb	r1, [r2, #0]
 80012a0:	f107 0214 	add.w	r2, r7, #20
 80012a4:	68f8      	ldr	r0, [r7, #12]
 80012a6:	4798      	blx	r3
 80012a8:	61b8      	str	r0, [r7, #24]
			setMsg->value = temp;
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	f8c3 2001 	str.w	r2, [r3, #1]
			n += sizeof(SetMsg_t);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	3305      	adds	r3, #5
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	701a      	strb	r2, [r3, #0]
			return status;
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	e03c      	b.n	800133c <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_RESET_SETTINGS:
			return reset();
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	330c      	adds	r3, #12
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	4798      	blx	r3
 80012ce:	4603      	mov	r3, r0
 80012d0:	e034      	b.n	800133c <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_SET_VARIABLE:
			if (setVariable(setMsg->variable_id, setMsg->value) == -1)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	331c      	adds	r3, #28
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	69fa      	ldr	r2, [r7, #28]
 80012dc:	7811      	ldrb	r1, [r2, #0]
 80012de:	69fa      	ldr	r2, [r7, #28]
 80012e0:	f8d2 2001 	ldr.w	r2, [r2, #1]
 80012e4:	68f8      	ldr	r0, [r7, #12]
 80012e6:	4798      	blx	r3
 80012e8:	4603      	mov	r3, r0
 80012ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012ee:	bf0c      	ite	eq
 80012f0:	2301      	moveq	r3, #1
 80012f2:	2300      	movne	r3, #0
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <_ZN15AbstractChannel14processMessageEhPhRh+0xb0>
				return -1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012fe:	e01d      	b.n	800133c <_ZN15AbstractChannel14processMessageEhPhRh+0xec>
			status = getVariable(setMsg->variable_id, temp);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	3320      	adds	r3, #32
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	69fa      	ldr	r2, [r7, #28]
 800130a:	7811      	ldrb	r1, [r2, #0]
 800130c:	f107 0214 	add.w	r2, r7, #20
 8001310:	68f8      	ldr	r0, [r7, #12]
 8001312:	4798      	blx	r3
 8001314:	61b8      	str	r0, [r7, #24]
			setMsg->value = temp;
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	f8c3 2001 	str.w	r2, [r3, #1]
			n += sizeof(SetMsg_t);
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	3305      	adds	r3, #5
 8001324:	b2da      	uxtb	r2, r3
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	701a      	strb	r2, [r3, #0]
			return status;
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	e006      	b.n	800133c <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_STATUS:
			return getChannelStatus();
 800132e:	68f8      	ldr	r0, [r7, #12]
 8001330:	f7ff ff40 	bl	80011b4 <_ZNK15AbstractChannel16getChannelStatusEv>
 8001334:	4603      	mov	r3, r0
 8001336:	e001      	b.n	800133c <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		default:
			return -1;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 800133c:	4618      	mov	r0, r3
 800133e:	3720      	adds	r7, #32
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <_ZN15AbstractChannelD1Ev>:

AbstractChannel::~AbstractChannel()
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	4a04      	ldr	r2, [pc, #16]	; (8001360 <_ZN15AbstractChannelD1Ev+0x1c>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	601a      	str	r2, [r3, #0]
{
}
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4618      	mov	r0, r3
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	08008f70 	.word	0x08008f70

08001364 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>:
#include <Channels/DigitalOutChannel.h>

DigitalOutChannel::DigitalOutChannel(uint8_t id, const STRHAL_ADC_Channel_t &adcChannel, const STRHAL_GPIO_t &cntrlPin, STRHAL_ADC_InType_t adcInType, uint32_t refreshDivider) :
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	460b      	mov	r3, r1
 8001372:	72fb      	strb	r3, [r7, #11]
		AbstractChannel(CHANNEL_TYPE_DIGITAL_OUT, id, refreshDivider), adcChannel(adcChannel), cntrlPin(cntrlPin), adcInType(adcInType), hasFeedback(true)
 8001374:	68f8      	ldr	r0, [r7, #12]
 8001376:	7afa      	ldrb	r2, [r7, #11]
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	2107      	movs	r1, #7
 800137c:	f7ff feea 	bl	8001154 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 8001380:	4a10      	ldr	r2, [pc, #64]	; (80013c4 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm+0x60>)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	3314      	adds	r3, #20
 800138c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001390:	e883 0003 	stmia.w	r3, {r0, r1}
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	3320      	adds	r3, #32
 80013a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	7e3a      	ldrb	r2, [r7, #24]
 80013ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2201      	movs	r2, #1
 80013b4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
{
}
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	08008f9c 	.word	0x08008f9c

080013c8 <_ZN17DigitalOutChannel4initEv>:
		AbstractChannel(CHANNEL_TYPE_DIGITAL_OUT, id, refreshDivider), cntrlPin(cntrlPin)
{
}

int DigitalOutChannel::init()
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	STRHAL_GPIO_SingleInit(&cntrlPin, STRHAL_GPIO_TYPE_OPP);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3320      	adds	r3, #32
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f005 f9be 	bl	8006758 <STRHAL_GPIO_SingleInit>
	if (hasFeedback)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d013      	beq.n	800140e <_ZN17DigitalOutChannel4initEv+0x46>
	{
		adcMeasurement = STRHAL_ADC_SubscribeChannel(&adcChannel, adcInType);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f103 0214 	add.w	r2, r3, #20
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80013f2:	4619      	mov	r1, r3
 80013f4:	4610      	mov	r0, r2
 80013f6:	f004 f94f 	bl	8005698 <STRHAL_ADC_SubscribeChannel>
 80013fa:	4602      	mov	r2, r0
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	61da      	str	r2, [r3, #28]

		if (adcMeasurement == nullptr)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d102      	bne.n	800140e <_ZN17DigitalOutChannel4initEv+0x46>
			return -1;
 8001408:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800140c:	e000      	b.n	8001410 <_ZN17DigitalOutChannel4initEv+0x48>
	}

	return 0;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <_ZN17DigitalOutChannel4execEv>:

int DigitalOutChannel::exec()
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	return 0;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <_ZN17DigitalOutChannel5resetEv>:

int DigitalOutChannel::reset()
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
	return 0;
 8001436:	2300      	movs	r3, #0
}
 8001438:	4618      	mov	r0, r3
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <_ZN17DigitalOutChannel14processMessageEhPhRh>:

int DigitalOutChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	460b      	mov	r3, r1
 8001452:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
	{
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 8001454:	68f8      	ldr	r0, [r7, #12]
 8001456:	7af9      	ldrb	r1, [r7, #11]
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	f7ff fef8 	bl	8001250 <_ZN15AbstractChannel14processMessageEhPhRh>
 8001460:	4603      	mov	r3, r0
	}
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <_ZN17DigitalOutChannel13getSensorDataEPhRh>:

int DigitalOutChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 800146a:	b480      	push	{r7}
 800146c:	b087      	sub	sp, #28
 800146e:	af00      	add	r7, sp, #0
 8001470:	60f8      	str	r0, [r7, #12]
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
	uint16_t *out = (uint16_t*) (data + n);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	4413      	add	r3, r2
 8001480:	617b      	str	r3, [r7, #20]
	*out = (hasFeedback) ? (*adcMeasurement << 4) : 0; // shift to 16bit full scale, if no feedback is present return 0
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001488:	2b00      	cmp	r3, #0
 800148a:	d006      	beq.n	800149a <_ZN17DigitalOutChannel13getSensorDataEPhRh+0x30>
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	b29b      	uxth	r3, r3
 8001494:	011b      	lsls	r3, r3, #4
 8001496:	b29a      	uxth	r2, r3
 8001498:	e000      	b.n	800149c <_ZN17DigitalOutChannel13getSensorDataEPhRh+0x32>
 800149a:	2200      	movs	r2, #0
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	801a      	strh	r2, [r3, #0]

	n += DIGITAL_OUT_DATA_N_BYTES;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	3302      	adds	r3, #2
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	701a      	strb	r2, [r3, #0]
	return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	371c      	adds	r7, #28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <_ZN17DigitalOutChannel11setVariableEhl>:

int DigitalOutChannel::setVariable(uint8_t variableId, int32_t data)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	460b      	mov	r3, r1
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 80014ca:	7afb      	ldrb	r3, [r7, #11]
 80014cc:	2b04      	cmp	r3, #4
 80014ce:	d833      	bhi.n	8001538 <_ZN17DigitalOutChannel11setVariableEhl+0x7c>
 80014d0:	a201      	add	r2, pc, #4	; (adr r2, 80014d8 <_ZN17DigitalOutChannel11setVariableEhl+0x1c>)
 80014d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d6:	bf00      	nop
 80014d8:	080014ed 	.word	0x080014ed
 80014dc:	08001511 	.word	0x08001511
 80014e0:	0800151d 	.word	0x0800151d
 80014e4:	08001539 	.word	0x08001539
 80014e8:	08001529 	.word	0x08001529
	{
		case DIGITAL_OUT_STATE:
			if (setState(data) != 0)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4619      	mov	r1, r3
 80014f0:	68f8      	ldr	r0, [r7, #12]
 80014f2:	f000 f876 	bl	80015e2 <_ZN17DigitalOutChannel8setStateEm>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bf14      	ite	ne
 80014fc:	2301      	movne	r3, #1
 80014fe:	2300      	moveq	r3, #0
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d002      	beq.n	800150c <_ZN17DigitalOutChannel11setVariableEhl+0x50>
				return -1;
 8001506:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800150a:	e017      	b.n	800153c <_ZN17DigitalOutChannel11setVariableEhl+0x80>
			return 0;
 800150c:	2300      	movs	r3, #0
 800150e:	e015      	b.n	800153c <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_DUTY_CYCLE:
			dutyCycle = data;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	b29a      	uxth	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	821a      	strh	r2, [r3, #16]
			return 0;
 8001518:	2300      	movs	r3, #0
 800151a:	e00f      	b.n	800153c <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_FREQUENCY:
			frequency = data;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	b29a      	uxth	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	825a      	strh	r2, [r3, #18]
			return 0;
 8001524:	2300      	movs	r3, #0
 8001526:	e009      	b.n	800153c <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_SENSOR_REFRESH_DIVIDER:
			refreshDivider = data;
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
			return 0;
 8001534:	2300      	movs	r3, #0
 8001536:	e001      	b.n	800153c <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		default:
			return -1;
 8001538:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 800153c:	4618      	mov	r0, r3
 800153e:	3710      	adds	r7, #16
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <_ZNK17DigitalOutChannel11getVariableEhRl>:

int DigitalOutChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	460b      	mov	r3, r1
 800154e:	607a      	str	r2, [r7, #4]
 8001550:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8001552:	7afb      	ldrb	r3, [r7, #11]
 8001554:	2b04      	cmp	r3, #4
 8001556:	d82b      	bhi.n	80015b0 <_ZNK17DigitalOutChannel11getVariableEhRl+0x6c>
 8001558:	a201      	add	r2, pc, #4	; (adr r2, 8001560 <_ZNK17DigitalOutChannel11getVariableEhRl+0x1c>)
 800155a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155e:	bf00      	nop
 8001560:	08001575 	.word	0x08001575
 8001564:	08001587 	.word	0x08001587
 8001568:	08001595 	.word	0x08001595
 800156c:	080015b1 	.word	0x080015b1
 8001570:	080015a3 	.word	0x080015a3
	{
		case DIGITAL_OUT_STATE:
			data = getState();
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f000 f821 	bl	80015bc <_ZNK17DigitalOutChannel8getStateEv>
 800157a:	4603      	mov	r3, r0
 800157c:	461a      	mov	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	601a      	str	r2, [r3, #0]
			return 0;
 8001582:	2300      	movs	r3, #0
 8001584:	e016      	b.n	80015b4 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_DUTY_CYCLE:
			data = dutyCycle;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	8a1b      	ldrh	r3, [r3, #16]
 800158a:	461a      	mov	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	601a      	str	r2, [r3, #0]
			return 0;
 8001590:	2300      	movs	r3, #0
 8001592:	e00f      	b.n	80015b4 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_FREQUENCY:
			data = frequency;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	8a5b      	ldrh	r3, [r3, #18]
 8001598:	461a      	mov	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	601a      	str	r2, [r3, #0]
			return 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	e008      	b.n	80015b4 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_SENSOR_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	461a      	mov	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	601a      	str	r2, [r3, #0]
			return 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	e001      	b.n	80015b4 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		default:
			return -1;
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3710      	adds	r7, #16
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <_ZNK17DigitalOutChannel8getStateEv>:

uint32_t DigitalOutChannel::getState() const
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	return (STRHAL_GPIO_ReadOutput(&cntrlPin) == STRHAL_GPIO_VALUE_L) ? 0UL : 1UL;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3320      	adds	r3, #32
 80015c8:	4618      	mov	r0, r3
 80015ca:	f005 f94a 	bl	8006862 <STRHAL_GPIO_ReadOutput>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	bf14      	ite	ne
 80015d4:	2301      	movne	r3, #1
 80015d6:	2300      	moveq	r3, #0
 80015d8:	b2db      	uxtb	r3, r3
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <_ZN17DigitalOutChannel8setStateEm>:

int DigitalOutChannel::setState(uint32_t state)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	if (state == 0)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d106      	bne.n	8001600 <_ZN17DigitalOutChannel8setStateEm+0x1e>
	{
		STRHAL_GPIO_Write(&cntrlPin, STRHAL_GPIO_VALUE_L);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	3320      	adds	r3, #32
 80015f6:	2100      	movs	r1, #0
 80015f8:	4618      	mov	r0, r3
 80015fa:	f005 f909 	bl	8006810 <STRHAL_GPIO_Write>
 80015fe:	e005      	b.n	800160c <_ZN17DigitalOutChannel8setStateEm+0x2a>
	}
	else
	{
		STRHAL_GPIO_Write(&cntrlPin, STRHAL_GPIO_VALUE_H);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3320      	adds	r3, #32
 8001604:	2101      	movs	r1, #1
 8001606:	4618      	mov	r0, r3
 8001608:	f005 f902 	bl	8006810 <STRHAL_GPIO_Write>
	}
	return 0;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <_ZN14GenericChannelC1Emmm>:
#include <git_version.h>

GenericChannel* GenericChannel::gcPtr = nullptr; // necessary for static callbacks
bool GenericChannel::loraActive = false;

GenericChannel::GenericChannel(uint32_t nodeId, uint32_t firmwareVersion, uint32_t refreshDivider) :
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	603b      	str	r3, [r7, #0]
		AbstractChannel(CHANNEL_TYPE_NODE_GENERIC, GENERIC_CHANNEL_ID, refreshDivider), can(Can::instance(nodeId)), flash(W25Qxx_Flash::instance()), nodeId(nodeId), firmwareVersion(GIT_COMMIT_HASH_VALUE)
 8001626:	68f8      	ldr	r0, [r7, #12]
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	223f      	movs	r2, #63	; 0x3f
 800162c:	2101      	movs	r1, #1
 800162e:	f7ff fd91 	bl	8001154 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 8001632:	4a1b      	ldr	r2, [pc, #108]	; (80016a0 <_ZN14GenericChannelC1Emmm+0x88>)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3310      	adds	r3, #16
 800163c:	2280      	movs	r2, #128	; 0x80
 800163e:	2100      	movs	r1, #0
 8001640:	4618      	mov	r0, r3
 8001642:	f007 fb17 	bl	8008c74 <memset>
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	3390      	adds	r3, #144	; 0x90
 800164a:	2220      	movs	r2, #32
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f007 fb10 	bl	8008c74 <memset>
 8001654:	68b8      	ldr	r0, [r7, #8]
 8001656:	f7fe fe07 	bl	8000268 <_ZN3Can8instanceEm>
 800165a:	4602      	mov	r2, r0
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001662:	f000 fd69 	bl	8002138 <_ZN12W25Qxx_Flash8instanceEv>
 8001666:	4602      	mov	r2, r0
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4a0a      	ldr	r2, [pc, #40]	; (80016a4 <_ZN14GenericChannelC1Emmm+0x8c>)
 800167a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
{
	gcPtr = this;
 800168e:	4a06      	ldr	r2, [pc, #24]	; (80016a8 <_ZN14GenericChannelC1Emmm+0x90>)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6013      	str	r3, [r2, #0]
}
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	08008fc8 	.word	0x08008fc8
 80016a4:	1fa16855 	.word	0x1fa16855
 80016a8:	20000818 	.word	0x20000818

080016ac <_ZNK14GenericChannel9getNodeIdEv>:

uint32_t GenericChannel::getNodeId() const
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	return nodeId;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <_ZN14GenericChannel4initEv>:

int GenericChannel::init()
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b08a      	sub	sp, #40	; 0x28
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
	for (AbstractModule *module : modules)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3390      	adds	r3, #144	; 0x90
 80016d2:	61fb      	str	r3, [r7, #28]
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	3320      	adds	r3, #32
 80016dc:	61bb      	str	r3, [r7, #24]
 80016de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d01a      	beq.n	800171c <_ZN14GenericChannel4initEv+0x56>
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	617b      	str	r3, [r7, #20]
	{
		if (module == nullptr)
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00f      	beq.n	8001712 <_ZN14GenericChannel4initEv+0x4c>
			continue;
		if (module->init() != 0)
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6978      	ldr	r0, [r7, #20]
 80016fa:	4798      	blx	r3
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	bf14      	ite	ne
 8001702:	2301      	movne	r3, #1
 8001704:	2300      	moveq	r3, #0
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b00      	cmp	r3, #0
 800170a:	d003      	beq.n	8001714 <_ZN14GenericChannel4initEv+0x4e>
			return -1;
 800170c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001710:	e02d      	b.n	800176e <_ZN14GenericChannel4initEv+0xa8>
			continue;
 8001712:	bf00      	nop
	for (AbstractModule *module : modules)
 8001714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001716:	3304      	adds	r3, #4
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
 800171a:	e7e0      	b.n	80016de <_ZN14GenericChannel4initEv+0x18>
	}

	for (AbstractChannel *channel : channels)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3310      	adds	r3, #16
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	623b      	str	r3, [r7, #32]
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	3380      	adds	r3, #128	; 0x80
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	6a3a      	ldr	r2, [r7, #32]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	429a      	cmp	r2, r3
 8001732:	d01b      	beq.n	800176c <_ZN14GenericChannel4initEv+0xa6>
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60bb      	str	r3, [r7, #8]
	{
		if (channel == nullptr)
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d010      	beq.n	8001762 <_ZN14GenericChannel4initEv+0x9c>
			continue;
		if (channel->init() != 0)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	3308      	adds	r3, #8
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68b8      	ldr	r0, [r7, #8]
 800174a:	4798      	blx	r3
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	bf14      	ite	ne
 8001752:	2301      	movne	r3, #1
 8001754:	2300      	moveq	r3, #0
 8001756:	b2db      	uxtb	r3, r3
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <_ZN14GenericChannel4initEv+0x9e>
		{
			return -1;
 800175c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001760:	e005      	b.n	800176e <_ZN14GenericChannel4initEv+0xa8>
			continue;
 8001762:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001764:	6a3b      	ldr	r3, [r7, #32]
 8001766:	3304      	adds	r3, #4
 8001768:	623b      	str	r3, [r7, #32]
 800176a:	e7df      	b.n	800172c <_ZN14GenericChannel4initEv+0x66>
		}
	}

	return 0;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3728      	adds	r7, #40	; 0x28
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <_ZN14GenericChannel4execEv>:

int GenericChannel::exec()
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b08a      	sub	sp, #40	; 0x28
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
	for (AbstractModule *module : modules)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3390      	adds	r3, #144	; 0x90
 8001782:	61fb      	str	r3, [r7, #28]
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	627b      	str	r3, [r7, #36]	; 0x24
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	3320      	adds	r3, #32
 800178c:	61bb      	str	r3, [r7, #24]
 800178e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	429a      	cmp	r2, r3
 8001794:	d01b      	beq.n	80017ce <_ZN14GenericChannel4execEv+0x58>
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	617b      	str	r3, [r7, #20]
	{
		if (module == nullptr)
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d010      	beq.n	80017c4 <_ZN14GenericChannel4execEv+0x4e>
			continue;
		if (module->exec() != 0)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	3308      	adds	r3, #8
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6978      	ldr	r0, [r7, #20]
 80017ac:	4798      	blx	r3
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	bf14      	ite	ne
 80017b4:	2301      	movne	r3, #1
 80017b6:	2300      	moveq	r3, #0
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <_ZN14GenericChannel4execEv+0x50>
			return -1;
 80017be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017c2:	e02d      	b.n	8001820 <_ZN14GenericChannel4execEv+0xaa>
			continue;
 80017c4:	bf00      	nop
	for (AbstractModule *module : modules)
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	3304      	adds	r3, #4
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
 80017cc:	e7df      	b.n	800178e <_ZN14GenericChannel4execEv+0x18>
	}

	for (AbstractChannel *channel : channels)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3310      	adds	r3, #16
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	623b      	str	r3, [r7, #32]
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	3380      	adds	r3, #128	; 0x80
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	6a3a      	ldr	r2, [r7, #32]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d01b      	beq.n	800181e <_ZN14GenericChannel4execEv+0xa8>
 80017e6:	6a3b      	ldr	r3, [r7, #32]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	60bb      	str	r3, [r7, #8]
	{
		if (channel == nullptr)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d010      	beq.n	8001814 <_ZN14GenericChannel4execEv+0x9e>
			continue;
		if (channel->exec() != 0)
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	3310      	adds	r3, #16
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	68b8      	ldr	r0, [r7, #8]
 80017fc:	4798      	blx	r3
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	bf14      	ite	ne
 8001804:	2301      	movne	r3, #1
 8001806:	2300      	moveq	r3, #0
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <_ZN14GenericChannel4execEv+0xa0>
			return -1;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001812:	e005      	b.n	8001820 <_ZN14GenericChannel4execEv+0xaa>
			continue;
 8001814:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001816:	6a3b      	ldr	r3, [r7, #32]
 8001818:	3304      	adds	r3, #4
 800181a:	623b      	str	r3, [r7, #32]
 800181c:	e7df      	b.n	80017de <_ZN14GenericChannel4execEv+0x68>
	}
	return 0;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3728      	adds	r7, #40	; 0x28
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_ZN14GenericChannel5resetEv>:

int GenericChannel::reset()
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
	(void) flash.reset();
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	3304      	adds	r3, #4
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4610      	mov	r0, r2
 8001844:	4798      	blx	r3
	return 0;
 8001846:	2300      	movs	r3, #0
}
 8001848:	4618      	mov	r0, r3
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}

08001850 <_ZN14GenericChannel14processMessageEhPhRh>:

int GenericChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	607a      	str	r2, [r7, #4]
 800185a:	603b      	str	r3, [r7, #0]
 800185c:	460b      	mov	r3, r1
 800185e:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
 8001860:	7afb      	ldrb	r3, [r7, #11]
 8001862:	2b12      	cmp	r3, #18
 8001864:	d86d      	bhi.n	8001942 <_ZN14GenericChannel14processMessageEhPhRh+0xf2>
 8001866:	a201      	add	r2, pc, #4	; (adr r2, 800186c <_ZN14GenericChannel14processMessageEhPhRh+0x1c>)
 8001868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186c:	080018db 	.word	0x080018db
 8001870:	08001943 	.word	0x08001943
 8001874:	08001943 	.word	0x08001943
 8001878:	08001943 	.word	0x08001943
 800187c:	08001943 	.word	0x08001943
 8001880:	08001943 	.word	0x08001943
 8001884:	08001943 	.word	0x08001943
 8001888:	08001943 	.word	0x08001943
 800188c:	08001943 	.word	0x08001943
 8001890:	08001943 	.word	0x08001943
 8001894:	080018c7 	.word	0x080018c7
 8001898:	08001943 	.word	0x08001943
 800189c:	080018b9 	.word	0x080018b9
 80018a0:	08001943 	.word	0x08001943
 80018a4:	08001943 	.word	0x08001943
 80018a8:	08001943 	.word	0x08001943
 80018ac:	08001943 	.word	0x08001943
 80018b0:	08001943 	.word	0x08001943
 80018b4:	08001927 	.word	0x08001927
	{
		case GENERIC_REQ_NODE_INFO:
			//LL_mDelay(100*this->nodeId);
			return this->getNodeInfo(returnData, n);
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	68f8      	ldr	r0, [r7, #12]
 80018be:	f000 f9c1 	bl	8001c44 <_ZN14GenericChannel11getNodeInfoEPhRh>
 80018c2:	4603      	mov	r3, r0
 80018c4:	e045      	b.n	8001952 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_DATA:
			return this->getSensorData(returnData, n);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	3318      	adds	r3, #24
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	6879      	ldr	r1, [r7, #4]
 80018d2:	68f8      	ldr	r0, [r7, #12]
 80018d4:	4798      	blx	r3
 80018d6:	4603      	mov	r3, r0
 80018d8:	e03b      	b.n	8001952 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_RESET_ALL_SETTINGS:
			(void) flash.configReset();
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80018e0:	4618      	mov	r0, r3
 80018e2:	f001 f87b 	bl	80029dc <_ZN12W25Qxx_Flash11configResetEv>
			for (AbstractChannel *channel : channels)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	3310      	adds	r3, #16
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	61fb      	str	r3, [r7, #28]
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	3380      	adds	r3, #128	; 0x80
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d011      	beq.n	8001922 <_ZN14GenericChannel14processMessageEhPhRh+0xd2>
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	613b      	str	r3, [r7, #16]
			{
				if (channel == nullptr)
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d006      	beq.n	8001918 <_ZN14GenericChannel14processMessageEhPhRh+0xc8>
					continue;

				channel->reset(); // TODO implement good reset for every channel
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	330c      	adds	r3, #12
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	6938      	ldr	r0, [r7, #16]
 8001914:	4798      	blx	r3
 8001916:	e000      	b.n	800191a <_ZN14GenericChannel14processMessageEhPhRh+0xca>
					continue;
 8001918:	bf00      	nop
			for (AbstractChannel *channel : channels)
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3304      	adds	r3, #4
 800191e:	61fb      	str	r3, [r7, #28]
 8001920:	e7e9      	b.n	80018f6 <_ZN14GenericChannel14processMessageEhPhRh+0xa6>
			}
			return 0;
 8001922:	2300      	movs	r3, #0
 8001924:	e015      	b.n	8001952 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_FLASH_CLEAR:
			(void) flash.setState(FlashState::CLEARING);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800192c:	2101      	movs	r1, #1
 800192e:	4618      	mov	r0, r3
 8001930:	f000 fdde 	bl	80024f0 <_ZN12W25Qxx_Flash8setStateE10FlashState>
			return this->getFlashClearInfo(returnData, n);
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	68f8      	ldr	r0, [r7, #12]
 800193a:	f000 f958 	bl	8001bee <_ZN14GenericChannel17getFlashClearInfoEPhRh>
 800193e:	4603      	mov	r3, r0
 8001940:	e007      	b.n	8001952 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	7af9      	ldrb	r1, [r7, #11]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	f7ff fc81 	bl	8001250 <_ZN15AbstractChannel14processMessageEhPhRh>
 800194e:	4603      	mov	r3, r0
 8001950:	bf00      	nop
	}
}
 8001952:	4618      	mov	r0, r3
 8001954:	3720      	adds	r7, #32
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop

0800195c <_ZN14GenericChannel14processMessageEhPhRhh>:

int GenericChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n, uint8_t channelId)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b089      	sub	sp, #36	; 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	607a      	str	r2, [r7, #4]
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	460b      	mov	r3, r1
 800196a:	72fb      	strb	r3, [r7, #11]
	for (AbstractChannel *channel : channels)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	3310      	adds	r3, #16
 8001970:	61bb      	str	r3, [r7, #24]
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	61fb      	str	r3, [r7, #28]
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	3380      	adds	r3, #128	; 0x80
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	69fa      	ldr	r2, [r7, #28]
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	429a      	cmp	r2, r3
 8001982:	d029      	beq.n	80019d8 <_ZN14GenericChannel14processMessageEhPhRhh+0x7c>
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	613b      	str	r3, [r7, #16]
	{
		if (channel->IsChannelId(channelId))
 800198a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800198e:	4619      	mov	r1, r3
 8001990:	6938      	ldr	r0, [r7, #16]
 8001992:	f7ff fc27 	bl	80011e4 <_ZNK15AbstractChannel11IsChannelIdEh>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d019      	beq.n	80019d0 <_ZN14GenericChannel14processMessageEhPhRhh+0x74>
		{
			if (channel == nullptr)
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d015      	beq.n	80019ce <_ZN14GenericChannel14processMessageEhPhRhh+0x72>
				continue;

			if (channel->processMessage(commandId, returnData, n) != 0)
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	3314      	adds	r3, #20
 80019a8:	681c      	ldr	r4, [r3, #0]
 80019aa:	7af9      	ldrb	r1, [r7, #11]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	6938      	ldr	r0, [r7, #16]
 80019b2:	47a0      	blx	r4
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	bf14      	ite	ne
 80019ba:	2301      	movne	r3, #1
 80019bc:	2300      	moveq	r3, #0
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d002      	beq.n	80019ca <_ZN14GenericChannel14processMessageEhPhRhh+0x6e>
				return -1;
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019c8:	e008      	b.n	80019dc <_ZN14GenericChannel14processMessageEhPhRhh+0x80>
			return 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	e006      	b.n	80019dc <_ZN14GenericChannel14processMessageEhPhRhh+0x80>
				continue;
 80019ce:	bf00      	nop
	for (AbstractChannel *channel : channels)
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	3304      	adds	r3, #4
 80019d4:	61fb      	str	r3, [r7, #28]
 80019d6:	e7d1      	b.n	800197c <_ZN14GenericChannel14processMessageEhPhRhh+0x20>
		}

	}
	return -1;
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3724      	adds	r7, #36	; 0x24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd90      	pop	{r4, r7, pc}

080019e4 <_ZN14GenericChannel11setVariableEhl>:

int GenericChannel::setVariable(uint8_t variableId, int32_t data)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	460b      	mov	r3, r1
 80019ee:	607a      	str	r2, [r7, #4]
 80019f0:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 80019f2:	7afb      	ldrb	r3, [r7, #11]
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d029      	beq.n	8001a4c <_ZN14GenericChannel11setVariableEhl+0x68>
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	dc33      	bgt.n	8001a64 <_ZN14GenericChannel11setVariableEhl+0x80>
 80019fc:	2b05      	cmp	r3, #5
 80019fe:	d002      	beq.n	8001a06 <_ZN14GenericChannel11setVariableEhl+0x22>
 8001a00:	2b07      	cmp	r3, #7
 8001a02:	d008      	beq.n	8001a16 <_ZN14GenericChannel11setVariableEhl+0x32>
 8001a04:	e02e      	b.n	8001a64 <_ZN14GenericChannel11setVariableEhl+0x80>
	{
		case GENERIC_REFRESH_DIVIDER:
			refreshDivider = data;
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
			return 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	e028      	b.n	8001a68 <_ZN14GenericChannel11setVariableEhl+0x84>
		case GENERIC_LOGGING_ENABLED:
			loggingEnabled = data;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			if (loggingEnabled == 0)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d107      	bne.n	8001a3a <_ZN14GenericChannel11setVariableEhl+0x56>
			{
				flash.setState(FlashState::IDLE);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 fd5c 	bl	80024f0 <_ZN12W25Qxx_Flash8setStateE10FlashState>
 8001a38:	e006      	b.n	8001a48 <_ZN14GenericChannel11setVariableEhl+0x64>
			}
			else
			{
				flash.setState(FlashState::LOGGING);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001a40:	2103      	movs	r1, #3
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 fd54 	bl	80024f0 <_ZN12W25Qxx_Flash8setStateE10FlashState>
			}
			return 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	e00d      	b.n	8001a68 <_ZN14GenericChannel11setVariableEhl+0x84>
		case GENERIC_LORA_ENABLED:
			if (data == 0)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d103      	bne.n	8001a5a <_ZN14GenericChannel11setVariableEhl+0x76>
			{
				setLoraActive(false);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f000 f992 	bl	8001d7c <_ZN14GenericChannel13setLoraActiveEb>
 8001a58:	e002      	b.n	8001a60 <_ZN14GenericChannel11setVariableEhl+0x7c>
			}
			else
			{
				setLoraActive(true);
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f000 f98e 	bl	8001d7c <_ZN14GenericChannel13setLoraActiveEb>
			}
			return 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	e001      	b.n	8001a68 <_ZN14GenericChannel11setVariableEhl+0x84>
		default:
			return -1;
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <_ZNK14GenericChannel11getVariableEhRl>:

int GenericChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	607a      	str	r2, [r7, #4]
 8001a7c:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8001a7e:	7afb      	ldrb	r3, [r7, #11]
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d015      	beq.n	8001ab0 <_ZNK14GenericChannel11getVariableEhRl+0x40>
 8001a84:	2b08      	cmp	r3, #8
 8001a86:	dc20      	bgt.n	8001aca <_ZNK14GenericChannel11getVariableEhRl+0x5a>
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	d002      	beq.n	8001a92 <_ZNK14GenericChannel11getVariableEhRl+0x22>
 8001a8c:	2b07      	cmp	r3, #7
 8001a8e:	d007      	beq.n	8001aa0 <_ZNK14GenericChannel11getVariableEhRl+0x30>
 8001a90:	e01b      	b.n	8001aca <_ZNK14GenericChannel11getVariableEhRl+0x5a>
	{
		case GENERIC_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	461a      	mov	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	601a      	str	r2, [r3, #0]
			return 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	e016      	b.n	8001ace <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		case GENERIC_LOGGING_ENABLED:
			data = (int32_t) loggingEnabled;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	601a      	str	r2, [r3, #0]
			return 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	e00e      	b.n	8001ace <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		case GENERIC_LORA_ENABLED:
			if (loraActive)
 8001ab0:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <_ZNK14GenericChannel11getVariableEhRl+0x6c>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <_ZNK14GenericChannel11getVariableEhRl+0x50>
				data = 1;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	e002      	b.n	8001ac6 <_ZNK14GenericChannel11getVariableEhRl+0x56>
			else
				data = 0;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
			return 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e001      	b.n	8001ace <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		default:
			return -1;
 8001aca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3714      	adds	r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	2000081c 	.word	0x2000081c

08001ae0 <_ZN14GenericChannel13getSensorDataEPhRh>:
	n = sizeof(FlashStatusMsg_t);
	return 0;
}

int GenericChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	; 0x28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
	if (!IsRefreshed())
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff fb8c 	bl	800120c <_ZN15AbstractChannel11IsRefreshedEv>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f083 0301 	eor.w	r3, r3, #1
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <_ZN14GenericChannel13getSensorDataEPhRh+0x26>
		return -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b04:	e06f      	b.n	8001be6 <_ZN14GenericChannel13getSensorDataEPhRh+0x106>

	DataMsg_t *dataMsg = (DataMsg_t*) data;
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	623b      	str	r3, [r7, #32]
	dataMsg->channel_mask = 0;
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
 8001b10:	2200      	movs	r2, #0
 8001b12:	705a      	strb	r2, [r3, #1]
 8001b14:	2200      	movs	r2, #0
 8001b16:	709a      	strb	r2, [r3, #2]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	70da      	strb	r2, [r3, #3]
	for (AbstractChannel *channel : channels)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	3310      	adds	r3, #16
 8001b20:	61fb      	str	r3, [r7, #28]
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3380      	adds	r3, #128	; 0x80
 8001b2a:	61bb      	str	r3, [r7, #24]
 8001b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d03a      	beq.n	8001baa <_ZN14GenericChannel13getSensorDataEPhRh+0xca>
 8001b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	617b      	str	r3, [r7, #20]
	{
		if (channel == nullptr || !channel->IsRefreshed())
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d008      	beq.n	8001b52 <_ZN14GenericChannel13getSensorDataEPhRh+0x72>
 8001b40:	6978      	ldr	r0, [r7, #20]
 8001b42:	f7ff fb63 	bl	800120c <_ZN15AbstractChannel11IsRefreshedEv>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f083 0301 	eor.w	r3, r3, #1
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <_ZN14GenericChannel13getSensorDataEPhRh+0x76>
 8001b52:	2301      	movs	r3, #1
 8001b54:	e000      	b.n	8001b58 <_ZN14GenericChannel13getSensorDataEPhRh+0x78>
 8001b56:	2300      	movs	r3, #0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d11f      	bne.n	8001b9c <_ZN14GenericChannel13getSensorDataEPhRh+0xbc>
			continue;
		if (channel->getSensorData(&dataMsg->uint8[0], n) == -1)
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	3318      	adds	r3, #24
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6a3a      	ldr	r2, [r7, #32]
 8001b66:	1d11      	adds	r1, r2, #4
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6978      	ldr	r0, [r7, #20]
 8001b6c:	4798      	blx	r3
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b74:	bf0c      	ite	eq
 8001b76:	2301      	moveq	r3, #1
 8001b78:	2300      	movne	r3, #0
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10f      	bne.n	8001ba0 <_ZN14GenericChannel13getSensorDataEPhRh+0xc0>
			continue;
		dataMsg->channel_mask |= 1 << channel->getChannelId();
 8001b80:	6978      	ldr	r0, [r7, #20]
 8001b82:	f7ff fb23 	bl	80011cc <_ZNK15AbstractChannel12getChannelIdEv>
 8001b86:	4603      	mov	r3, r0
 8001b88:	461a      	mov	r2, r3
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	fa03 f202 	lsl.w	r2, r3, r2
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	431a      	orrs	r2, r3
 8001b96:	6a3b      	ldr	r3, [r7, #32]
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	e002      	b.n	8001ba2 <_ZN14GenericChannel13getSensorDataEPhRh+0xc2>
			continue;
 8001b9c:	bf00      	nop
 8001b9e:	e000      	b.n	8001ba2 <_ZN14GenericChannel13getSensorDataEPhRh+0xc2>
			continue;
 8001ba0:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ba8:	e7c0      	b.n	8001b2c <_ZN14GenericChannel13getSensorDataEPhRh+0x4c>
	}
	n += 1 * sizeof(uint32_t);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	3304      	adds	r3, #4
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	701a      	strb	r2, [r3, #0]

	if (loggingEnabled && !flash.lock)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d011      	beq.n	8001be4 <_ZN14GenericChannel13getSensorDataEPhRh+0x104>
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001bc6:	791b      	ldrb	r3, [r3, #4]
 8001bc8:	f083 0301 	eor.w	r3, r3, #1
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d008      	beq.n	8001be4 <_ZN14GenericChannel13getSensorDataEPhRh+0x104>
		flash.addLog(data, n);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	68b9      	ldr	r1, [r7, #8]
 8001be0:	f000 fd19 	bl	8002616 <_ZN12W25Qxx_Flash6addLogEPhh>
	return 0;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3728      	adds	r7, #40	; 0x28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <_ZN14GenericChannel17getFlashClearInfoEPhRh>:

int GenericChannel::getFlashClearInfo(uint8_t *data, uint8_t &n)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	60f8      	str	r0, [r7, #12]
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]

	FlashStatusMsg_t *info = (FlashStatusMsg_t*) data;
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	617b      	str	r3, [r7, #20]

	FlashState flashState = flash.getState();
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 fc82 	bl	800250e <_ZN12W25Qxx_Flash8getStateEv>
 8001c0a:	6138      	str	r0, [r7, #16]
	if (flashState == FlashState::IDLE || flashState == FlashState::CLEARING)
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d002      	beq.n	8001c18 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x2a>
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d103      	bne.n	8001c20 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x32>
	{ //TODO actually check if clearing has initiated
		info->status = INITIATED;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e009      	b.n	8001c34 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x46>
	}
	else if (flashState == FlashState::READY)
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d103      	bne.n	8001c2e <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x40>
	{
		info->status = COMPLETED;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	701a      	strb	r2, [r3, #0]
 8001c2c:	e002      	b.n	8001c34 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x46>
	}
	else
	{
		info->status = INITIATED;
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
	}

	n = sizeof(FlashStatusMsg_t);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	701a      	strb	r2, [r3, #0]
	return 0;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3718      	adds	r7, #24
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <_ZN14GenericChannel11getNodeInfoEPhRh>:

int GenericChannel::getNodeInfo(uint8_t *data, uint8_t &n)
{
 8001c44:	b590      	push	{r4, r7, lr}
 8001c46:	b08d      	sub	sp, #52	; 0x34
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
	NodeInfoMsg_t *info = (NodeInfoMsg_t*) data;
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	623b      	str	r3, [r7, #32]

	info->firmware_version = firmwareVersion;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	601a      	str	r2, [r3, #0]

	info->channel_mask = 0x00000000;
 8001c5e:	6a3b      	ldr	r3, [r7, #32]
 8001c60:	2200      	movs	r2, #0
 8001c62:	711a      	strb	r2, [r3, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	715a      	strb	r2, [r3, #5]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	719a      	strb	r2, [r3, #6]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	71da      	strb	r2, [r3, #7]
	uint32_t length = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t i = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (AbstractChannel *channel : channels)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	3310      	adds	r3, #16
 8001c7e:	61fb      	str	r3, [r7, #28]
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	3380      	adds	r3, #128	; 0x80
 8001c88:	61bb      	str	r3, [r7, #24]
 8001c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d02a      	beq.n	8001ce8 <_ZN14GenericChannel11getNodeInfoEPhRh+0xa4>
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	617b      	str	r3, [r7, #20]
	{
		if (channel == nullptr)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d01f      	beq.n	8001cde <_ZN14GenericChannel11getNodeInfoEPhRh+0x9a>
			continue;

		info->channel_type[i] = channel->getChannelType();
 8001c9e:	f897 402b 	ldrb.w	r4, [r7, #43]	; 0x2b
 8001ca2:	6978      	ldr	r0, [r7, #20]
 8001ca4:	f7ff fa7a 	bl	800119c <_ZNK15AbstractChannel14getChannelTypeEv>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	461a      	mov	r2, r3
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	4423      	add	r3, r4
 8001cb0:	721a      	strb	r2, [r3, #8]
		info->channel_mask |= 1 << channel->getChannelId();
 8001cb2:	6978      	ldr	r0, [r7, #20]
 8001cb4:	f7ff fa8a 	bl	80011cc <_ZNK15AbstractChannel12getChannelIdEv>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	461a      	mov	r2, r3
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	fa03 f202 	lsl.w	r2, r3, r2
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
 8001cca:	605a      	str	r2, [r3, #4]
		length++;
 8001ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cce:	3301      	adds	r3, #1
 8001cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
		i++;
 8001cd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001cdc:	e000      	b.n	8001ce0 <_ZN14GenericChannel11getNodeInfoEPhRh+0x9c>
			continue;
 8001cde:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce6:	e7d0      	b.n	8001c8a <_ZN14GenericChannel11getNodeInfoEPhRh+0x46>
	}
	n = length + 2 * sizeof(uint32_t);
 8001ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	3308      	adds	r3, #8
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	701a      	strb	r2, [r3, #0]
	return 0;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3734      	adds	r7, #52	; 0x34
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd90      	pop	{r4, r7, pc}

08001cfe <_ZN14GenericChannel15registerChannelEP15AbstractChannel>:

void GenericChannel::registerChannel(AbstractChannel *channel)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
 8001d06:	6039      	str	r1, [r7, #0]
	if (channel->getChannelId() < MAX_CHANNELS)
 8001d08:	6838      	ldr	r0, [r7, #0]
 8001d0a:	f7ff fa5f 	bl	80011cc <_ZNK15AbstractChannel12getChannelIdEv>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b1f      	cmp	r3, #31
 8001d12:	bf94      	ite	ls
 8001d14:	2301      	movls	r3, #1
 8001d16:	2300      	movhi	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d009      	beq.n	8001d32 <_ZN14GenericChannel15registerChannelEP15AbstractChannel+0x34>
		channels[channel->getChannelId()] = channel;
 8001d1e:	6838      	ldr	r0, [r7, #0]
 8001d20:	f7ff fa54 	bl	80011cc <_ZNK15AbstractChannel12getChannelIdEv>
 8001d24:	4603      	mov	r3, r0
 8001d26:	461a      	mov	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3204      	adds	r2, #4
 8001d2c:	6839      	ldr	r1, [r7, #0]
 8001d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <_ZN14GenericChannel14registerModuleEP14AbstractModule>:
		registerChannel(channels[i]);
	}
}

void GenericChannel::registerModule(AbstractModule *module)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
	if (moduleIndex < MAX_MODULES)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001d4a:	2b07      	cmp	r3, #7
 8001d4c:	d810      	bhi.n	8001d70 <_ZN14GenericChannel14registerModuleEP14AbstractModule+0x36>
	{
		modules[moduleIndex] = module;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001d54:	461a      	mov	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	3224      	adds	r2, #36	; 0x24
 8001d5a:	6839      	ldr	r1, [r7, #0]
 8001d5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		moduleIndex++;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001d66:	3301      	adds	r3, #1
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
	}
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <_ZN14GenericChannel13setLoraActiveEb>:
	{
		printLog();
	}
}

void GenericChannel::setLoraActive(bool enable) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
	loraActive = enable;
 8001d86:	4a04      	ldr	r2, [pc, #16]	; (8001d98 <_ZN14GenericChannel13setLoraActiveEb+0x1c>)
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	7013      	strb	r3, [r2, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr
 8001d98:	2000081c 	.word	0x2000081c

08001d9c <_ZN14GenericChannel8receptorEmPhm>:

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, CAN_MSG_LENGTH(ret_n));
}

void GenericChannel::receptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8001d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d9e:	b0ab      	sub	sp, #172	; 0xac
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
	Can_MessageId_t msgId =
 8001da8:	2300      	movs	r3, #0
 8001daa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	{ 0 };
	Can_MessageData_t msgData =
 8001dae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001db2:	2242      	movs	r2, #66	; 0x42
 8001db4:	2100      	movs	r1, #0
 8001db6:	4618      	mov	r0, r3
 8001db8:	f006 ff5c 	bl	8008c74 <memset>
	{ 0 };

	msgId.uint32 = id;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	memcpy(msgData.uint8, data, 64); //TODO only copy n bytes
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	461c      	mov	r4, r3
 8001dc6:	f107 0654 	add.w	r6, r7, #84	; 0x54
 8001dca:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 8001dce:	4635      	mov	r5, r6
 8001dd0:	4623      	mov	r3, r4
 8001dd2:	6818      	ldr	r0, [r3, #0]
 8001dd4:	6859      	ldr	r1, [r3, #4]
 8001dd6:	689a      	ldr	r2, [r3, #8]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ddc:	3410      	adds	r4, #16
 8001dde:	3610      	adds	r6, #16
 8001de0:	4564      	cmp	r4, ip
 8001de2:	d1f4      	bne.n	8001dce <_ZN14GenericChannel8receptorEmPhm+0x32>
	uint8_t commandId = msgData.bit.cmd_id;
 8001de4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001de8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint8_t channelId = msgData.bit.info.channel_id;
 8001dec:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001df0:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	uint8_t ret_n = 0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

	if (channelId == GENERIC_CHANNEL_ID)
 8001e00:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001e04:	2b3f      	cmp	r3, #63	; 0x3f
 8001e06:	d118      	bne.n	8001e3a <_ZN14GenericChannel8receptorEmPhm+0x9e>
	{
		if (gcPtr->processMessage(commandId, msgData.bit.data.uint8, ret_n) != 0)
 8001e08:	4b4b      	ldr	r3, [pc, #300]	; (8001f38 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	4b4a      	ldr	r3, [pc, #296]	; (8001f38 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	3314      	adds	r3, #20
 8001e14:	681c      	ldr	r4, [r3, #0]
 8001e16:	f107 0553 	add.w	r5, r7, #83	; 0x53
 8001e1a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e1e:	1c9a      	adds	r2, r3, #2
 8001e20:	f897 109f 	ldrb.w	r1, [r7, #159]	; 0x9f
 8001e24:	462b      	mov	r3, r5
 8001e26:	47a0      	blx	r4
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	bf14      	ite	ne
 8001e2e:	2301      	movne	r3, #1
 8001e30:	2300      	moveq	r3, #0
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d017      	beq.n	8001e68 <_ZN14GenericChannel8receptorEmPhm+0xcc>
			return;
 8001e38:	e07a      	b.n	8001f30 <_ZN14GenericChannel8receptorEmPhm+0x194>
	}
	else
	{
		if (gcPtr->processMessage(commandId, msgData.bit.data.uint8, ret_n, channelId) != 0)
 8001e3a:	4b3f      	ldr	r3, [pc, #252]	; (8001f38 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	f107 0453 	add.w	r4, r7, #83	; 0x53
 8001e42:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e46:	1c9a      	adds	r2, r3, #2
 8001e48:	f897 109f 	ldrb.w	r1, [r7, #159]	; 0x9f
 8001e4c:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	4623      	mov	r3, r4
 8001e54:	f7ff fd82 	bl	800195c <_ZN14GenericChannel14processMessageEhPhRhh>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	bf14      	ite	ne
 8001e5e:	2301      	movne	r3, #1
 8001e60:	2300      	moveq	r3, #0
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d162      	bne.n	8001f2e <_ZN14GenericChannel8receptorEmPhm+0x192>
			return;
	}

	msgId.info.direction = NODE2MASTER_DIRECTION;
 8001e68:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	msgId.info.node_id = gcPtr->getNodeId();
 8001e74:	4b30      	ldr	r3, [pc, #192]	; (8001f38 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fc17 	bl	80016ac <_ZNK14GenericChannel9getNodeIdEv>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8001e8a:	f362 0346 	bfi	r3, r2, #1, #6
 8001e8e:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8001e92:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001e96:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001e9a:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	msgId.info.priority = STANDARD_PRIORITY;
 8001e9e:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	f362 0342 	bfi	r3, r2, #1, #2
 8001ea8:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	msgData.bit.cmd_id = commandId + 1;
 8001eac:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

#ifdef UART_DEBUG
	uint8_t msgBuf[66] =
 8001eb8:	2300      	movs	r3, #0
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	223e      	movs	r2, #62	; 0x3e
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f006 fed5 	bl	8008c74 <memset>
	{ 0 };
	msgBuf[0] = 0x3A;
 8001eca:	233a      	movs	r3, #58	; 0x3a
 8001ecc:	743b      	strb	r3, [r7, #16]
	msgBuf[1] = gcPtr->getNodeId();
 8001ece:	4b1a      	ldr	r3, [pc, #104]	; (8001f38 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff fbea 	bl	80016ac <_ZNK14GenericChannel9getNodeIdEv>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	747b      	strb	r3, [r7, #17]
	memcpy(&msgBuf[2], msgData.uint8, CAN_MSG_LENGTH(ret_n));
 8001ede:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001ee2:	1c9a      	adds	r2, r3, #2
 8001ee4:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	3302      	adds	r3, #2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f006 feb2 	bl	8008c58 <memcpy>
	msgBuf[CAN_MSG_LENGTH(ret_n) + 2] = 0x0A;
 8001ef4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001ef8:	3304      	adds	r3, #4
 8001efa:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001efe:	4413      	add	r3, r2
 8001f00:	220a      	movs	r2, #10
 8001f02:	f803 2c90 	strb.w	r2, [r3, #-144]
	STRHAL_UART_Debug_Write_DMA((char *) msgBuf, CAN_MSG_LENGTH(ret_n) + 3);
 8001f06:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f0a:	1d5a      	adds	r2, r3, #5
 8001f0c:	f107 0310 	add.w	r3, r7, #16
 8001f10:	4611      	mov	r1, r2
 8001f12:	4618      	mov	r0, r3
 8001f14:	f006 fbde 	bl	80086d4 <STRHAL_UART_Debug_Write_DMA>
#endif

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, CAN_MSG_LENGTH(ret_n));
 8001f18:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8001f1c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f20:	3302      	adds	r3, #2
 8001f22:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8001f26:	2000      	movs	r0, #0
 8001f28:	f004 f8fe 	bl	8006128 <STRHAL_CAN_Send>
 8001f2c:	e000      	b.n	8001f30 <_ZN14GenericChannel8receptorEmPhm+0x194>
			return;
 8001f2e:	bf00      	nop
}
 8001f30:	37a4      	adds	r7, #164	; 0xa4
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000818 	.word	0x20000818

08001f3c <_ZN14GenericChannel12heartbeatCanEv>:

void GenericChannel::heartbeatCan()
{
 8001f3c:	b590      	push	{r4, r7, lr}
 8001f3e:	b0a5      	sub	sp, #148	; 0x94
 8001f40:	af00      	add	r7, sp, #0
	Can_MessageId_t msgId =
 8001f42:	2300      	movs	r3, #0
 8001f44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	{ 0 };
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8001f48:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8001f4c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001f50:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	msgId.info.direction = NODE2MASTER_DIRECTION;
 8001f54:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	msgId.info.node_id = gcPtr->getNodeId();
 8001f60:	4b49      	ldr	r3, [pc, #292]	; (8002088 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff fba1 	bl	80016ac <_ZNK14GenericChannel9getNodeIdEv>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001f76:	f362 0346 	bfi	r3, r2, #1, #6
 8001f7a:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	msgId.info.priority = STANDARD_PRIORITY;
 8001f7e:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8001f82:	2202      	movs	r2, #2
 8001f84:	f362 0342 	bfi	r3, r2, #1, #2
 8001f88:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

	Can_MessageData_t msgData =
 8001f8c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f90:	2242      	movs	r2, #66	; 0x42
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f006 fe6d 	bl	8008c74 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_DATA;
 8001f9a:	230b      	movs	r3, #11
 8001f9c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8001fa0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001fa4:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001fa8:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8001fac:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001fb0:	f36f 1387 	bfc	r3, #6, #2
 8001fb4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

	uint8_t n = 0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (gcPtr->getSensorData(&msgData.bit.data.uint8[0], n) != 0)
 8001fbe:	4b32      	ldr	r3, [pc, #200]	; (8002088 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	4b31      	ldr	r3, [pc, #196]	; (8002088 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	3318      	adds	r3, #24
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f107 0447 	add.w	r4, r7, #71	; 0x47
 8001fd0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001fd4:	1c91      	adds	r1, r2, #2
 8001fd6:	4622      	mov	r2, r4
 8001fd8:	4798      	blx	r3
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bf14      	ite	ne
 8001fe0:	2301      	movne	r3, #1
 8001fe2:	2300      	moveq	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d149      	bne.n	800207e <_ZN14GenericChannel12heartbeatCanEv+0x142>
	{ // Sensor Data collection failed, or Refresh Divider not yet met
		return;
	}

	if (loraActive)
 8001fea:	4b28      	ldr	r3, [pc, #160]	; (800208c <_ZN14GenericChannel12heartbeatCanEv+0x150>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00d      	beq.n	800200e <_ZN14GenericChannel12heartbeatCanEv+0xd2>
	{
		Radio::msgArray[Radio::RCU_START_ADDR] = 1;
 8001ff2:	4b27      	ldr	r3, [pc, #156]	; (8002090 <_ZN14GenericChannel12heartbeatCanEv+0x154>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		memcpy(&Radio::msgArray[Radio::RCU_START_ADDR + 1], msgData.bit.data.uint8, n);
 8001ffa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ffe:	461a      	mov	r2, r3
 8002000:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002004:	3302      	adds	r3, #2
 8002006:	4619      	mov	r1, r3
 8002008:	4822      	ldr	r0, [pc, #136]	; (8002094 <_ZN14GenericChannel12heartbeatCanEv+0x158>)
 800200a:	f006 fe25 	bl	8008c58 <memcpy>
	}

#ifdef UART_DEBUG
	uint8_t msgBuf[66] =
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	223e      	movs	r2, #62	; 0x3e
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f006 fe2a 	bl	8008c74 <memset>
	{ 0 };
	msgBuf[0] = 0x3A;
 8002020:	233a      	movs	r3, #58	; 0x3a
 8002022:	713b      	strb	r3, [r7, #4]
	msgBuf[1] = gcPtr->getNodeId();
 8002024:	4b18      	ldr	r3, [pc, #96]	; (8002088 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff fb3f 	bl	80016ac <_ZNK14GenericChannel9getNodeIdEv>
 800202e:	4603      	mov	r3, r0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	717b      	strb	r3, [r7, #5]
	memcpy(&msgBuf[2], msgData.uint8, CAN_MSG_LENGTH(n));
 8002034:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002038:	1c9a      	adds	r2, r3, #2
 800203a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800203e:	1d3b      	adds	r3, r7, #4
 8002040:	3302      	adds	r3, #2
 8002042:	4618      	mov	r0, r3
 8002044:	f006 fe08 	bl	8008c58 <memcpy>
	msgBuf[CAN_MSG_LENGTH(n) + 2] = 0x0A;
 8002048:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800204c:	3304      	adds	r3, #4
 800204e:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002052:	4413      	add	r3, r2
 8002054:	220a      	movs	r2, #10
 8002056:	f803 2c8c 	strb.w	r2, [r3, #-140]
	STRHAL_UART_Debug_Write_DMA((char *) msgBuf, CAN_MSG_LENGTH(n) + 3);
 800205a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800205e:	1d5a      	adds	r2, r3, #5
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	4611      	mov	r1, r2
 8002064:	4618      	mov	r0, r3
 8002066:	f006 fb35 	bl	80086d4 <STRHAL_UART_Debug_Write_DMA>
#endif

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
 800206a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800206e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002072:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002076:	2000      	movs	r0, #0
 8002078:	f004 f856 	bl	8006128 <STRHAL_CAN_Send>
 800207c:	e000      	b.n	8002080 <_ZN14GenericChannel12heartbeatCanEv+0x144>
		return;
 800207e:	bf00      	nop
}
 8002080:	3794      	adds	r7, #148	; 0x94
 8002082:	46bd      	mov	sp, r7
 8002084:	bd90      	pop	{r4, r7, pc}
 8002086:	bf00      	nop
 8002088:	20000818 	.word	0x20000818
 800208c:	2000081c 	.word	0x2000081c
 8002090:	200007b8 	.word	0x200007b8
 8002094:	200007f0 	.word	0x200007f0

08002098 <_ZN14AbstractModuleC1Ev>:
#ifndef ABSTRACTMODULE_H
#define ABSTRACTMODULE_H

class AbstractModule
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	4a04      	ldr	r2, [pc, #16]	; (80020b4 <_ZN14AbstractModuleC1Ev+0x1c>)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	08008ff4 	.word	0x08008ff4

080020b8 <_ZN12W25Qxx_FlashC1Ev>:
#include <STRHAL.h>
#include <channels/generic_channel_def.h>

#include <cstring>

W25Qxx_Flash::W25Qxx_Flash() :
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
		state(FlashState::IDLE), pageCount(0), sectorCount(0), can(Can::instance())
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff ffe8 	bl	8002098 <_ZN14AbstractModuleC1Ev>
 80020c8:	4a1a      	ldr	r2, [pc, #104]	; (8002134 <_ZN12W25Qxx_FlashC1Ev+0x7c>)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	711a      	strb	r2, [r3, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	60da      	str	r2, [r3, #12]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	611a      	str	r2, [r3, #16]
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	f04f 0300 	mov.w	r3, #0
 80020fe:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 800211a:	2000      	movs	r0, #0
 800211c:	f7fe f8a4 	bl	8000268 <_ZN3Can8instanceEm>
 8002120:	4602      	mov	r2, r0
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
{
}
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	08009008 	.word	0x08009008

08002138 <_ZN12W25Qxx_Flash8instanceEv>:

W25Qxx_Flash& W25Qxx_Flash::instance()
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
	static W25Qxx_Flash instance;
 800213c:	4b10      	ldr	r3, [pc, #64]	; (8002180 <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	f3bf 8f5b 	dmb	ish
 8002144:	b2db      	uxtb	r3, r3
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	bf0c      	ite	eq
 800214e:	2301      	moveq	r3, #1
 8002150:	2300      	movne	r3, #0
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d010      	beq.n	800217a <_ZN12W25Qxx_Flash8instanceEv+0x42>
 8002158:	4809      	ldr	r0, [pc, #36]	; (8002180 <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 800215a:	f006 fd1f 	bl	8008b9c <__cxa_guard_acquire>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf14      	ite	ne
 8002164:	2301      	movne	r3, #1
 8002166:	2300      	moveq	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d005      	beq.n	800217a <_ZN12W25Qxx_Flash8instanceEv+0x42>
 800216e:	4805      	ldr	r0, [pc, #20]	; (8002184 <_ZN12W25Qxx_Flash8instanceEv+0x4c>)
 8002170:	f7ff ffa2 	bl	80020b8 <_ZN12W25Qxx_FlashC1Ev>
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 8002176:	f006 fd1d 	bl	8008bb4 <__cxa_guard_release>

	return instance;
 800217a:	4b02      	ldr	r3, [pc, #8]	; (8002184 <_ZN12W25Qxx_Flash8instanceEv+0x4c>)
}
 800217c:	4618      	mov	r0, r3
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000a58 	.word	0x20000a58
 8002184:	20000820 	.word	0x20000820

08002188 <_ZN12W25Qxx_Flash4initEv>:

int W25Qxx_Flash::init()
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
	memset(loggingBuffer, 0, 256);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002196:	f44f 7280 	mov.w	r2, #256	; 0x100
 800219a:	2100      	movs	r1, #0
 800219c:	4618      	mov	r0, r3
 800219e:	f006 fd69 	bl	8008c74 <memset>

	STRHAL_QSPI_Config_t qspi_conf;
	qspi_conf.clk_level = 0x0;
 80021a2:	7bbb      	ldrb	r3, [r7, #14]
 80021a4:	f36f 0300 	bfc	r3, #0, #1
 80021a8:	73bb      	strb	r3, [r7, #14]
	qspi_conf.flash_size = SIZE_2N;
 80021aa:	7b7b      	ldrb	r3, [r7, #13]
 80021ac:	f043 031f 	orr.w	r3, r3, #31
 80021b0:	737b      	strb	r3, [r7, #13]
	qspi_conf.ncs_high_time = 0x7;
 80021b2:	7b7b      	ldrb	r3, [r7, #13]
 80021b4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80021b8:	737b      	strb	r3, [r7, #13]
	qspi_conf.psc = 19;
 80021ba:	7b3b      	ldrb	r3, [r7, #12]
 80021bc:	2213      	movs	r2, #19
 80021be:	f362 0304 	bfi	r3, r2, #0, #5
 80021c2:	733b      	strb	r3, [r7, #12]

	if (STRHAL_QSPI_Flash_Init(&qspi_conf) < 0)
 80021c4:	f107 030c 	add.w	r3, r7, #12
 80021c8:	4618      	mov	r0, r3
 80021ca:	f004 fcf1 	bl	8006bb0 <STRHAL_QSPI_Flash_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	0fdb      	lsrs	r3, r3, #31
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <_ZN12W25Qxx_Flash4initEv+0x56>
		return -1;
 80021d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021dc:	e029      	b.n	8002232 <_ZN12W25Qxx_Flash4initEv+0xaa>

	STRHAL_QSPI_Run();
 80021de:	f004 fd59 	bl	8006c94 <STRHAL_QSPI_Run>

	if (!enter4ByteAddrMode())
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 fad8 	bl	8002798 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv>
 80021e8:	4603      	mov	r3, r0
 80021ea:	f083 0301 	eor.w	r3, r3, #1
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d002      	beq.n	80021fa <_ZN12W25Qxx_Flash4initEv+0x72>
	{
		return -1;
 80021f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021f8:	e01b      	b.n	8002232 <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	if (!writeEnable())
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 fa5f 	bl	80026be <_ZN12W25Qxx_Flash11writeEnableEv>
 8002200:	4603      	mov	r3, r0
 8002202:	f083 0301 	eor.w	r3, r3, #1
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2b00      	cmp	r3, #0
 800220a:	d002      	beq.n	8002212 <_ZN12W25Qxx_Flash4initEv+0x8a>
	{
		return -1;
 800220c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002210:	e00f      	b.n	8002232 <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	if (!disableWPS())
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 fa7f 	bl	8002716 <_ZN12W25Qxx_Flash10disableWPSEv>
 8002218:	4603      	mov	r3, r0
 800221a:	f083 0301 	eor.w	r3, r3, #1
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b00      	cmp	r3, #0
 8002222:	d002      	beq.n	800222a <_ZN12W25Qxx_Flash4initEv+0xa2>
	{
		return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002228:	e003      	b.n	8002232 <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	LL_mDelay(10);
 800222a:	200a      	movs	r0, #10
 800222c:	f002 fa16 	bl	800465c <LL_mDelay>

	return 0;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <_ZN12W25Qxx_Flash4execEv>:

int W25Qxx_Flash::exec()
{
 800223a:	b5b0      	push	{r4, r5, r7, lr}
 800223c:	b086      	sub	sp, #24
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
	uint64_t time = STRHAL_Systick_GetTick();
 8002242:	f004 ffdd 	bl	8007200 <STRHAL_Systick_GetTick>
 8002246:	e9c7 0102 	strd	r0, r1, [r7, #8]
	if ((time - timeLastSample) < EXEC_SAMPLE_TICKS)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 8002250:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002254:	1a84      	subs	r4, r0, r2
 8002256:	eb61 0503 	sbc.w	r5, r1, r3
 800225a:	2d00      	cmp	r5, #0
 800225c:	bf08      	it	eq
 800225e:	2c0a      	cmpeq	r4, #10
 8002260:	d201      	bcs.n	8002266 <_ZN12W25Qxx_Flash4execEv+0x2c>
		return 0;
 8002262:	2300      	movs	r3, #0
 8002264:	e039      	b.n	80022da <_ZN12W25Qxx_Flash4execEv+0xa0>

	timeLastSample = time;
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800226c:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118

	// Current State Logic - executes state logic, also returns new state if transition conditions are met
	internalNextState = currentStateLogic(time);
 8002270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 f849 	bl	800230c <_ZN12W25Qxx_Flash17currentStateLogicEy>
 800227a:	4602      	mov	r2, r0
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	FlashState nextState = state;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	617b      	str	r3, [r7, #20]

	if (externalNextState != state)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	429a      	cmp	r2, r3
 8002294:	d004      	beq.n	80022a0 <_ZN12W25Qxx_Flash4execEv+0x66>
	{ // Prioritize external event - there has to be some kind of priority, because internal could be different to external -> external means CAN -> either Sequence or Abort
		nextState = externalNextState;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	e010      	b.n	80022c2 <_ZN12W25Qxx_Flash4execEv+0x88>
	}
	else if (internalNextState != state)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d009      	beq.n	80022c2 <_ZN12W25Qxx_Flash4execEv+0x88>
	{
		externalNextState = internalNextState; // Incase an internal state change happens, the external state, which is from some previous change would block it, so it is updated here
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
		nextState = internalNextState;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80022c0:	617b      	str	r3, [r7, #20]
	}

	// Next State Logic
	if (nextState != state)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d005      	beq.n	80022d8 <_ZN12W25Qxx_Flash4execEv+0x9e>
	{
		nextStateLogic(nextState, time);
 80022cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022d0:	6979      	ldr	r1, [r7, #20]
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 f86c 	bl	80023b0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey>
	}

	return 0;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3718      	adds	r7, #24
 80022de:	46bd      	mov	sp, r7
 80022e0:	bdb0      	pop	{r4, r5, r7, pc}

080022e2 <_ZN12W25Qxx_Flash5resetEv>:

int W25Qxx_Flash::reset()
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
	state = FlashState::IDLE;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]
	pageCount = 0;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	60da      	str	r2, [r3, #12]
	sectorCount = 0;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	611a      	str	r2, [r3, #16]
	return 0;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
	...

0800230c <_ZN12W25Qxx_Flash17currentStateLogicEy>:

FlashState W25Qxx_Flash::currentStateLogic(uint64_t time)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	e9c7 2300 	strd	r2, r3, [r7]
	switch (state)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	2b04      	cmp	r3, #4
 800231e:	d839      	bhi.n	8002394 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x88>
 8002320:	a201      	add	r2, pc, #4	; (adr r2, 8002328 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x1c>)
 8002322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002326:	bf00      	nop
 8002328:	08002395 	.word	0x08002395
 800232c:	0800233d 	.word	0x0800233d
 8002330:	08002395 	.word	0x08002395
 8002334:	08002363 	.word	0x08002363
 8002338:	08002395 	.word	0x08002395
		case FlashState::IDLE:
			break;
		case FlashState::CLEARING:
		{
			uint8_t sreg1;
			if (!readSREG1(sreg1))
 800233c:	f107 0317 	add.w	r3, r7, #23
 8002340:	4619      	mov	r1, r3
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f996 	bl	8002674 <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002348:	4603      	mov	r3, r0
 800234a:	f083 0301 	eor.w	r3, r3, #1
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d121      	bne.n	8002398 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x8c>
				break;
			if (!(sreg1 & 0x01))
 8002354:	7dfb      	ldrb	r3, [r7, #23]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b00      	cmp	r3, #0
 800235c:	d11e      	bne.n	800239c <_ZN12W25Qxx_Flash17currentStateLogicEy+0x90>
				return FlashState::READY;
 800235e:	2302      	movs	r3, #2
 8002360:	e021      	b.n	80023a6 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x9a>
			break;
		}
		case FlashState::READY:
			break;
		case FlashState::LOGGING:
			if (loggingIndex + 64 >= 256)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 8002368:	2bbf      	cmp	r3, #191	; 0xbf
 800236a:	d919      	bls.n	80023a0 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x94>
			{
				lock = true;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2201      	movs	r2, #1
 8002370:	711a      	strb	r2, [r3, #4]
				writeNextPage(loggingBuffer, 256);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002378:	f44f 7280 	mov.w	r2, #256	; 0x100
 800237c:	4619      	mov	r1, r3
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f000 fa30 	bl	80027e4 <_ZN12W25Qxx_Flash13writeNextPageEPKhm>
				loggingIndex = 0;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
				lock = false;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	711a      	strb	r2, [r3, #4]
			}
			break;
 8002392:	e005      	b.n	80023a0 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x94>
		case FlashState::FULL:
			break;
		default:
			break;
 8002394:	bf00      	nop
 8002396:	e004      	b.n	80023a2 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
				break;
 8002398:	bf00      	nop
 800239a:	e002      	b.n	80023a2 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
			break;
 800239c:	bf00      	nop
 800239e:	e000      	b.n	80023a2 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
			break;
 80023a0:	bf00      	nop
	}
	return state;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	689b      	ldr	r3, [r3, #8]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop

080023b0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey>:

void W25Qxx_Flash::nextStateLogic(FlashState nextState, uint64_t time)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	e9c7 2300 	strd	r2, r3, [r7]
	timeLastTransition = time;
 80023be:	68f9      	ldr	r1, [r7, #12]
 80023c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023c4:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	d86f      	bhi.n	80024ae <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0xfe>
 80023ce:	a201      	add	r2, pc, #4	; (adr r2, 80023d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x24>)
 80023d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d4:	080023e9 	.word	0x080023e9
 80023d8:	080023ff 	.word	0x080023ff
 80023dc:	0800244b 	.word	0x0800244b
 80023e0:	08002485 	.word	0x08002485
 80023e4:	0800249b 	.word	0x0800249b
	switch (nextState)
	{
		case FlashState::IDLE:
			if (state != FlashState::LOGGING)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	d167      	bne.n	80024c0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x110>
			{
				return;
			}
			pageCount = 0;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	60da      	str	r2, [r3, #12]
			sectorCount = 0;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
			break;
 80023fc:	e05c      	b.n	80024b8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		case FlashState::CLEARING:
			if (state != FlashState::IDLE)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d15e      	bne.n	80024c4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x114>
			{
				return;
			}
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "CLEARING!\n", 10, 100);
 8002406:	2364      	movs	r3, #100	; 0x64
 8002408:	220a      	movs	r2, #10
 800240a:	4936      	ldr	r1, [pc, #216]	; (80024e4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x134>)
 800240c:	2002      	movs	r0, #2
 800240e:	f006 fa25 	bl	800885c <STRHAL_UART_Write_Blocking>
			if (!sendClearInitiated())
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 f887 	bl	8002526 <_ZN12W25Qxx_Flash18sendClearInitiatedEv>
 8002418:	4603      	mov	r3, r0
 800241a:	f083 0301 	eor.w	r3, r3, #1
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d151      	bne.n	80024c8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x118>
				return;
			if (!readConfig())
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 fac1 	bl	80029ac <_ZN12W25Qxx_Flash10readConfigEv>
 800242a:	4603      	mov	r3, r0
 800242c:	f083 0301 	eor.w	r3, r3, #1
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d14a      	bne.n	80024cc <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x11c>
				return;

			if (!chipErase())
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 fb4c 	bl	8002ad4 <_ZN12W25Qxx_Flash9chipEraseEv>
 800243c:	4603      	mov	r3, r0
 800243e:	f083 0301 	eor.w	r3, r3, #1
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	d034      	beq.n	80024b2 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x102>
				return;
 8002448:	e049      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
			break;
		case FlashState::READY:
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "READY!\n", 7, 100);
 800244a:	2364      	movs	r3, #100	; 0x64
 800244c:	2207      	movs	r2, #7
 800244e:	4926      	ldr	r1, [pc, #152]	; (80024e8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x138>)
 8002450:	2002      	movs	r0, #2
 8002452:	f006 fa03 	bl	800885c <STRHAL_UART_Write_Blocking>
			if (state != FlashState::CLEARING)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d138      	bne.n	80024d0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x120>
			{
				return;
			}
			if (!writeTempConfig())
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 fa8c 	bl	800297c <_ZN12W25Qxx_Flash15writeTempConfigEv>
 8002464:	4603      	mov	r3, r0
 8002466:	f083 0301 	eor.w	r3, r3, #1
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	d131      	bne.n	80024d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x124>
				return;
			if (!sendClearDone())
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f880 	bl	8002576 <_ZN12W25Qxx_Flash13sendClearDoneEv>
 8002476:	4603      	mov	r3, r0
 8002478:	f083 0301 	eor.w	r3, r3, #1
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d019      	beq.n	80024b6 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x106>
				return;
 8002482:	e02c      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>

			break;
		case FlashState::LOGGING:
			if (state != FlashState::READY)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b02      	cmp	r3, #2
 800248a:	d125      	bne.n	80024d8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x128>
			{
				return;
			}
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "LOGGING!\n", 9, 100);
 800248c:	2364      	movs	r3, #100	; 0x64
 800248e:	2209      	movs	r2, #9
 8002490:	4916      	ldr	r1, [pc, #88]	; (80024ec <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x13c>)
 8002492:	2002      	movs	r0, #2
 8002494:	f006 f9e2 	bl	800885c <STRHAL_UART_Write_Blocking>
			break;
 8002498:	e00e      	b.n	80024b8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		case FlashState::FULL:
			if (!sendFull())
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f893 	bl	80025c6 <_ZN12W25Qxx_Flash8sendFullEv>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f083 0301 	eor.w	r3, r3, #1
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d117      	bne.n	80024dc <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12c>
				return;
			break;
 80024ac:	e004      	b.n	80024b8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		default:
			break;
 80024ae:	bf00      	nop
 80024b0:	e002      	b.n	80024b8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
			break;
 80024b2:	bf00      	nop
 80024b4:	e000      	b.n	80024b8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
			break;
 80024b6:	bf00      	nop
	}
	state = nextState;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	609a      	str	r2, [r3, #8]
	return;
 80024be:	e00e      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024c0:	bf00      	nop
 80024c2:	e00c      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024c4:	bf00      	nop
 80024c6:	e00a      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024c8:	bf00      	nop
 80024ca:	e008      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024cc:	bf00      	nop
 80024ce:	e006      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024d0:	bf00      	nop
 80024d2:	e004      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024d4:	bf00      	nop
 80024d6:	e002      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024d8:	bf00      	nop
 80024da:	e000      	b.n	80024de <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024dc:	bf00      	nop
}
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	08008ed8 	.word	0x08008ed8
 80024e8:	08008ee4 	.word	0x08008ee4
 80024ec:	08008eec 	.word	0x08008eec

080024f0 <_ZN12W25Qxx_Flash8setStateE10FlashState>:

void W25Qxx_Flash::setState(FlashState nextState)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
	externalNextState = nextState;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <_ZN12W25Qxx_Flash8getStateEv>:

FlashState W25Qxx_Flash::getState()
{
 800250e:	b480      	push	{r7}
 8002510:	b083      	sub	sp, #12
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
	return state;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
}
 800251a:	4618      	mov	r0, r3
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <_ZN12W25Qxx_Flash18sendClearInitiatedEv>:

bool W25Qxx_Flash::sendClearInitiated()
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b094      	sub	sp, #80	; 0x50
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 800252e:	f107 030c 	add.w	r3, r7, #12
 8002532:	2242      	movs	r2, #66	; 0x42
 8002534:	2100      	movs	r1, #0
 8002536:	4618      	mov	r0, r3
 8002538:	f006 fb9c 	bl	8008c74 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 800253c:	2313      	movs	r3, #19
 800253e:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8002540:	7b3b      	ldrb	r3, [r7, #12]
 8002542:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002546:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8002548:	7b3b      	ldrb	r3, [r7, #12]
 800254a:	f36f 1387 	bfc	r3, #6, #2
 800254e:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = INITIATED;
 8002550:	2300      	movs	r3, #0
 8002552:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 8002554:	f107 030c 	add.w	r3, r7, #12
 8002558:	2205      	movs	r2, #5
 800255a:	4619      	mov	r1, r3
 800255c:	2000      	movs	r0, #0
 800255e:	f7fe f879 	bl	8000654 <_ZN3Can4sendEmPhh>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	bf0c      	ite	eq
 8002568:	2301      	moveq	r3, #1
 800256a:	2300      	movne	r3, #0
 800256c:	b2db      	uxtb	r3, r3
}
 800256e:	4618      	mov	r0, r3
 8002570:	3750      	adds	r7, #80	; 0x50
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <_ZN12W25Qxx_Flash13sendClearDoneEv>:

bool W25Qxx_Flash::sendClearDone()
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b094      	sub	sp, #80	; 0x50
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 800257e:	f107 030c 	add.w	r3, r7, #12
 8002582:	2242      	movs	r2, #66	; 0x42
 8002584:	2100      	movs	r1, #0
 8002586:	4618      	mov	r0, r3
 8002588:	f006 fb74 	bl	8008c74 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 800258c:	2313      	movs	r3, #19
 800258e:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8002590:	7b3b      	ldrb	r3, [r7, #12]
 8002592:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002596:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8002598:	7b3b      	ldrb	r3, [r7, #12]
 800259a:	f36f 1387 	bfc	r3, #6, #2
 800259e:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = COMPLETED;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 80025a4:	f107 030c 	add.w	r3, r7, #12
 80025a8:	2205      	movs	r2, #5
 80025aa:	4619      	mov	r1, r3
 80025ac:	2000      	movs	r0, #0
 80025ae:	f7fe f851 	bl	8000654 <_ZN3Can4sendEmPhh>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	bf0c      	ite	eq
 80025b8:	2301      	moveq	r3, #1
 80025ba:	2300      	movne	r3, #0
 80025bc:	b2db      	uxtb	r3, r3
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3750      	adds	r7, #80	; 0x50
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <_ZN12W25Qxx_Flash8sendFullEv>:

bool W25Qxx_Flash::sendFull()
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b094      	sub	sp, #80	; 0x50
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	2242      	movs	r2, #66	; 0x42
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f006 fb4c 	bl	8008c74 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 80025dc:	2313      	movs	r3, #19
 80025de:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 80025e0:	7b3b      	ldrb	r3, [r7, #12]
 80025e2:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80025e6:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 80025e8:	7b3b      	ldrb	r3, [r7, #12]
 80025ea:	f36f 1387 	bfc	r3, #6, #2
 80025ee:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = FULL;
 80025f0:	2302      	movs	r3, #2
 80025f2:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 80025f4:	f107 030c 	add.w	r3, r7, #12
 80025f8:	2205      	movs	r2, #5
 80025fa:	4619      	mov	r1, r3
 80025fc:	2000      	movs	r0, #0
 80025fe:	f7fe f829 	bl	8000654 <_ZN3Can4sendEmPhh>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	bf0c      	ite	eq
 8002608:	2301      	moveq	r3, #1
 800260a:	2300      	movne	r3, #0
 800260c:	b2db      	uxtb	r3, r3
}
 800260e:	4618      	mov	r0, r3
 8002610:	3750      	adds	r7, #80	; 0x50
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <_ZN12W25Qxx_Flash6addLogEPhh>:

void W25Qxx_Flash::addLog(uint8_t *data, uint8_t n)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b084      	sub	sp, #16
 800261a:	af00      	add	r7, sp, #0
 800261c:	60f8      	str	r0, [r7, #12]
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	4613      	mov	r3, r2
 8002622:	71fb      	strb	r3, [r7, #7]
	if (state != FlashState::LOGGING)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	2b03      	cmp	r3, #3
 800262a:	d11d      	bne.n	8002668 <_ZN12W25Qxx_Flash6addLogEPhh+0x52>
		return;
	if (loggingIndex + n >= 256)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 8002632:	461a      	mov	r2, r3
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	4413      	add	r3, r2
 8002638:	2bff      	cmp	r3, #255	; 0xff
 800263a:	dc17      	bgt.n	800266c <_ZN12W25Qxx_Flash6addLogEPhh+0x56>
		return;
	memcpy(&loggingBuffer[loggingIndex], data, n);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 8002642:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	4413      	add	r3, r2
 800264a:	79fa      	ldrb	r2, [r7, #7]
 800264c:	68b9      	ldr	r1, [r7, #8]
 800264e:	4618      	mov	r0, r3
 8002650:	f006 fb02 	bl	8008c58 <memcpy>
	loggingIndex += n;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f893 2230 	ldrb.w	r2, [r3, #560]	; 0x230
 800265a:	79fb      	ldrb	r3, [r7, #7]
 800265c:	4413      	add	r3, r2
 800265e:	b2da      	uxtb	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8002666:	e002      	b.n	800266e <_ZN12W25Qxx_Flash6addLogEPhh+0x58>
		return;
 8002668:	bf00      	nop
 800266a:	e000      	b.n	800266e <_ZN12W25Qxx_Flash6addLogEPhh+0x58>
		return;
 800266c:	bf00      	nop
}
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <_ZNK12W25Qxx_Flash9readSREG1ERh>:

bool W25Qxx_Flash::readSREG1(uint8_t &sreg1) const
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction_size = 1;
 800267e:	2301      	movs	r3, #1
 8002680:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	773b      	strb	r3, [r7, #28]

	cmd.instruction = 0x05;
 800268e:	2305      	movs	r3, #5
 8002690:	733b      	strb	r3, [r7, #12]
	if (STRHAL_QSPI_Indirect_Read(&cmd, &sreg1, 1, 100) != 1)
 8002692:	f107 000c 	add.w	r0, r7, #12
 8002696:	2364      	movs	r3, #100	; 0x64
 8002698:	2201      	movs	r2, #1
 800269a:	6839      	ldr	r1, [r7, #0]
 800269c:	f004 fbc4 	bl	8006e28 <STRHAL_QSPI_Indirect_Read>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	bf14      	ite	ne
 80026a6:	2301      	movne	r3, #1
 80026a8:	2300      	moveq	r3, #0
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <_ZNK12W25Qxx_Flash9readSREG1ERh+0x40>
		return false;
 80026b0:	2300      	movs	r3, #0
 80026b2:	e000      	b.n	80026b6 <_ZNK12W25Qxx_Flash9readSREG1ERh+0x42>

	return true;
 80026b4:	2301      	movs	r3, #1
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3720      	adds	r7, #32
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <_ZN12W25Qxx_Flash11writeEnableEv>:
{
	return readSREG1(sreg1) && readSREG2(sreg2) && readSREG3(sreg3);
}

bool W25Qxx_Flash::writeEnable()
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b088      	sub	sp, #32
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x06;
 80026c6:	2306      	movs	r3, #6
 80026c8:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 80026ca:	2301      	movs	r3, #1
 80026cc:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 80026da:	2364      	movs	r3, #100	; 0x64
 80026dc:	2200      	movs	r2, #0
 80026de:	2101      	movs	r1, #1
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 fa35 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 80026e6:	4603      	mov	r3, r0
 80026e8:	0fdb      	lsrs	r3, r3, #31
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <_ZN12W25Qxx_Flash11writeEnableEv+0x36>
		return false;
 80026f0:	2300      	movs	r3, #0
 80026f2:	e00c      	b.n	800270e <_ZN12W25Qxx_Flash11writeEnableEv+0x50>

	return STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) == 0;
 80026f4:	f107 000c 	add.w	r0, r7, #12
 80026f8:	2364      	movs	r3, #100	; 0x64
 80026fa:	2200      	movs	r2, #0
 80026fc:	2100      	movs	r1, #0
 80026fe:	f004 fad9 	bl	8006cb4 <STRHAL_QSPI_Indirect_Write>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	bf0c      	ite	eq
 8002708:	2301      	moveq	r3, #1
 800270a:	2300      	movne	r3, #0
 800270c:	b2db      	uxtb	r3, r3
}
 800270e:	4618      	mov	r0, r3
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_ZN12W25Qxx_Flash10disableWPSEv>:

	return true;
}

bool W25Qxx_Flash::disableWPS()
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b088      	sub	sp, #32
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x11;
 800271e:	2311      	movs	r3, #17
 8002720:	733b      	strb	r3, [r7, #12]
	//cmd.instruction = 0x98;
	cmd.instruction_size = 1;
 8002722:	2301      	movs	r3, #1
 8002724:	737b      	strb	r3, [r7, #13]
	cmd.addr = 0;
 8002726:	2300      	movs	r3, #0
 8002728:	613b      	str	r3, [r7, #16]
	cmd.addr_size = 0;
 800272a:	2300      	movs	r3, #0
 800272c:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002732:	2300      	movs	r3, #0
 8002734:	773b      	strb	r3, [r7, #28]

	uint8_t value = 0xFB;
 8002736:	23fb      	movs	r3, #251	; 0xfb
 8002738:	72fb      	strb	r3, [r7, #11]

	if (waitForSREGFlag(0x01, false, 10) < 0)
 800273a:	230a      	movs	r3, #10
 800273c:	2200      	movs	r2, #0
 800273e:	2101      	movs	r1, #1
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 fa05 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002746:	4603      	mov	r3, r0
 8002748:	0fdb      	lsrs	r3, r3, #31
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <_ZN12W25Qxx_Flash10disableWPSEv+0x3e>
		return false;
 8002750:	2300      	movs	r3, #0
 8002752:	e01d      	b.n	8002790 <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	if (!writeEnable())
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff ffb2 	bl	80026be <_ZN12W25Qxx_Flash11writeEnableEv>
 800275a:	4603      	mov	r3, r0
 800275c:	f083 0301 	eor.w	r3, r3, #1
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <_ZN12W25Qxx_Flash10disableWPSEv+0x54>
		return false;
 8002766:	2300      	movs	r3, #0
 8002768:	e012      	b.n	8002790 <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	if (STRHAL_QSPI_Indirect_Write(&cmd, &value, 1, 100) != 1)
 800276a:	f107 010b 	add.w	r1, r7, #11
 800276e:	f107 000c 	add.w	r0, r7, #12
 8002772:	2364      	movs	r3, #100	; 0x64
 8002774:	2201      	movs	r2, #1
 8002776:	f004 fa9d 	bl	8006cb4 <STRHAL_QSPI_Indirect_Write>
 800277a:	4603      	mov	r3, r0
 800277c:	2b01      	cmp	r3, #1
 800277e:	bf14      	ite	ne
 8002780:	2301      	movne	r3, #1
 8002782:	2300      	moveq	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <_ZN12W25Qxx_Flash10disableWPSEv+0x78>
		return false;
 800278a:	2300      	movs	r3, #0
 800278c:	e000      	b.n	8002790 <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	return true;
 800278e:	2301      	movs	r3, #1
}
 8002790:	4618      	mov	r0, r3
 8002792:	3720      	adds	r7, #32
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv>:

bool W25Qxx_Flash::enter4ByteAddrMode()
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b088      	sub	sp, #32
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0xB7;
 80027a0:	23b7      	movs	r3, #183	; 0xb7
 80027a2:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 80027a4:	2301      	movs	r3, #1
 80027a6:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	753b      	strb	r3, [r7, #20]
	cmd.addr = 0x000000;
 80027ac:	2300      	movs	r3, #0
 80027ae:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	773b      	strb	r3, [r7, #28]

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 80027b8:	f107 000c 	add.w	r0, r7, #12
 80027bc:	2364      	movs	r3, #100	; 0x64
 80027be:	2200      	movs	r2, #0
 80027c0:	2100      	movs	r1, #0
 80027c2:	f004 fa77 	bl	8006cb4 <STRHAL_QSPI_Indirect_Write>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv+0x42>
		return false;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv+0x44>

	return true;
 80027da:	2301      	movs	r3, #1
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3720      	adds	r7, #32
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <_ZN12W25Qxx_Flash13writeNextPageEPKhm>:

	return true;
}

uint32_t W25Qxx_Flash::writeNextPage(const uint8_t *data, uint32_t n)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
	if (sectorCount == 8192 - 1)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d101      	bne.n	8002800 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x1c>
	{
		return 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	e020      	b.n	8002842 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x5e>
	 return 0;
	 if(!sectorErase(sectorCount))
	 return 0;
	 }*/

	uint32_t numWritten = write((pageCount << 8) | (sectorCount << 12), data, n);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	021a      	lsls	r2, r3, #8
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	031b      	lsls	r3, r3, #12
 800280c:	ea42 0103 	orr.w	r1, r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 f818 	bl	800284a <_ZN12W25Qxx_Flash5writeEmPKhm>
 800281a:	6178      	str	r0, [r7, #20]
	(void) numWritten;
	/*if(numWritten == n)
	 return 0;*/

	if (pageCount == 15)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	2b0f      	cmp	r3, #15
 8002822:	d108      	bne.n	8002836 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x52>
	{
		pageCount = 0;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	60da      	str	r2, [r3, #12]
		sectorCount++;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	1c5a      	adds	r2, r3, #1
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	611a      	str	r2, [r3, #16]
 8002834:	e004      	b.n	8002840 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x5c>
	}
	else
	{
		pageCount++;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	60da      	str	r2, [r3, #12]
	}

	return n;
 8002840:	687b      	ldr	r3, [r7, #4]
}
 8002842:	4618      	mov	r0, r3
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <_ZN12W25Qxx_Flash5writeEmPKhm>:

uint32_t W25Qxx_Flash::write(uint32_t address, const uint8_t *data, uint32_t n)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b08a      	sub	sp, #40	; 0x28
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	603b      	str	r3, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x12;
 8002858:	2312      	movs	r3, #18
 800285a:	753b      	strb	r3, [r7, #20]
	cmd.instruction_size = 1;
 800285c:	2301      	movs	r3, #1
 800285e:	757b      	strb	r3, [r7, #21]
	cmd.addr = address;
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	61bb      	str	r3, [r7, #24]
	cmd.addr_size = 4;
 8002864:	2304      	movs	r3, #4
 8002866:	773b      	strb	r3, [r7, #28]
	cmd.alt_size = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	777b      	strb	r3, [r7, #29]
	cmd.dummy_size = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002872:	2364      	movs	r3, #100	; 0x64
 8002874:	2200      	movs	r2, #0
 8002876:	2101      	movs	r1, #1
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f969 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 800287e:	4603      	mov	r3, r0
 8002880:	0fdb      	lsrs	r3, r3, #31
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <_ZN12W25Qxx_Flash5writeEmPKhm+0x42>
		return 0;
 8002888:	2300      	movs	r3, #0
 800288a:	e024      	b.n	80028d6 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	if (!writeEnable())
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f7ff ff16 	bl	80026be <_ZN12W25Qxx_Flash11writeEnableEv>
 8002892:	4603      	mov	r3, r0
 8002894:	f083 0301 	eor.w	r3, r3, #1
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <_ZN12W25Qxx_Flash5writeEmPKhm+0x58>
		return 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	e019      	b.n	80028d6 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	if (n > PAGE_SIZE)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028a8:	d902      	bls.n	80028b0 <_ZN12W25Qxx_Flash5writeEmPKhm+0x66>
		n = PAGE_SIZE;
 80028aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028ae:	603b      	str	r3, [r7, #0]

	if (STRHAL_QSPI_Indirect_Write(&cmd, data, n, 100) != n)
 80028b0:	f107 0014 	add.w	r0, r7, #20
 80028b4:	2364      	movs	r3, #100	; 0x64
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	6879      	ldr	r1, [r7, #4]
 80028ba:	f004 f9fb 	bl	8006cb4 <STRHAL_QSPI_Indirect_Write>
 80028be:	4602      	mov	r2, r0
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	4293      	cmp	r3, r2
 80028c4:	bf14      	ite	ne
 80028c6:	2301      	movne	r3, #1
 80028c8:	2300      	moveq	r3, #0
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8a>
		return 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	e000      	b.n	80028d6 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	return n;
 80028d4:	683b      	ldr	r3, [r7, #0]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3728      	adds	r7, #40	; 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <_ZN12W25Qxx_Flash4readEmPhm>:

uint32_t W25Qxx_Flash::read(uint32_t address, uint8_t *data, uint32_t n)
{
 80028de:	b5b0      	push	{r4, r5, r7, lr}
 80028e0:	b08a      	sub	sp, #40	; 0x28
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	607a      	str	r2, [r7, #4]
 80028ea:	603b      	str	r3, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x13;
 80028ec:	2313      	movs	r3, #19
 80028ee:	753b      	strb	r3, [r7, #20]
	cmd.instruction_size = 1;
 80028f0:	2301      	movs	r3, #1
 80028f2:	757b      	strb	r3, [r7, #21]
	cmd.addr = address;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	61bb      	str	r3, [r7, #24]
	cmd.addr_size = 4;
 80028f8:	2304      	movs	r3, #4
 80028fa:	773b      	strb	r3, [r7, #28]
	cmd.alt_size = 0;
 80028fc:	2300      	movs	r3, #0
 80028fe:	777b      	strb	r3, [r7, #29]
	cmd.dummy_size = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if ((uint64_t) address + n > (uint64_t) (1 << SIZE_2N))
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	4618      	mov	r0, r3
 800290a:	f04f 0100 	mov.w	r1, #0
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	f04f 0300 	mov.w	r3, #0
 8002916:	1884      	adds	r4, r0, r2
 8002918:	eb41 0503 	adc.w	r5, r1, r3
 800291c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002920:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002924:	42ab      	cmp	r3, r5
 8002926:	bf08      	it	eq
 8002928:	42a2      	cmpeq	r2, r4
 800292a:	d202      	bcs.n	8002932 <_ZN12W25Qxx_Flash4readEmPhm+0x54>
		n = 0xFFFFFFFF - address;
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	43db      	mvns	r3, r3
 8002930:	603b      	str	r3, [r7, #0]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002932:	2364      	movs	r3, #100	; 0x64
 8002934:	2200      	movs	r2, #0
 8002936:	2101      	movs	r1, #1
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f909 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 800293e:	4603      	mov	r3, r0
 8002940:	0fdb      	lsrs	r3, r3, #31
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <_ZN12W25Qxx_Flash4readEmPhm+0x6e>
		return 0;
 8002948:	2300      	movs	r3, #0
 800294a:	e013      	b.n	8002974 <_ZN12W25Qxx_Flash4readEmPhm+0x96>

	if (STRHAL_QSPI_Indirect_Read(&cmd, data, n, 1000) != n)
 800294c:	f107 0014 	add.w	r0, r7, #20
 8002950:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	f004 fa66 	bl	8006e28 <STRHAL_QSPI_Indirect_Read>
 800295c:	4602      	mov	r2, r0
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	4293      	cmp	r3, r2
 8002962:	bf14      	ite	ne
 8002964:	2301      	movne	r3, #1
 8002966:	2300      	moveq	r3, #0
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <_ZN12W25Qxx_Flash4readEmPhm+0x94>
		return 0;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <_ZN12W25Qxx_Flash4readEmPhm+0x96>

	return n;
 8002972:	683b      	ldr	r3, [r7, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	3728      	adds	r7, #40	; 0x28
 8002978:	46bd      	mov	sp, r7
 800297a:	bdb0      	pop	{r4, r5, r7, pc}

0800297c <_ZN12W25Qxx_Flash15writeTempConfigEv>:

	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
}

bool W25Qxx_Flash::writeTempConfig()
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f103 0214 	add.w	r2, r3, #20
 800298a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800298e:	2100      	movs	r1, #0
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff ff5a 	bl	800284a <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002996:	4603      	mov	r3, r0
 8002998:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800299c:	bf0c      	ite	eq
 800299e:	2301      	moveq	r3, #1
 80029a0:	2300      	movne	r3, #0
 80029a2:	b2db      	uxtb	r3, r3
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <_ZN12W25Qxx_Flash10readConfigEv>:

	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
}

bool W25Qxx_Flash::readConfig()
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
	return read(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f103 0214 	add.w	r2, r3, #20
 80029ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029be:	2100      	movs	r1, #0
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff ff8c 	bl	80028de <_ZN12W25Qxx_Flash4readEmPhm>
 80029c6:	4603      	mov	r3, r0
 80029c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029cc:	bf0c      	ite	eq
 80029ce:	2301      	moveq	r3, #1
 80029d0:	2300      	movne	r3, #0
 80029d2:	b2db      	uxtb	r3, r3
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <_ZN12W25Qxx_Flash11configResetEv>:
	return sectorErase(CONFIG_BASE >> 12);
}

// Resets config, i.e. sets all config registers to 0x000
bool W25Qxx_Flash::configReset()
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < PAGE_SIZE / 4; i++)
 80029e4:	2300      	movs	r3, #0
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2b3f      	cmp	r3, #63	; 0x3f
 80029ec:	dc0a      	bgt.n	8002a04 <_ZN12W25Qxx_Flash11configResetEv+0x28>
	{
		config.reg[i] = 0;
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	3304      	adds	r3, #4
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	2200      	movs	r2, #0
 80029fa:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < PAGE_SIZE / 4; i++)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	3301      	adds	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	e7f1      	b.n	80029e8 <_ZN12W25Qxx_Flash11configResetEv+0xc>
	}
	return sectorErase(CONFIG_BASE >> 12) && write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 8002a04:	2100      	movs	r1, #0
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f817 	bl	8002a3a <_ZN12W25Qxx_Flash11sectorEraseEm>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00e      	beq.n	8002a30 <_ZN12W25Qxx_Flash11configResetEv+0x54>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f103 0214 	add.w	r2, r3, #20
 8002a18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff ff13 	bl	800284a <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002a24:	4603      	mov	r3, r0
 8002a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a2a:	d101      	bne.n	8002a30 <_ZN12W25Qxx_Flash11configResetEv+0x54>
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e000      	b.n	8002a32 <_ZN12W25Qxx_Flash11configResetEv+0x56>
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <_ZN12W25Qxx_Flash11sectorEraseEm>:

bool W25Qxx_Flash::sectorErase(uint32_t sector)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b088      	sub	sp, #32
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
 8002a42:	6039      	str	r1, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x21;
 8002a44:	2321      	movs	r3, #33	; 0x21
 8002a46:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 4;
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	753b      	strb	r3, [r7, #20]
	cmd.addr = sector << 12;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	031b      	lsls	r3, r3, #12
 8002a54:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002a5e:	2364      	movs	r3, #100	; 0x64
 8002a60:	2200      	movs	r2, #0
 8002a62:	2101      	movs	r1, #1
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f000 f873 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	0fdb      	lsrs	r3, r3, #31
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <_ZN12W25Qxx_Flash11sectorEraseEm+0x3e>
		return false;
 8002a74:	2300      	movs	r3, #0
 8002a76:	e029      	b.n	8002acc <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (!writeEnable())
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff fe20 	bl	80026be <_ZN12W25Qxx_Flash11writeEnableEv>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f083 0301 	eor.w	r3, r3, #1
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <_ZN12W25Qxx_Flash11sectorEraseEm+0x54>
		return false;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	e01e      	b.n	8002acc <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002a8e:	f107 000c 	add.w	r0, r7, #12
 8002a92:	2364      	movs	r3, #100	; 0x64
 8002a94:	2200      	movs	r2, #0
 8002a96:	2100      	movs	r1, #0
 8002a98:	f004 f90c 	bl	8006cb4 <STRHAL_QSPI_Indirect_Write>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	bf14      	ite	ne
 8002aa2:	2301      	movne	r3, #1
 8002aa4:	2300      	moveq	r3, #0
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <_ZN12W25Qxx_Flash11sectorEraseEm+0x76>
		return false;
 8002aac:	2300      	movs	r3, #0
 8002aae:	e00d      	b.n	8002acc <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002ab0:	2364      	movs	r3, #100	; 0x64
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f84a 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002abc:	4603      	mov	r3, r0
 8002abe:	0fdb      	lsrs	r3, r3, #31
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <_ZN12W25Qxx_Flash11sectorEraseEm+0x90>
		return false;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	return true;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3720      	adds	r7, #32
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <_ZN12W25Qxx_Flash9chipEraseEv>:

bool W25Qxx_Flash::chipErase()
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0xC7;
 8002adc:	23c7      	movs	r3, #199	; 0xc7
 8002ade:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	753b      	strb	r3, [r7, #20]
	cmd.addr = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002af0:	2300      	movs	r3, #0
 8002af2:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002af4:	2364      	movs	r3, #100	; 0x64
 8002af6:	2200      	movs	r2, #0
 8002af8:	2101      	movs	r1, #1
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f828 	bl	8002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002b00:	4603      	mov	r3, r0
 8002b02:	0fdb      	lsrs	r3, r3, #31
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <_ZN12W25Qxx_Flash9chipEraseEv+0x3a>
		return false;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	e01c      	b.n	8002b48 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	if (!writeEnable())
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff fdd5 	bl	80026be <_ZN12W25Qxx_Flash11writeEnableEv>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f083 0301 	eor.w	r3, r3, #1
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <_ZN12W25Qxx_Flash9chipEraseEv+0x50>
		return false;
 8002b20:	2300      	movs	r3, #0
 8002b22:	e011      	b.n	8002b48 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002b24:	f107 000c 	add.w	r0, r7, #12
 8002b28:	2364      	movs	r3, #100	; 0x64
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	f004 f8c1 	bl	8006cb4 <STRHAL_QSPI_Indirect_Write>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <_ZN12W25Qxx_Flash9chipEraseEv+0x72>
		return false;
 8002b42:	2300      	movs	r3, #0
 8002b44:	e000      	b.n	8002b48 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	//if(waitForSREGFlag(0x01, false, 100) < 0)
	//return false;

	return true;
 8002b46:	2301      	movs	r3, #1
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3720      	adds	r7, #32
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>:

int W25Qxx_Flash::waitForSREGFlag(uint8_t flag, bool state, uint16_t tot)
{
 8002b50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b54:	b086      	sub	sp, #24
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
 8002b5a:	4608      	mov	r0, r1
 8002b5c:	4611      	mov	r1, r2
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4603      	mov	r3, r0
 8002b62:	70fb      	strb	r3, [r7, #3]
 8002b64:	460b      	mov	r3, r1
 8002b66:	70bb      	strb	r3, [r7, #2]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	803b      	strh	r3, [r7, #0]
	uint64_t start = STRHAL_Systick_GetTick();
 8002b6c:	f004 fb48 	bl	8007200 <STRHAL_Systick_GetTick>
 8002b70:	e9c7 0104 	strd	r0, r1, [r7, #16]
	uint8_t sreg1;

	if (state)
 8002b74:	78bb      	ldrb	r3, [r7, #2]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d02b      	beq.n	8002bd2 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x82>
	{
		do
		{
			if (!readSREG1(sreg1))
 8002b7a:	f107 030f 	add.w	r3, r7, #15
 8002b7e:	4619      	mov	r1, r3
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff fd77 	bl	8002674 <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002b86:	4603      	mov	r3, r0
 8002b88:	f083 0301 	eor.w	r3, r3, #1
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x48>
				return -1;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b96:	e046      	b.n	8002c26 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>

			if (STRHAL_Systick_GetTick() - start > 100)
 8002b98:	f004 fb32 	bl	8007200 <STRHAL_Systick_GetTick>
 8002b9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ba0:	ebb0 0802 	subs.w	r8, r0, r2
 8002ba4:	eb61 0903 	sbc.w	r9, r1, r3
 8002ba8:	f1b9 0f00 	cmp.w	r9, #0
 8002bac:	bf08      	it	eq
 8002bae:	f1b8 0f65 	cmpeq.w	r8, #101	; 0x65
 8002bb2:	bf2c      	ite	cs
 8002bb4:	2301      	movcs	r3, #1
 8002bb6:	2300      	movcc	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d002      	beq.n	8002bc4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x74>
				return -1;
 8002bbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bc2:	e030      	b.n	8002c26 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>
		} while (!(sreg1 & flag));
 8002bc4:	7bfa      	ldrb	r2, [r7, #15]
 8002bc6:	78fb      	ldrb	r3, [r7, #3]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d129      	bne.n	8002c24 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>
		do
 8002bd0:	e7d3      	b.n	8002b7a <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x2a>
	}
	else
	{
		do
		{
			if (!readSREG1(sreg1))
 8002bd2:	f107 030f 	add.w	r3, r7, #15
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff fd4b 	bl	8002674 <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002bde:	4603      	mov	r3, r0
 8002be0:	f083 0301 	eor.w	r3, r3, #1
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xa0>
				return -1;
 8002bea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bee:	e01a      	b.n	8002c26 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>

			if (STRHAL_Systick_GetTick() - start > 100)
 8002bf0:	f004 fb06 	bl	8007200 <STRHAL_Systick_GetTick>
 8002bf4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bf8:	1a84      	subs	r4, r0, r2
 8002bfa:	eb61 0503 	sbc.w	r5, r1, r3
 8002bfe:	2d00      	cmp	r5, #0
 8002c00:	bf08      	it	eq
 8002c02:	2c65      	cmpeq	r4, #101	; 0x65
 8002c04:	bf2c      	ite	cs
 8002c06:	2301      	movcs	r3, #1
 8002c08:	2300      	movcc	r3, #0
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xc6>
				return -1;
 8002c10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c14:	e007      	b.n	8002c26 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>
		} while (sreg1 & flag);
 8002c16:	7bfa      	ldrb	r2, [r7, #15]
 8002c18:	78fb      	ldrb	r3, [r7, #3]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d000      	beq.n	8002c24 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>
		do
 8002c22:	e7d6      	b.n	8002bd2 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x82>
	}

	return 0;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002c30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c30:	480d      	ldr	r0, [pc, #52]	; (8002c68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c32:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c34:	480d      	ldr	r0, [pc, #52]	; (8002c6c <LoopForever+0x6>)
  ldr r1, =_edata
 8002c36:	490e      	ldr	r1, [pc, #56]	; (8002c70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c38:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <LoopForever+0xe>)
  movs r3, #0
 8002c3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002c3c:	e002      	b.n	8002c44 <LoopCopyDataInit>

08002c3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c42:	3304      	adds	r3, #4

08002c44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c48:	d3f9      	bcc.n	8002c3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c4a:	4a0b      	ldr	r2, [pc, #44]	; (8002c78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c4c:	4c0b      	ldr	r4, [pc, #44]	; (8002c7c <LoopForever+0x16>)
  movs r3, #0
 8002c4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c50:	e001      	b.n	8002c56 <LoopFillZerobss>

08002c52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c54:	3204      	adds	r2, #4

08002c56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c58:	d3fb      	bcc.n	8002c52 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c5a:	f7fe fa65 	bl	8001128 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c5e:	f005 ffcf 	bl	8008c00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c62:	f7fe f9c3 	bl	8000fec <main>

08002c66 <LoopForever>:

LoopForever:
    b LoopForever
 8002c66:	e7fe      	b.n	8002c66 <LoopForever>
  ldr   r0, =_estack
 8002c68:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8002c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c70:	20000784 	.word	0x20000784
  ldr r2, =_sidata
 8002c74:	0800a088 	.word	0x0800a088
  ldr r2, =_sbss
 8002c78:	20000788 	.word	0x20000788
  ldr r4, =_ebss
 8002c7c:	20000b74 	.word	0x20000b74

08002c80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c80:	e7fe      	b.n	8002c80 <ADC1_2_IRQHandler>

08002c82 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
 8002c8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	f023 020f 	bic.w	r2, r3, #15
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d101      	bne.n	8002cc0 <LL_ADC_IsEnabled+0x18>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e000      	b.n	8002cc2 <LL_ADC_IsEnabled+0x1a>
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a27      	ldr	r2, [pc, #156]	; (8002d80 <LL_ADC_CommonInit+0xb0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d10f      	bne.n	8002d06 <LL_ADC_CommonInit+0x36>
 8002ce6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002cea:	f7ff ffdd 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002cee:	4604      	mov	r4, r0
 8002cf0:	4824      	ldr	r0, [pc, #144]	; (8002d84 <LL_ADC_CommonInit+0xb4>)
 8002cf2:	f7ff ffd9 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	4323      	orrs	r3, r4
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	bf0c      	ite	eq
 8002cfe:	2301      	moveq	r3, #1
 8002d00:	2300      	movne	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	e012      	b.n	8002d2c <LL_ADC_CommonInit+0x5c>
 8002d06:	4820      	ldr	r0, [pc, #128]	; (8002d88 <LL_ADC_CommonInit+0xb8>)
 8002d08:	f7ff ffce 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002d0c:	4604      	mov	r4, r0
 8002d0e:	481f      	ldr	r0, [pc, #124]	; (8002d8c <LL_ADC_CommonInit+0xbc>)
 8002d10:	f7ff ffca 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002d14:	4603      	mov	r3, r0
 8002d16:	431c      	orrs	r4, r3
 8002d18:	481d      	ldr	r0, [pc, #116]	; (8002d90 <LL_ADC_CommonInit+0xc0>)
 8002d1a:	f7ff ffc5 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	4323      	orrs	r3, r4
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	bf0c      	ite	eq
 8002d26:	2301      	moveq	r3, #1
 8002d28:	2300      	movne	r3, #0
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d020      	beq.n	8002d72 <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d012      	beq.n	8002d5e <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <LL_ADC_CommonInit+0xc4>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	6811      	ldr	r1, [r2, #0]
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	6852      	ldr	r2, [r2, #4]
 8002d48:	4311      	orrs	r1, r2
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	6892      	ldr	r2, [r2, #8]
 8002d4e:	4311      	orrs	r1, r2
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	68d2      	ldr	r2, [r2, #12]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	431a      	orrs	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	e00b      	b.n	8002d76 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <LL_ADC_CommonInit+0xc4>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	6812      	ldr	r2, [r2, #0]
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	e001      	b.n	8002d76 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd90      	pop	{r4, r7, pc}
 8002d80:	50000300 	.word	0x50000300
 8002d84:	50000100 	.word	0x50000100
 8002d88:	50000400 	.word	0x50000400
 8002d8c:	50000500 	.word	0x50000500
 8002d90:	50000600 	.word	0x50000600
 8002d94:	ffc030e0 	.word	0xffc030e0

08002d98 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff ff7e 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d111      	bne.n	8002dd6 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002dba:	f023 0318 	bic.w	r3, r3, #24
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	6811      	ldr	r1, [r2, #0]
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	6852      	ldr	r2, [r2, #4]
 8002dc6:	4311      	orrs	r1, r2
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	6892      	ldr	r2, [r2, #8]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	60da      	str	r2, [r3, #12]
 8002dd4:	e001      	b.n	8002dda <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff ff58 	bl	8002ca8 <LL_ADC_IsEnabled>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d132      	bne.n	8002e64 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d015      	beq.n	8002e32 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	4b1a      	ldr	r3, [pc, #104]	; (8002e74 <LL_ADC_REG_Init+0x90>)
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	6811      	ldr	r1, [r2, #0]
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	6892      	ldr	r2, [r2, #8]
 8002e16:	4311      	orrs	r1, r2
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	68d2      	ldr	r2, [r2, #12]
 8002e1c:	4311      	orrs	r1, r2
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	6912      	ldr	r2, [r2, #16]
 8002e22:	4311      	orrs	r1, r2
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	6952      	ldr	r2, [r2, #20]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	60da      	str	r2, [r3, #12]
 8002e30:	e011      	b.n	8002e56 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68da      	ldr	r2, [r3, #12]
 8002e36:	4b0f      	ldr	r3, [pc, #60]	; (8002e74 <LL_ADC_REG_Init+0x90>)
 8002e38:	4013      	ands	r3, r2
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6811      	ldr	r1, [r2, #0]
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	68d2      	ldr	r2, [r2, #12]
 8002e42:	4311      	orrs	r1, r2
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	6912      	ldr	r2, [r2, #16]
 8002e48:	4311      	orrs	r1, r2
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	6952      	ldr	r2, [r2, #20]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	431a      	orrs	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7ff ff10 	bl	8002c82 <LL_ADC_REG_SetSequencerLength>
 8002e62:	e001      	b.n	8002e68 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	fff0c01c 	.word	0xfff0c01c

08002e78 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b087      	sub	sp, #28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002e88:	4a0e      	ldr	r2, [pc, #56]	; (8002ec4 <LL_DMA_ConfigTransfer+0x4c>)
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	461a      	mov	r2, r3
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	4413      	add	r3, r2
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea0:	4908      	ldr	r1, [pc, #32]	; (8002ec4 <LL_DMA_ConfigTransfer+0x4c>)
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	440a      	add	r2, r1
 8002ea6:	7812      	ldrb	r2, [r2, #0]
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	440a      	add	r2, r1
 8002eae:	4611      	mov	r1, r2
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
             Configuration);
}
 8002eb6:	bf00      	nop
 8002eb8:	371c      	adds	r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	08009014 	.word	0x08009014

08002ec8 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8002ed8:	4a0d      	ldr	r2, [pc, #52]	; (8002f10 <LL_DMA_SetDataLength+0x48>)
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	4413      	add	r3, r2
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	0c1b      	lsrs	r3, r3, #16
 8002eea:	041b      	lsls	r3, r3, #16
 8002eec:	4908      	ldr	r1, [pc, #32]	; (8002f10 <LL_DMA_SetDataLength+0x48>)
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	440a      	add	r2, r1
 8002ef2:	7812      	ldrb	r2, [r2, #0]
 8002ef4:	4611      	mov	r1, r2
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	440a      	add	r2, r1
 8002efa:	4611      	mov	r1, r2
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8002f02:	bf00      	nop
 8002f04:	371c      	adds	r7, #28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	08009014 	.word	0x08009014

08002f14 <LL_DMA_SetMemoryAddress>:
  *         (*) Not on all G4 devices
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b087      	sub	sp, #28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8002f24:	4a07      	ldr	r2, [pc, #28]	; (8002f44 <LL_DMA_SetMemoryAddress+0x30>)
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	4413      	add	r3, r2
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	4413      	add	r3, r2
 8002f32:	461a      	mov	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	60d3      	str	r3, [r2, #12]
}
 8002f38:	bf00      	nop
 8002f3a:	371c      	adds	r7, #28
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	08009014 	.word	0x08009014

08002f48 <LL_DMA_SetPeriphAddress>:
  *         (*) Not on all G4 devices
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b087      	sub	sp, #28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8002f58:	4a07      	ldr	r2, [pc, #28]	; (8002f78 <LL_DMA_SetPeriphAddress+0x30>)
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	461a      	mov	r2, r3
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	4413      	add	r3, r2
 8002f66:	461a      	mov	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6093      	str	r3, [r2, #8]
}
 8002f6c:	bf00      	nop
 8002f6e:	371c      	adds	r7, #28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	08009014 	.word	0x08009014

08002f7c <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b087      	sub	sp, #28
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	0a9b      	lsrs	r3, r3, #10
 8002f8c:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002f90:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fa4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fba:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]
}
 8002fc4:	bf00      	nop
 8002fc6:	371c      	adds	r7, #28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8002fe4:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 8002fea:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8002ff0:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8002ff6:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8002ffc:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8003002:	4313      	orrs	r3, r2
 8003004:	461a      	mov	r2, r3
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f7ff ff35 	bl	8002e78 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	461a      	mov	r2, r3
 8003014:	68b9      	ldr	r1, [r7, #8]
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f7ff ff7c 	bl	8002f14 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	68b9      	ldr	r1, [r7, #8]
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f7ff ff8f 	bl	8002f48 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	461a      	mov	r2, r3
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f7ff ff48 	bl	8002ec8 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303c:	461a      	mov	r2, r3
 800303e:	68b9      	ldr	r1, [r7, #8]
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7ff ff9b 	bl	8002f7c <LL_DMA_SetPeriphRequest>

  return (uint32_t)SUCCESS;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <LL_GPIO_SetPinMode>:
{
 8003050:	b480      	push	{r7}
 8003052:	b08b      	sub	sp, #44	; 0x2c
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	fa93 f3a3 	rbit	r3, r3
 800306a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8003076:	2320      	movs	r3, #32
 8003078:	e003      	b.n	8003082 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	fab3 f383 	clz	r3, r3
 8003080:	b2db      	uxtb	r3, r3
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	2103      	movs	r1, #3
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	401a      	ands	r2, r3
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	6a3b      	ldr	r3, [r7, #32]
 8003094:	fa93 f3a3 	rbit	r3, r3
 8003098:	61fb      	str	r3, [r7, #28]
  return result;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80030a4:	2320      	movs	r3, #32
 80030a6:	e003      	b.n	80030b0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	601a      	str	r2, [r3, #0]
}
 80030be:	bf00      	nop
 80030c0:	372c      	adds	r7, #44	; 0x2c
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <LL_GPIO_SetPinOutputType>:
{
 80030ca:	b480      	push	{r7}
 80030cc:	b085      	sub	sp, #20
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	60f8      	str	r0, [r7, #12]
 80030d2:	60b9      	str	r1, [r7, #8]
 80030d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	43db      	mvns	r3, r3
 80030de:	401a      	ands	r2, r3
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	fb01 f303 	mul.w	r3, r1, r3
 80030e8:	431a      	orrs	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	605a      	str	r2, [r3, #4]
}
 80030ee:	bf00      	nop
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <LL_GPIO_SetPinSpeed>:
{
 80030fa:	b480      	push	{r7}
 80030fc:	b08b      	sub	sp, #44	; 0x2c
 80030fe:	af00      	add	r7, sp, #0
 8003100:	60f8      	str	r0, [r7, #12]
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	fa93 f3a3 	rbit	r3, r3
 8003114:	613b      	str	r3, [r7, #16]
  return result;
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003120:	2320      	movs	r3, #32
 8003122:	e003      	b.n	800312c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	b2db      	uxtb	r3, r3
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	2103      	movs	r1, #3
 8003130:	fa01 f303 	lsl.w	r3, r1, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	401a      	ands	r2, r3
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	fa93 f3a3 	rbit	r3, r3
 8003142:	61fb      	str	r3, [r7, #28]
  return result;
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800314e:	2320      	movs	r3, #32
 8003150:	e003      	b.n	800315a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	fab3 f383 	clz	r3, r3
 8003158:	b2db      	uxtb	r3, r3
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	fa01 f303 	lsl.w	r3, r1, r3
 8003162:	431a      	orrs	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	609a      	str	r2, [r3, #8]
}
 8003168:	bf00      	nop
 800316a:	372c      	adds	r7, #44	; 0x2c
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <LL_GPIO_SetPinPull>:
{
 8003174:	b480      	push	{r7}
 8003176:	b08b      	sub	sp, #44	; 0x2c
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	fa93 f3a3 	rbit	r3, r3
 800318e:	613b      	str	r3, [r7, #16]
  return result;
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800319a:	2320      	movs	r3, #32
 800319c:	e003      	b.n	80031a6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	fab3 f383 	clz	r3, r3
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	2103      	movs	r1, #3
 80031aa:	fa01 f303 	lsl.w	r3, r1, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	401a      	ands	r2, r3
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	fa93 f3a3 	rbit	r3, r3
 80031bc:	61fb      	str	r3, [r7, #28]
  return result;
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80031c8:	2320      	movs	r3, #32
 80031ca:	e003      	b.n	80031d4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	fa01 f303 	lsl.w	r3, r1, r3
 80031dc:	431a      	orrs	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	60da      	str	r2, [r3, #12]
}
 80031e2:	bf00      	nop
 80031e4:	372c      	adds	r7, #44	; 0x2c
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <LL_GPIO_SetAFPin_0_7>:
{
 80031ee:	b480      	push	{r7}
 80031f0:	b08b      	sub	sp, #44	; 0x2c
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6a1a      	ldr	r2, [r3, #32]
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	fa93 f3a3 	rbit	r3, r3
 8003208:	613b      	str	r3, [r7, #16]
  return result;
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d101      	bne.n	8003218 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003214:	2320      	movs	r3, #32
 8003216:	e003      	b.n	8003220 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	fab3 f383 	clz	r3, r3
 800321e:	b2db      	uxtb	r3, r3
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	210f      	movs	r1, #15
 8003224:	fa01 f303 	lsl.w	r3, r1, r3
 8003228:	43db      	mvns	r3, r3
 800322a:	401a      	ands	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	fa93 f3a3 	rbit	r3, r3
 8003236:	61fb      	str	r3, [r7, #28]
  return result;
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800323c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8003242:	2320      	movs	r3, #32
 8003244:	e003      	b.n	800324e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003248:	fab3 f383 	clz	r3, r3
 800324c:	b2db      	uxtb	r3, r3
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	fa01 f303 	lsl.w	r3, r1, r3
 8003256:	431a      	orrs	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	621a      	str	r2, [r3, #32]
}
 800325c:	bf00      	nop
 800325e:	372c      	adds	r7, #44	; 0x2c
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_GPIO_SetAFPin_8_15>:
{
 8003268:	b480      	push	{r7}
 800326a:	b08b      	sub	sp, #44	; 0x2c
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	0a1b      	lsrs	r3, r3, #8
 800327c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	fa93 f3a3 	rbit	r3, r3
 8003284:	613b      	str	r3, [r7, #16]
  return result;
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003290:	2320      	movs	r3, #32
 8003292:	e003      	b.n	800329c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	fab3 f383 	clz	r3, r3
 800329a:	b2db      	uxtb	r3, r3
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	210f      	movs	r1, #15
 80032a0:	fa01 f303 	lsl.w	r3, r1, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	401a      	ands	r2, r3
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	0a1b      	lsrs	r3, r3, #8
 80032ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	fa93 f3a3 	rbit	r3, r3
 80032b4:	61fb      	str	r3, [r7, #28]
  return result;
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80032c0:	2320      	movs	r3, #32
 80032c2:	e003      	b.n	80032cc <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80032c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c6:	fab3 f383 	clz	r3, r3
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	fa01 f303 	lsl.w	r3, r1, r3
 80032d4:	431a      	orrs	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80032da:	bf00      	nop
 80032dc:	372c      	adds	r7, #44	; 0x2c
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b088      	sub	sp, #32
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	fa93 f3a3 	rbit	r3, r3
 80032fc:	60fb      	str	r3, [r7, #12]
  return result;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <LL_GPIO_Init+0x26>
    return 32U;
 8003308:	2320      	movs	r3, #32
 800330a:	e003      	b.n	8003314 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	fab3 f383 	clz	r3, r3
 8003312:	b2db      	uxtb	r3, r3
 8003314:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003316:	e048      	b.n	80033aa <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	2101      	movs	r1, #1
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	fa01 f303 	lsl.w	r3, r1, r3
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d03a      	beq.n	80033a4 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d003      	beq.n	800333e <LL_GPIO_Init+0x58>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b02      	cmp	r3, #2
 800333c:	d10e      	bne.n	800335c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	461a      	mov	r2, r3
 8003344:	69b9      	ldr	r1, [r7, #24]
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff fed7 	bl	80030fa <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	6819      	ldr	r1, [r3, #0]
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	461a      	mov	r2, r3
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff feb7 	bl	80030ca <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	461a      	mov	r2, r3
 8003362:	69b9      	ldr	r1, [r7, #24]
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff ff05 	bl	8003174 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b02      	cmp	r3, #2
 8003370:	d111      	bne.n	8003396 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	2bff      	cmp	r3, #255	; 0xff
 8003376:	d807      	bhi.n	8003388 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	461a      	mov	r2, r3
 800337e:	69b9      	ldr	r1, [r7, #24]
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff34 	bl	80031ee <LL_GPIO_SetAFPin_0_7>
 8003386:	e006      	b.n	8003396 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	461a      	mov	r2, r3
 800338e:	69b9      	ldr	r1, [r7, #24]
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7ff ff69 	bl	8003268 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	461a      	mov	r2, r3
 800339c:	69b9      	ldr	r1, [r7, #24]
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7ff fe56 	bl	8003050 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	3301      	adds	r3, #1
 80033a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1af      	bne.n	8003318 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3720      	adds	r7, #32
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
	...

080033c4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <LL_RCC_HSI_IsReady+0x24>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033d4:	d101      	bne.n	80033da <LL_RCC_HSI_IsReady+0x16>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <LL_RCC_HSI_IsReady+0x18>
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40021000 	.word	0x40021000

080033ec <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80033f0:	4b07      	ldr	r3, [pc, #28]	; (8003410 <LL_RCC_LSE_IsReady+0x24>)
 80033f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d101      	bne.n	8003402 <LL_RCC_LSE_IsReady+0x16>
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <LL_RCC_LSE_IsReady+0x18>
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	40021000 	.word	0x40021000

08003414 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <LL_RCC_GetSysClkSource+0x18>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 030c 	and.w	r3, r3, #12
}
 8003420:	4618      	mov	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40021000 	.word	0x40021000

08003430 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003434:	4b04      	ldr	r3, [pc, #16]	; (8003448 <LL_RCC_GetAHBPrescaler+0x18>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800343c:	4618      	mov	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	40021000 	.word	0x40021000

0800344c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003450:	4b04      	ldr	r3, [pc, #16]	; (8003464 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003458:	4618      	mov	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40021000 	.word	0x40021000

08003468 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800346c:	4b04      	ldr	r3, [pc, #16]	; (8003480 <LL_RCC_GetAPB2Prescaler+0x18>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000

08003484 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800348c:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <LL_RCC_GetUSARTClockSource+0x24>)
 800348e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	401a      	ands	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	041b      	lsls	r3, r3, #16
 800349a:	4313      	orrs	r3, r2
}
 800349c:	4618      	mov	r0, r3
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	40021000 	.word	0x40021000

080034ac <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80034b4:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <LL_RCC_GetUARTClockSource+0x24>)
 80034b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	401a      	ands	r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	041b      	lsls	r3, r3, #16
 80034c2:	4313      	orrs	r3, r2
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	40021000 	.word	0x40021000

080034d4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80034d8:	4b04      	ldr	r3, [pc, #16]	; (80034ec <LL_RCC_PLL_GetMainSource+0x18>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	f003 0303 	and.w	r3, r3, #3
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	40021000 	.word	0x40021000

080034f0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80034f4:	4b04      	ldr	r3, [pc, #16]	; (8003508 <LL_RCC_PLL_GetN+0x18>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	0a1b      	lsrs	r3, r3, #8
 80034fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80034fe:	4618      	mov	r0, r3
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr
 8003508:	40021000 	.word	0x40021000

0800350c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003510:	4b04      	ldr	r3, [pc, #16]	; (8003524 <LL_RCC_PLL_GetR+0x18>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8003518:	4618      	mov	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40021000 	.word	0x40021000

08003528 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800352c:	4b04      	ldr	r3, [pc, #16]	; (8003540 <LL_RCC_PLL_GetDivider+0x18>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003534:	4618      	mov	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40021000 	.word	0x40021000

08003544 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800354c:	2300      	movs	r3, #0
 800354e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b03      	cmp	r3, #3
 8003554:	d132      	bne.n	80035bc <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7ff ff94 	bl	8003484 <LL_RCC_GetUSARTClockSource>
 800355c:	4603      	mov	r3, r0
 800355e:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003562:	d016      	beq.n	8003592 <LL_RCC_GetUSARTClockFreq+0x4e>
 8003564:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003568:	d81c      	bhi.n	80035a4 <LL_RCC_GetUSARTClockFreq+0x60>
 800356a:	4a52      	ldr	r2, [pc, #328]	; (80036b4 <LL_RCC_GetUSARTClockFreq+0x170>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d003      	beq.n	8003578 <LL_RCC_GetUSARTClockFreq+0x34>
 8003570:	4a51      	ldr	r2, [pc, #324]	; (80036b8 <LL_RCC_GetUSARTClockFreq+0x174>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d004      	beq.n	8003580 <LL_RCC_GetUSARTClockFreq+0x3c>
 8003576:	e015      	b.n	80035a4 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003578:	f000 f934 	bl	80037e4 <RCC_GetSystemClockFreq>
 800357c:	60f8      	str	r0, [r7, #12]
        break;
 800357e:	e094      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003580:	f7ff ff20 	bl	80033c4 <LL_RCC_HSI_IsReady>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 8082 	beq.w	8003690 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 800358c:	4b4b      	ldr	r3, [pc, #300]	; (80036bc <LL_RCC_GetUSARTClockFreq+0x178>)
 800358e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003590:	e07e      	b.n	8003690 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003592:	f7ff ff2b 	bl	80033ec <LL_RCC_LSE_IsReady>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d07b      	beq.n	8003694 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 800359c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035a0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035a2:	e077      	b.n	8003694 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80035a4:	f000 f91e 	bl	80037e4 <RCC_GetSystemClockFreq>
 80035a8:	4603      	mov	r3, r0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 f940 	bl	8003830 <RCC_GetHCLKClockFreq>
 80035b0:	4603      	mov	r3, r0
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 f96a 	bl	800388c <RCC_GetPCLK2ClockFreq>
 80035b8:	60f8      	str	r0, [r7, #12]
        break;
 80035ba:	e076      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b0c      	cmp	r3, #12
 80035c0:	d131      	bne.n	8003626 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7ff ff5e 	bl	8003484 <LL_RCC_GetUSARTClockSource>
 80035c8:	4603      	mov	r3, r0
 80035ca:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80035ce:	d015      	beq.n	80035fc <LL_RCC_GetUSARTClockFreq+0xb8>
 80035d0:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80035d4:	d81b      	bhi.n	800360e <LL_RCC_GetUSARTClockFreq+0xca>
 80035d6:	4a3a      	ldr	r2, [pc, #232]	; (80036c0 <LL_RCC_GetUSARTClockFreq+0x17c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d003      	beq.n	80035e4 <LL_RCC_GetUSARTClockFreq+0xa0>
 80035dc:	4a39      	ldr	r2, [pc, #228]	; (80036c4 <LL_RCC_GetUSARTClockFreq+0x180>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d004      	beq.n	80035ec <LL_RCC_GetUSARTClockFreq+0xa8>
 80035e2:	e014      	b.n	800360e <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80035e4:	f000 f8fe 	bl	80037e4 <RCC_GetSystemClockFreq>
 80035e8:	60f8      	str	r0, [r7, #12]
        break;
 80035ea:	e05e      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80035ec:	f7ff feea 	bl	80033c4 <LL_RCC_HSI_IsReady>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d050      	beq.n	8003698 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 80035f6:	4b31      	ldr	r3, [pc, #196]	; (80036bc <LL_RCC_GetUSARTClockFreq+0x178>)
 80035f8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035fa:	e04d      	b.n	8003698 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80035fc:	f7ff fef6 	bl	80033ec <LL_RCC_LSE_IsReady>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d04a      	beq.n	800369c <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8003606:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800360a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800360c:	e046      	b.n	800369c <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800360e:	f000 f8e9 	bl	80037e4 <RCC_GetSystemClockFreq>
 8003612:	4603      	mov	r3, r0
 8003614:	4618      	mov	r0, r3
 8003616:	f000 f90b 	bl	8003830 <RCC_GetHCLKClockFreq>
 800361a:	4603      	mov	r3, r0
 800361c:	4618      	mov	r0, r3
 800361e:	f000 f91f 	bl	8003860 <RCC_GetPCLK1ClockFreq>
 8003622:	60f8      	str	r0, [r7, #12]
        break;
 8003624:	e041      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b30      	cmp	r3, #48	; 0x30
 800362a:	d139      	bne.n	80036a0 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff ff29 	bl	8003484 <LL_RCC_GetUSARTClockSource>
 8003632:	4603      	mov	r3, r0
 8003634:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8003638:	d015      	beq.n	8003666 <LL_RCC_GetUSARTClockFreq+0x122>
 800363a:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800363e:	d81b      	bhi.n	8003678 <LL_RCC_GetUSARTClockFreq+0x134>
 8003640:	4a21      	ldr	r2, [pc, #132]	; (80036c8 <LL_RCC_GetUSARTClockFreq+0x184>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d003      	beq.n	800364e <LL_RCC_GetUSARTClockFreq+0x10a>
 8003646:	4a21      	ldr	r2, [pc, #132]	; (80036cc <LL_RCC_GetUSARTClockFreq+0x188>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d004      	beq.n	8003656 <LL_RCC_GetUSARTClockFreq+0x112>
 800364c:	e014      	b.n	8003678 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800364e:	f000 f8c9 	bl	80037e4 <RCC_GetSystemClockFreq>
 8003652:	60f8      	str	r0, [r7, #12]
          break;
 8003654:	e029      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8003656:	f7ff feb5 	bl	80033c4 <LL_RCC_HSI_IsReady>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d021      	beq.n	80036a4 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8003660:	4b16      	ldr	r3, [pc, #88]	; (80036bc <LL_RCC_GetUSARTClockFreq+0x178>)
 8003662:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003664:	e01e      	b.n	80036a4 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8003666:	f7ff fec1 	bl	80033ec <LL_RCC_LSE_IsReady>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d01b      	beq.n	80036a8 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8003670:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003674:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003676:	e017      	b.n	80036a8 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003678:	f000 f8b4 	bl	80037e4 <RCC_GetSystemClockFreq>
 800367c:	4603      	mov	r3, r0
 800367e:	4618      	mov	r0, r3
 8003680:	f000 f8d6 	bl	8003830 <RCC_GetHCLKClockFreq>
 8003684:	4603      	mov	r3, r0
 8003686:	4618      	mov	r0, r3
 8003688:	f000 f8ea 	bl	8003860 <RCC_GetPCLK1ClockFreq>
 800368c:	60f8      	str	r0, [r7, #12]
          break;
 800368e:	e00c      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003690:	bf00      	nop
 8003692:	e00a      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003694:	bf00      	nop
 8003696:	e008      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003698:	bf00      	nop
 800369a:	e006      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800369c:	bf00      	nop
 800369e:	e004      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 80036a0:	bf00      	nop
 80036a2:	e002      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 80036a4:	bf00      	nop
 80036a6:	e000      	b.n	80036aa <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 80036a8:	bf00      	nop
  }
  return usart_frequency;
 80036aa:	68fb      	ldr	r3, [r7, #12]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	00030001 	.word	0x00030001
 80036b8:	00030002 	.word	0x00030002
 80036bc:	00f42400 	.word	0x00f42400
 80036c0:	000c0004 	.word	0x000c0004
 80036c4:	000c0008 	.word	0x000c0008
 80036c8:	00300010 	.word	0x00300010
 80036cc:	00300020 	.word	0x00300020

080036d0 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80036d8:	2300      	movs	r3, #0
 80036da:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2bc0      	cmp	r3, #192	; 0xc0
 80036e0:	d131      	bne.n	8003746 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7ff fee2 	bl	80034ac <LL_RCC_GetUARTClockSource>
 80036e8:	4603      	mov	r3, r0
 80036ea:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80036ee:	d015      	beq.n	800371c <LL_RCC_GetUARTClockFreq+0x4c>
 80036f0:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80036f4:	d81b      	bhi.n	800372e <LL_RCC_GetUARTClockFreq+0x5e>
 80036f6:	4a36      	ldr	r2, [pc, #216]	; (80037d0 <LL_RCC_GetUARTClockFreq+0x100>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d003      	beq.n	8003704 <LL_RCC_GetUARTClockFreq+0x34>
 80036fc:	4a35      	ldr	r2, [pc, #212]	; (80037d4 <LL_RCC_GetUARTClockFreq+0x104>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d004      	beq.n	800370c <LL_RCC_GetUARTClockFreq+0x3c>
 8003702:	e014      	b.n	800372e <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003704:	f000 f86e 	bl	80037e4 <RCC_GetSystemClockFreq>
 8003708:	60f8      	str	r0, [r7, #12]
        break;
 800370a:	e021      	b.n	8003750 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800370c:	f7ff fe5a 	bl	80033c4 <LL_RCC_HSI_IsReady>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d019      	beq.n	800374a <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8003716:	4b30      	ldr	r3, [pc, #192]	; (80037d8 <LL_RCC_GetUARTClockFreq+0x108>)
 8003718:	60fb      	str	r3, [r7, #12]
        }
        break;
 800371a:	e016      	b.n	800374a <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800371c:	f7ff fe66 	bl	80033ec <LL_RCC_LSE_IsReady>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d013      	beq.n	800374e <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8003726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800372a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800372c:	e00f      	b.n	800374e <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800372e:	f000 f859 	bl	80037e4 <RCC_GetSystemClockFreq>
 8003732:	4603      	mov	r3, r0
 8003734:	4618      	mov	r0, r3
 8003736:	f000 f87b 	bl	8003830 <RCC_GetHCLKClockFreq>
 800373a:	4603      	mov	r3, r0
 800373c:	4618      	mov	r0, r3
 800373e:	f000 f88f 	bl	8003860 <RCC_GetPCLK1ClockFreq>
 8003742:	60f8      	str	r0, [r7, #12]
        break;
 8003744:	e004      	b.n	8003750 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8003746:	bf00      	nop
 8003748:	e002      	b.n	8003750 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800374a:	bf00      	nop
 800374c:	e000      	b.n	8003750 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800374e:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003756:	d131      	bne.n	80037bc <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7ff fea7 	bl	80034ac <LL_RCC_GetUARTClockSource>
 800375e:	4603      	mov	r3, r0
 8003760:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003764:	d015      	beq.n	8003792 <LL_RCC_GetUARTClockFreq+0xc2>
 8003766:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800376a:	d81b      	bhi.n	80037a4 <LL_RCC_GetUARTClockFreq+0xd4>
 800376c:	4a1b      	ldr	r2, [pc, #108]	; (80037dc <LL_RCC_GetUARTClockFreq+0x10c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d003      	beq.n	800377a <LL_RCC_GetUARTClockFreq+0xaa>
 8003772:	4a1b      	ldr	r2, [pc, #108]	; (80037e0 <LL_RCC_GetUARTClockFreq+0x110>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d004      	beq.n	8003782 <LL_RCC_GetUARTClockFreq+0xb2>
 8003778:	e014      	b.n	80037a4 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800377a:	f000 f833 	bl	80037e4 <RCC_GetSystemClockFreq>
 800377e:	60f8      	str	r0, [r7, #12]
        break;
 8003780:	e021      	b.n	80037c6 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003782:	f7ff fe1f 	bl	80033c4 <LL_RCC_HSI_IsReady>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d019      	beq.n	80037c0 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 800378c:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <LL_RCC_GetUARTClockFreq+0x108>)
 800378e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003790:	e016      	b.n	80037c0 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003792:	f7ff fe2b 	bl	80033ec <LL_RCC_LSE_IsReady>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d013      	beq.n	80037c4 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 800379c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037a0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80037a2:	e00f      	b.n	80037c4 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80037a4:	f000 f81e 	bl	80037e4 <RCC_GetSystemClockFreq>
 80037a8:	4603      	mov	r3, r0
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 f840 	bl	8003830 <RCC_GetHCLKClockFreq>
 80037b0:	4603      	mov	r3, r0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 f854 	bl	8003860 <RCC_GetPCLK1ClockFreq>
 80037b8:	60f8      	str	r0, [r7, #12]
        break;
 80037ba:	e004      	b.n	80037c6 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 80037bc:	bf00      	nop
 80037be:	e002      	b.n	80037c6 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80037c0:	bf00      	nop
 80037c2:	e000      	b.n	80037c6 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80037c4:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80037c6:	68fb      	ldr	r3, [r7, #12]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	00c00040 	.word	0x00c00040
 80037d4:	00c00080 	.word	0x00c00080
 80037d8:	00f42400 	.word	0x00f42400
 80037dc:	03000100 	.word	0x03000100
 80037e0:	03000200 	.word	0x03000200

080037e4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80037ea:	f7ff fe13 	bl	8003414 <LL_RCC_GetSysClkSource>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b0c      	cmp	r3, #12
 80037f2:	d00c      	beq.n	800380e <RCC_GetSystemClockFreq+0x2a>
 80037f4:	2b0c      	cmp	r3, #12
 80037f6:	d80e      	bhi.n	8003816 <RCC_GetSystemClockFreq+0x32>
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d002      	beq.n	8003802 <RCC_GetSystemClockFreq+0x1e>
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d003      	beq.n	8003808 <RCC_GetSystemClockFreq+0x24>
 8003800:	e009      	b.n	8003816 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003802:	4b09      	ldr	r3, [pc, #36]	; (8003828 <RCC_GetSystemClockFreq+0x44>)
 8003804:	607b      	str	r3, [r7, #4]
      break;
 8003806:	e009      	b.n	800381c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <RCC_GetSystemClockFreq+0x48>)
 800380a:	607b      	str	r3, [r7, #4]
      break;
 800380c:	e006      	b.n	800381c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800380e:	f000 f853 	bl	80038b8 <RCC_PLL_GetFreqDomain_SYS>
 8003812:	6078      	str	r0, [r7, #4]
      break;
 8003814:	e002      	b.n	800381c <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8003816:	4b04      	ldr	r3, [pc, #16]	; (8003828 <RCC_GetSystemClockFreq+0x44>)
 8003818:	607b      	str	r3, [r7, #4]
      break;
 800381a:	bf00      	nop
  }

  return frequency;
 800381c:	687b      	ldr	r3, [r7, #4]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	00f42400 	.word	0x00f42400
 800382c:	007a1200 	.word	0x007a1200

08003830 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003838:	f7ff fdfa 	bl	8003430 <LL_RCC_GetAHBPrescaler>
 800383c:	4603      	mov	r3, r0
 800383e:	091b      	lsrs	r3, r3, #4
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	4a05      	ldr	r2, [pc, #20]	; (800385c <RCC_GetHCLKClockFreq+0x2c>)
 8003846:	5cd3      	ldrb	r3, [r2, r3]
 8003848:	f003 031f 	and.w	r3, r3, #31
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	08008f50 	.word	0x08008f50

08003860 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003868:	f7ff fdf0 	bl	800344c <LL_RCC_GetAPB1Prescaler>
 800386c:	4603      	mov	r3, r0
 800386e:	0a1b      	lsrs	r3, r3, #8
 8003870:	4a05      	ldr	r2, [pc, #20]	; (8003888 <RCC_GetPCLK1ClockFreq+0x28>)
 8003872:	5cd3      	ldrb	r3, [r2, r3]
 8003874:	f003 031f 	and.w	r3, r3, #31
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	08008f60 	.word	0x08008f60

0800388c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003894:	f7ff fde8 	bl	8003468 <LL_RCC_GetAPB2Prescaler>
 8003898:	4603      	mov	r3, r0
 800389a:	0adb      	lsrs	r3, r3, #11
 800389c:	4a05      	ldr	r2, [pc, #20]	; (80038b4 <RCC_GetPCLK2ClockFreq+0x28>)
 800389e:	5cd3      	ldrb	r3, [r2, r3]
 80038a0:	f003 031f 	and.w	r3, r3, #31
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	08008f60 	.word	0x08008f60

080038b8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80038b8:	b590      	push	{r4, r7, lr}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80038be:	f7ff fe09 	bl	80034d4 <LL_RCC_PLL_GetMainSource>
 80038c2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d003      	beq.n	80038d2 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d003      	beq.n	80038d8 <RCC_PLL_GetFreqDomain_SYS+0x20>
 80038d0:	e005      	b.n	80038de <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80038d2:	4b11      	ldr	r3, [pc, #68]	; (8003918 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80038d4:	607b      	str	r3, [r7, #4]
      break;
 80038d6:	e005      	b.n	80038e4 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80038d8:	4b10      	ldr	r3, [pc, #64]	; (800391c <RCC_PLL_GetFreqDomain_SYS+0x64>)
 80038da:	607b      	str	r3, [r7, #4]
      break;
 80038dc:	e002      	b.n	80038e4 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 80038de:	4b0e      	ldr	r3, [pc, #56]	; (8003918 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80038e0:	607b      	str	r3, [r7, #4]
      break;
 80038e2:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80038e4:	f7ff fe04 	bl	80034f0 <LL_RCC_PLL_GetN>
 80038e8:	4602      	mov	r2, r0
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	fb03 f402 	mul.w	r4, r3, r2
 80038f0:	f7ff fe1a 	bl	8003528 <LL_RCC_PLL_GetDivider>
 80038f4:	4603      	mov	r3, r0
 80038f6:	091b      	lsrs	r3, r3, #4
 80038f8:	3301      	adds	r3, #1
 80038fa:	fbb4 f4f3 	udiv	r4, r4, r3
 80038fe:	f7ff fe05 	bl	800350c <LL_RCC_PLL_GetR>
 8003902:	4603      	mov	r3, r0
 8003904:	0e5b      	lsrs	r3, r3, #25
 8003906:	3301      	adds	r3, #1
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	bd90      	pop	{r4, r7, pc}
 8003916:	bf00      	nop
 8003918:	00f42400 	.word	0x00f42400
 800391c:	007a1200 	.word	0x007a1200

08003920 <LL_APB1_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003928:	4b05      	ldr	r3, [pc, #20]	; (8003940 <LL_APB1_GRP1_ForceReset+0x20>)
 800392a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800392c:	4904      	ldr	r1, [pc, #16]	; (8003940 <LL_APB1_GRP1_ForceReset+0x20>)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4313      	orrs	r3, r2
 8003932:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	40021000 	.word	0x40021000

08003944 <LL_APB1_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800394c:	4b06      	ldr	r3, [pc, #24]	; (8003968 <LL_APB1_GRP1_ReleaseReset+0x24>)
 800394e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	43db      	mvns	r3, r3
 8003954:	4904      	ldr	r1, [pc, #16]	; (8003968 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003956:	4013      	ands	r3, r2
 8003958:	638b      	str	r3, [r1, #56]	; 0x38
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	40021000 	.word	0x40021000

0800396c <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8003974:	4b05      	ldr	r3, [pc, #20]	; (800398c <LL_APB2_GRP1_ForceReset+0x20>)
 8003976:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003978:	4904      	ldr	r1, [pc, #16]	; (800398c <LL_APB2_GRP1_ForceReset+0x20>)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4313      	orrs	r3, r2
 800397e:	640b      	str	r3, [r1, #64]	; 0x40
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	40021000 	.word	0x40021000

08003990 <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <LL_APB2_GRP1_ReleaseReset+0x24>)
 800399a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	43db      	mvns	r3, r3
 80039a0:	4904      	ldr	r1, [pc, #16]	; (80039b4 <LL_APB2_GRP1_ReleaseReset+0x24>)
 80039a2:	4013      	ands	r3, r2
 80039a4:	640b      	str	r3, [r1, #64]	; 0x40
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40021000 	.word	0x40021000

080039b8 <LL_SPI_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: SPI registers are de-initialized
  *          - ERROR: SPI registers are not de-initialized
  */
ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(SPIx));

#if defined(SPI1)
  if (SPIx == SPI1)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a1e      	ldr	r2, [pc, #120]	; (8003a40 <LL_SPI_DeInit+0x88>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d109      	bne.n	80039e0 <LL_SPI_DeInit+0x28>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1);
 80039cc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039d0:	f7ff ffcc 	bl	800396c <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1);
 80039d4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039d8:	f7ff ffda 	bl	8003990 <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 80039dc:	2300      	movs	r3, #0
 80039de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI1 */
#if defined(SPI2)
  if (SPIx == SPI2)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a18      	ldr	r2, [pc, #96]	; (8003a44 <LL_SPI_DeInit+0x8c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d109      	bne.n	80039fc <LL_SPI_DeInit+0x44>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2);
 80039e8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039ec:	f7ff ff98 	bl	8003920 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2);
 80039f0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039f4:	f7ff ffa6 	bl	8003944 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI2 */
#if defined(SPI3)
  if (SPIx == SPI3)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a12      	ldr	r2, [pc, #72]	; (8003a48 <LL_SPI_DeInit+0x90>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d109      	bne.n	8003a18 <LL_SPI_DeInit+0x60>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003a04:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a08:	f7ff ff8a 	bl	8003920 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003a0c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a10:	f7ff ff98 	bl	8003944 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 8003a14:	2300      	movs	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI3 */
#if defined(SPI4)
  if (SPIx == SPI4)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a0c      	ldr	r2, [pc, #48]	; (8003a4c <LL_SPI_DeInit+0x94>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d109      	bne.n	8003a34 <LL_SPI_DeInit+0x7c>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI4);
 8003a20:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a24:	f7ff ffa2 	bl	800396c <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI4);
 8003a28:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a2c:	f7ff ffb0 	bl	8003990 <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 8003a30:	2300      	movs	r3, #0
 8003a32:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI4 */

  return status;
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40013000 	.word	0x40013000
 8003a44:	40003800 	.word	0x40003800
 8003a48:	40003c00 	.word	0x40003c00
 8003a4c:	40013c00 	.word	0x40013c00

08003a50 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_TIM_OC_SetCompareCH5>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <LL_TIM_OC_SetCompareCH6>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	615a      	str	r2, [r3, #20]
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a43      	ldr	r2, [pc, #268]	; (8003c90 <LL_TIM_Init+0x120>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d017      	beq.n	8003bb8 <LL_TIM_Init+0x48>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b8e:	d013      	beq.n	8003bb8 <LL_TIM_Init+0x48>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a40      	ldr	r2, [pc, #256]	; (8003c94 <LL_TIM_Init+0x124>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d00f      	beq.n	8003bb8 <LL_TIM_Init+0x48>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a3f      	ldr	r2, [pc, #252]	; (8003c98 <LL_TIM_Init+0x128>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d00b      	beq.n	8003bb8 <LL_TIM_Init+0x48>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a3e      	ldr	r2, [pc, #248]	; (8003c9c <LL_TIM_Init+0x12c>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d007      	beq.n	8003bb8 <LL_TIM_Init+0x48>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a3d      	ldr	r2, [pc, #244]	; (8003ca0 <LL_TIM_Init+0x130>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d003      	beq.n	8003bb8 <LL_TIM_Init+0x48>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a3c      	ldr	r2, [pc, #240]	; (8003ca4 <LL_TIM_Init+0x134>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d106      	bne.n	8003bc6 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a31      	ldr	r2, [pc, #196]	; (8003c90 <LL_TIM_Init+0x120>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d023      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd4:	d01f      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a2e      	ldr	r2, [pc, #184]	; (8003c94 <LL_TIM_Init+0x124>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d01b      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a2d      	ldr	r2, [pc, #180]	; (8003c98 <LL_TIM_Init+0x128>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d017      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a2c      	ldr	r2, [pc, #176]	; (8003c9c <LL_TIM_Init+0x12c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d013      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a2b      	ldr	r2, [pc, #172]	; (8003ca0 <LL_TIM_Init+0x130>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00f      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a2b      	ldr	r2, [pc, #172]	; (8003ca8 <LL_TIM_Init+0x138>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d00b      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a2a      	ldr	r2, [pc, #168]	; (8003cac <LL_TIM_Init+0x13c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d007      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a29      	ldr	r2, [pc, #164]	; (8003cb0 <LL_TIM_Init+0x140>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d003      	beq.n	8003c16 <LL_TIM_Init+0xa6>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a24      	ldr	r2, [pc, #144]	; (8003ca4 <LL_TIM_Init+0x134>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d106      	bne.n	8003c24 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	4619      	mov	r1, r3
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff ff1b 	bl	8003a6c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff ff07 	bl	8003a50 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a12      	ldr	r2, [pc, #72]	; (8003c90 <LL_TIM_Init+0x120>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d013      	beq.n	8003c72 <LL_TIM_Init+0x102>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a14      	ldr	r2, [pc, #80]	; (8003ca0 <LL_TIM_Init+0x130>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d00f      	beq.n	8003c72 <LL_TIM_Init+0x102>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a14      	ldr	r2, [pc, #80]	; (8003ca8 <LL_TIM_Init+0x138>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00b      	beq.n	8003c72 <LL_TIM_Init+0x102>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a13      	ldr	r2, [pc, #76]	; (8003cac <LL_TIM_Init+0x13c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d007      	beq.n	8003c72 <LL_TIM_Init+0x102>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a12      	ldr	r2, [pc, #72]	; (8003cb0 <LL_TIM_Init+0x140>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d003      	beq.n	8003c72 <LL_TIM_Init+0x102>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a0d      	ldr	r2, [pc, #52]	; (8003ca4 <LL_TIM_Init+0x134>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d105      	bne.n	8003c7e <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	4619      	mov	r1, r3
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff ff05 	bl	8003a88 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7ff ff66 	bl	8003b50 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	40012c00 	.word	0x40012c00
 8003c94:	40000400 	.word	0x40000400
 8003c98:	40000800 	.word	0x40000800
 8003c9c:	40000c00 	.word	0x40000c00
 8003ca0:	40013400 	.word	0x40013400
 8003ca4:	40015000 	.word	0x40015000
 8003ca8:	40014000 	.word	0x40014000
 8003cac:	40014400 	.word	0x40014400
 8003cb0:	40014800 	.word	0x40014800

08003cb4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cca:	d045      	beq.n	8003d58 <LL_TIM_OC_Init+0xa4>
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cd2:	d848      	bhi.n	8003d66 <LL_TIM_OC_Init+0xb2>
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cda:	d036      	beq.n	8003d4a <LL_TIM_OC_Init+0x96>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce2:	d840      	bhi.n	8003d66 <LL_TIM_OC_Init+0xb2>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cea:	d027      	beq.n	8003d3c <LL_TIM_OC_Init+0x88>
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf2:	d838      	bhi.n	8003d66 <LL_TIM_OC_Init+0xb2>
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cfa:	d018      	beq.n	8003d2e <LL_TIM_OC_Init+0x7a>
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d02:	d830      	bhi.n	8003d66 <LL_TIM_OC_Init+0xb2>
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d003      	beq.n	8003d12 <LL_TIM_OC_Init+0x5e>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d007      	beq.n	8003d20 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003d10:	e029      	b.n	8003d66 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 f82d 	bl	8003d74 <OC1Config>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	75fb      	strb	r3, [r7, #23]
      break;
 8003d1e:	e023      	b.n	8003d68 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f8ac 	bl	8003e80 <OC2Config>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d2c:	e01c      	b.n	8003d68 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f92f 	bl	8003f94 <OC3Config>
 8003d36:	4603      	mov	r3, r0
 8003d38:	75fb      	strb	r3, [r7, #23]
      break;
 8003d3a:	e015      	b.n	8003d68 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003d3c:	6879      	ldr	r1, [r7, #4]
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f9b2 	bl	80040a8 <OC4Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	75fb      	strb	r3, [r7, #23]
      break;
 8003d48:	e00e      	b.n	8003d68 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 fa35 	bl	80041bc <OC5Config>
 8003d52:	4603      	mov	r3, r0
 8003d54:	75fb      	strb	r3, [r7, #23]
      break;
 8003d56:	e007      	b.n	8003d68 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 fa98 	bl	8004290 <OC6Config>
 8003d60:	4603      	mov	r3, r0
 8003d62:	75fb      	strb	r3, [r7, #23]
      break;
 8003d64:	e000      	b.n	8003d68 <LL_TIM_OC_Init+0xb4>
      break;
 8003d66:	bf00      	nop
  }

  return result;
 8003d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	f023 0201 	bic.w	r2, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f023 0303 	bic.w	r3, r3, #3
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f023 0202 	bic.w	r2, r3, #2
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f023 0201 	bic.w	r2, r3, #1
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a24      	ldr	r2, [pc, #144]	; (8003e68 <OC1Config+0xf4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d013      	beq.n	8003e02 <OC1Config+0x8e>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <OC1Config+0xf8>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d00f      	beq.n	8003e02 <OC1Config+0x8e>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a22      	ldr	r2, [pc, #136]	; (8003e70 <OC1Config+0xfc>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d00b      	beq.n	8003e02 <OC1Config+0x8e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a21      	ldr	r2, [pc, #132]	; (8003e74 <OC1Config+0x100>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d007      	beq.n	8003e02 <OC1Config+0x8e>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a20      	ldr	r2, [pc, #128]	; (8003e78 <OC1Config+0x104>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d003      	beq.n	8003e02 <OC1Config+0x8e>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a1f      	ldr	r2, [pc, #124]	; (8003e7c <OC1Config+0x108>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d11e      	bne.n	8003e40 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f023 0208 	bic.w	r2, r3, #8
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f023 0204 	bic.w	r2, r3, #4
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4619      	mov	r1, r3
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7ff fe26 	bl	8003aa4 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3718      	adds	r7, #24
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40012c00 	.word	0x40012c00
 8003e6c:	40013400 	.word	0x40013400
 8003e70:	40014000 	.word	0x40014000
 8003e74:	40014400 	.word	0x40014400
 8003e78:	40014800 	.word	0x40014800
 8003e7c:	40015000 	.word	0x40015000

08003e80 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	f023 0210 	bic.w	r2, r3, #16
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003eb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	6812      	ldr	r2, [r2, #0]
 8003ebe:	0212      	lsls	r2, r2, #8
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	f023 0220 	bic.w	r2, r3, #32
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f023 0210 	bic.w	r2, r3, #16
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a25      	ldr	r2, [pc, #148]	; (8003f7c <OC2Config+0xfc>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d013      	beq.n	8003f14 <OC2Config+0x94>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a24      	ldr	r2, [pc, #144]	; (8003f80 <OC2Config+0x100>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00f      	beq.n	8003f14 <OC2Config+0x94>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a23      	ldr	r2, [pc, #140]	; (8003f84 <OC2Config+0x104>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d00b      	beq.n	8003f14 <OC2Config+0x94>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a22      	ldr	r2, [pc, #136]	; (8003f88 <OC2Config+0x108>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d007      	beq.n	8003f14 <OC2Config+0x94>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a21      	ldr	r2, [pc, #132]	; (8003f8c <OC2Config+0x10c>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d003      	beq.n	8003f14 <OC2Config+0x94>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a20      	ldr	r2, [pc, #128]	; (8003f90 <OC2Config+0x110>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d11f      	bne.n	8003f54 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	019b      	lsls	r3, r3, #6
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	019b      	lsls	r3, r3, #6
 8003f30:	4313      	orrs	r3, r2
 8003f32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	4313      	orrs	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	4619      	mov	r1, r3
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7ff fdaa 	bl	8003ac0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40012c00 	.word	0x40012c00
 8003f80:	40013400 	.word	0x40013400
 8003f84:	40014000 	.word	0x40014000
 8003f88:	40014400 	.word	0x40014400
 8003f8c:	40014800 	.word	0x40014800
 8003f90:	40015000 	.word	0x40015000

08003f94 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0303 	bic.w	r3, r3, #3
 8003fc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	6812      	ldr	r2, [r2, #0]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	021b      	lsls	r3, r3, #8
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	021b      	lsls	r3, r3, #8
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a25      	ldr	r2, [pc, #148]	; (8004090 <OC3Config+0xfc>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d013      	beq.n	8004026 <OC3Config+0x92>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a24      	ldr	r2, [pc, #144]	; (8004094 <OC3Config+0x100>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d00f      	beq.n	8004026 <OC3Config+0x92>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a23      	ldr	r2, [pc, #140]	; (8004098 <OC3Config+0x104>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d00b      	beq.n	8004026 <OC3Config+0x92>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a22      	ldr	r2, [pc, #136]	; (800409c <OC3Config+0x108>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d007      	beq.n	8004026 <OC3Config+0x92>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a21      	ldr	r2, [pc, #132]	; (80040a0 <OC3Config+0x10c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d003      	beq.n	8004026 <OC3Config+0x92>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a20      	ldr	r2, [pc, #128]	; (80040a4 <OC3Config+0x110>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d11f      	bne.n	8004066 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	029b      	lsls	r3, r3, #10
 8004032:	4313      	orrs	r3, r2
 8004034:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	029b      	lsls	r3, r3, #10
 8004042:	4313      	orrs	r3, r2
 8004044:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	4313      	orrs	r3, r2
 8004054:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	015b      	lsls	r3, r3, #5
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	4619      	mov	r1, r3
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7ff fd2f 	bl	8003adc <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3718      	adds	r7, #24
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	40012c00 	.word	0x40012c00
 8004094:	40013400 	.word	0x40013400
 8004098:	40014000 	.word	0x40014000
 800409c:	40014400 	.word	0x40014400
 80040a0:	40014800 	.word	0x40014800
 80040a4:	40015000 	.word	0x40015000

080040a8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b086      	sub	sp, #24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	0212      	lsls	r2, r2, #8
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	031b      	lsls	r3, r3, #12
 80040f8:	4313      	orrs	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	031b      	lsls	r3, r3, #12
 8004108:	4313      	orrs	r3, r2
 800410a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a25      	ldr	r2, [pc, #148]	; (80041a4 <OC4Config+0xfc>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d013      	beq.n	800413c <OC4Config+0x94>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a24      	ldr	r2, [pc, #144]	; (80041a8 <OC4Config+0x100>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d00f      	beq.n	800413c <OC4Config+0x94>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a23      	ldr	r2, [pc, #140]	; (80041ac <OC4Config+0x104>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d00b      	beq.n	800413c <OC4Config+0x94>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a22      	ldr	r2, [pc, #136]	; (80041b0 <OC4Config+0x108>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d007      	beq.n	800413c <OC4Config+0x94>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a21      	ldr	r2, [pc, #132]	; (80041b4 <OC4Config+0x10c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d003      	beq.n	800413c <OC4Config+0x94>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a20      	ldr	r2, [pc, #128]	; (80041b8 <OC4Config+0x110>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d11f      	bne.n	800417c <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	039b      	lsls	r3, r3, #14
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	039b      	lsls	r3, r3, #14
 8004158:	4313      	orrs	r3, r2
 800415a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	019b      	lsls	r3, r3, #6
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	01db      	lsls	r3, r3, #7
 8004178:	4313      	orrs	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	4619      	mov	r1, r3
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7ff fcb2 	bl	8003af8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	40012c00 	.word	0x40012c00
 80041a8:	40013400 	.word	0x40013400
 80041ac:	40014000 	.word	0x40014000
 80041b0:	40014400 	.word	0x40014400
 80041b4:	40014800 	.word	0x40014800
 80041b8:	40015000 	.word	0x40015000

080041bc <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041dc:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	041b      	lsls	r3, r3, #16
 80041fc:	4313      	orrs	r3, r2
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	041b      	lsls	r3, r3, #16
 800420c:	4313      	orrs	r3, r2
 800420e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a19      	ldr	r2, [pc, #100]	; (8004278 <OC5Config+0xbc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d013      	beq.n	8004240 <OC5Config+0x84>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a18      	ldr	r2, [pc, #96]	; (800427c <OC5Config+0xc0>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00f      	beq.n	8004240 <OC5Config+0x84>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a17      	ldr	r2, [pc, #92]	; (8004280 <OC5Config+0xc4>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d00b      	beq.n	8004240 <OC5Config+0x84>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a16      	ldr	r2, [pc, #88]	; (8004284 <OC5Config+0xc8>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d007      	beq.n	8004240 <OC5Config+0x84>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a15      	ldr	r2, [pc, #84]	; (8004288 <OC5Config+0xcc>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d003      	beq.n	8004240 <OC5Config+0x84>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a14      	ldr	r2, [pc, #80]	; (800428c <OC5Config+0xd0>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d109      	bne.n	8004254 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	4619      	mov	r1, r3
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff fc57 	bl	8003b14 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	40012c00 	.word	0x40012c00
 800427c:	40013400 	.word	0x40013400
 8004280:	40014000 	.word	0x40014000
 8004284:	40014400 	.word	0x40014400
 8004288:	40014800 	.word	0x40014800
 800428c:	40015000 	.word	0x40015000

08004290 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	6812      	ldr	r2, [r2, #0]
 80042c0:	0212      	lsls	r2, r2, #8
 80042c2:	4313      	orrs	r3, r2
 80042c4:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	051b      	lsls	r3, r3, #20
 80042d2:	4313      	orrs	r3, r2
 80042d4:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	051b      	lsls	r3, r3, #20
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a18      	ldr	r2, [pc, #96]	; (800434c <OC6Config+0xbc>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d013      	beq.n	8004316 <OC6Config+0x86>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a17      	ldr	r2, [pc, #92]	; (8004350 <OC6Config+0xc0>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d00f      	beq.n	8004316 <OC6Config+0x86>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a16      	ldr	r2, [pc, #88]	; (8004354 <OC6Config+0xc4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00b      	beq.n	8004316 <OC6Config+0x86>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a15      	ldr	r2, [pc, #84]	; (8004358 <OC6Config+0xc8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d007      	beq.n	8004316 <OC6Config+0x86>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a14      	ldr	r2, [pc, #80]	; (800435c <OC6Config+0xcc>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d003      	beq.n	8004316 <OC6Config+0x86>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a13      	ldr	r2, [pc, #76]	; (8004360 <OC6Config+0xd0>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d109      	bne.n	800432a <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	029b      	lsls	r3, r3, #10
 8004324:	431a      	orrs	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	4619      	mov	r1, r3
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7ff fbfc 	bl	8003b34 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40012c00 	.word	0x40012c00
 8004350:	40013400 	.word	0x40013400
 8004354:	40014000 	.word	0x40014000
 8004358:	40014400 	.word	0x40014400
 800435c:	40014800 	.word	0x40014800
 8004360:	40015000 	.word	0x40015000

08004364 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <LL_USART_IsEnabled+0x18>
 8004378:	2301      	movs	r3, #1
 800437a:	e000      	b.n	800437e <LL_USART_IsEnabled+0x1a>
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <LL_USART_SetPrescaler>:
  *         @arg @ref LL_USART_PRESCALER_DIV128
  *         @arg @ref LL_USART_PRESCALER_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
 8004392:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	f023 030f 	bic.w	r3, r3, #15
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	b292      	uxth	r2, r2
 80043a0:	431a      	orrs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
 80043ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	605a      	str	r2, [r3, #4]
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	609a      	str	r2, [r3, #8]
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
	...

08004400 <LL_USART_SetBaudRate>:
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue,
                                          uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
 800440c:	603b      	str	r3, [r7, #0]
  uint32_t usartdiv;
  uint32_t brrtemp;

  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b0b      	cmp	r3, #11
 8004412:	d83c      	bhi.n	800448e <LL_USART_SetBaudRate+0x8e>
  {
    /* Do not overstep the size of USART_PRESCALER_TAB */
  }
  else if (BaudRate == 0U)
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d039      	beq.n	800448e <LL_USART_SetBaudRate+0x8e>
  {
    /* Can Not divide per 0 */
  }
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004420:	d122      	bne.n	8004468 <LL_USART_SetBaudRate+0x68>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	461a      	mov	r2, r3
 8004428:	4b1c      	ldr	r3, [pc, #112]	; (800449c <LL_USART_SetBaudRate+0x9c>)
 800442a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	fbb2 f3f3 	udiv	r3, r2, r3
 8004434:	005a      	lsls	r2, r3, #1
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	085b      	lsrs	r3, r3, #1
 800443a:	441a      	add	r2, r3
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004442:	b29b      	uxth	r3, r3
 8004444:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800444c:	4013      	ands	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	085b      	lsrs	r3, r3, #1
 8004454:	b29b      	uxth	r3, r3
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4313      	orrs	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	60da      	str	r2, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
  }
}
 8004466:	e012      	b.n	800448e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	b2db      	uxtb	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	4b0b      	ldr	r3, [pc, #44]	; (800449c <LL_USART_SetBaudRate+0x9c>)
 8004470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	fbb2 f2f3 	udiv	r2, r2, r3
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	085b      	lsrs	r3, r3, #1
 800447e:	441a      	add	r2, r3
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	fbb2 f3f3 	udiv	r3, r2, r3
 8004486:	b29b      	uxth	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	60da      	str	r2, [r3, #12]
}
 800448e:	bf00      	nop
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	0800901c 	.word	0x0800901c

080044a0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af02      	add	r7, sp, #8
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7ff ff56 	bl	8004364 <LL_USART_IsEnabled>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d165      	bne.n	800458a <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	4b34      	ldr	r3, [pc, #208]	; (8004594 <LL_USART_Init+0xf4>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	6891      	ldr	r1, [r2, #8]
 80044ca:	683a      	ldr	r2, [r7, #0]
 80044cc:	6912      	ldr	r2, [r2, #16]
 80044ce:	4311      	orrs	r1, r2
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	6952      	ldr	r2, [r2, #20]
 80044d4:	4311      	orrs	r1, r2
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	69d2      	ldr	r2, [r2, #28]
 80044da:	430a      	orrs	r2, r1
 80044dc:	431a      	orrs	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	4619      	mov	r1, r3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7ff ff62 	bl	80043b2 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	4619      	mov	r1, r3
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f7ff ff6f 	bl	80043d8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a26      	ldr	r2, [pc, #152]	; (8004598 <LL_USART_Init+0xf8>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d104      	bne.n	800450c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8004502:	2003      	movs	r0, #3
 8004504:	f7ff f81e 	bl	8003544 <LL_RCC_GetUSARTClockFreq>
 8004508:	60b8      	str	r0, [r7, #8]
 800450a:	e023      	b.n	8004554 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a23      	ldr	r2, [pc, #140]	; (800459c <LL_USART_Init+0xfc>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d104      	bne.n	800451e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004514:	200c      	movs	r0, #12
 8004516:	f7ff f815 	bl	8003544 <LL_RCC_GetUSARTClockFreq>
 800451a:	60b8      	str	r0, [r7, #8]
 800451c:	e01a      	b.n	8004554 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a1f      	ldr	r2, [pc, #124]	; (80045a0 <LL_USART_Init+0x100>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d104      	bne.n	8004530 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8004526:	2030      	movs	r0, #48	; 0x30
 8004528:	f7ff f80c 	bl	8003544 <LL_RCC_GetUSARTClockFreq>
 800452c:	60b8      	str	r0, [r7, #8]
 800452e:	e011      	b.n	8004554 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a1c      	ldr	r2, [pc, #112]	; (80045a4 <LL_USART_Init+0x104>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d104      	bne.n	8004542 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8004538:	20c0      	movs	r0, #192	; 0xc0
 800453a:	f7ff f8c9 	bl	80036d0 <LL_RCC_GetUARTClockFreq>
 800453e:	60b8      	str	r0, [r7, #8]
 8004540:	e008      	b.n	8004554 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a18      	ldr	r2, [pc, #96]	; (80045a8 <LL_USART_Init+0x108>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d104      	bne.n	8004554 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800454a:	f44f 7040 	mov.w	r0, #768	; 0x300
 800454e:	f7ff f8bf 	bl	80036d0 <LL_RCC_GetUARTClockFreq>
 8004552:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d011      	beq.n	800457e <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00d      	beq.n	800457e <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8004562:	2300      	movs	r3, #0
 8004564:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	69d9      	ldr	r1, [r3, #28]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	460b      	mov	r3, r1
 8004576:	68b9      	ldr	r1, [r7, #8]
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7ff ff41 	bl	8004400 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4619      	mov	r1, r3
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7ff ff00 	bl	800438a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800458a:	7bfb      	ldrb	r3, [r7, #15]
}
 800458c:	4618      	mov	r0, r3
 800458e:	3710      	adds	r7, #16
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	efff69f3 	.word	0xefff69f3
 8004598:	40013800 	.word	0x40013800
 800459c:	40004400 	.word	0x40004400
 80045a0:	40004800 	.word	0x40004800
 80045a4:	40004c00 	.word	0x40004c00
 80045a8:	40005000 	.word	0x40005000

080045ac <LL_PWR_GetRegulVoltageScaling>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 80045b0:	4b04      	ldr	r3, [pc, #16]	; (80045c4 <LL_PWR_GetRegulVoltageScaling+0x18>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40007000 	.word	0x40007000

080045c8 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80045d0:	4b06      	ldr	r3, [pc, #24]	; (80045ec <LL_FLASH_SetLatency+0x24>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f023 020f 	bic.w	r2, r3, #15
 80045d8:	4904      	ldr	r1, [pc, #16]	; (80045ec <LL_FLASH_SetLatency+0x24>)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4313      	orrs	r3, r2
 80045de:	600b      	str	r3, [r1, #0]
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	40022000 	.word	0x40022000

080045f0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80045f4:	4b04      	ldr	r3, [pc, #16]	; (8004608 <LL_FLASH_GetLatency+0x18>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 030f 	and.w	r3, r3, #15
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40022000 	.word	0x40022000

0800460c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	fbb2 f3f3 	udiv	r3, r2, r3
 800461e:	4a07      	ldr	r2, [pc, #28]	; (800463c <LL_InitTick+0x30>)
 8004620:	3b01      	subs	r3, #1
 8004622:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004624:	4b05      	ldr	r3, [pc, #20]	; (800463c <LL_InitTick+0x30>)
 8004626:	2200      	movs	r2, #0
 8004628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800462a:	4b04      	ldr	r3, [pc, #16]	; (800463c <LL_InitTick+0x30>)
 800462c:	2205      	movs	r2, #5
 800462e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	e000e010 	.word	0xe000e010

08004640 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004648:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7ff ffdd 	bl	800460c <LL_InitTick>
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004664:	4b10      	ldr	r3, [pc, #64]	; (80046a8 <LL_mDelay+0x4c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800466a:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004676:	d00c      	beq.n	8004692 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3301      	adds	r3, #1
 800467c:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800467e:	e008      	b.n	8004692 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8004680:	4b09      	ldr	r3, [pc, #36]	; (80046a8 <LL_mDelay+0x4c>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <LL_mDelay+0x36>
    {
      tmpDelay--;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	3b01      	subs	r3, #1
 8004690:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1f3      	bne.n	8004680 <LL_mDelay+0x24>
    }
  }
}
 8004698:	bf00      	nop
 800469a:	bf00      	nop
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	e000e010 	.word	0xe000e010

080046ac <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80046b4:	4a04      	ldr	r2, [pc, #16]	; (80046c8 <LL_SetSystemCoreClock+0x1c>)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6013      	str	r3, [r2, #0]
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	20000000 	.word	0x20000000

080046cc <LL_SetFlashLatency>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Latency has been modified
  *          - ERROR: Latency cannot be modified
  */
ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t timeout;
  uint32_t getlatency;
  ErrorStatus status = SUCCESS;
 80046d4:	2300      	movs	r3, #0
 80046d6:	74fb      	strb	r3, [r7, #19]

  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 80046d8:	2300      	movs	r3, #0
 80046da:	60fb      	str	r3, [r7, #12]

  /* Frequency cannot be equal to 0 or greater than max clock */
  if((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_SCALE1_LATENCY9_FREQ))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <LL_SetFlashLatency+0x1e>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a38      	ldr	r2, [pc, #224]	; (80047c8 <LL_SetFlashLatency+0xfc>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d902      	bls.n	80046f0 <LL_SetFlashLatency+0x24>
  {
    status = ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	74fb      	strb	r3, [r7, #19]
 80046ee:	e065      	b.n	80047bc <LL_SetFlashLatency+0xf0>
  }
  else
  {
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 80046f0:	f7ff ff5c 	bl	80045ac <LL_PWR_GetRegulVoltageScaling>
 80046f4:	4603      	mov	r3, r0
 80046f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046fa:	d137      	bne.n	800476c <LL_SetFlashLatency+0xa0>
    {
      if(HCLKFrequency > UTILS_SCALE1_LATENCY8_FREQ)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a33      	ldr	r2, [pc, #204]	; (80047cc <LL_SetFlashLatency+0x100>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d902      	bls.n	800470a <LL_SetFlashLatency+0x3e>
      {
        /* 160 < HCLK <= 170 => 8WS (9 CPU cycles) */
        latency = LL_FLASH_LATENCY_8;
 8004704:	2308      	movs	r3, #8
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	e03d      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY7_FREQ)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a30      	ldr	r2, [pc, #192]	; (80047d0 <LL_SetFlashLatency+0x104>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d902      	bls.n	8004718 <LL_SetFlashLatency+0x4c>
      {
        /* 140 < HCLK <= 160 => 7WS (8 CPU cycles) */
        latency = LL_FLASH_LATENCY_7;
 8004712:	2307      	movs	r3, #7
 8004714:	60fb      	str	r3, [r7, #12]
 8004716:	e036      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY6_FREQ)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a2e      	ldr	r2, [pc, #184]	; (80047d4 <LL_SetFlashLatency+0x108>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d902      	bls.n	8004726 <LL_SetFlashLatency+0x5a>
      {
        /* 120 < HCLK <= 140 => 6WS (7 CPU cycles) */
        latency = LL_FLASH_LATENCY_6;
 8004720:	2306      	movs	r3, #6
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	e02f      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY5_FREQ)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2b      	ldr	r2, [pc, #172]	; (80047d8 <LL_SetFlashLatency+0x10c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d902      	bls.n	8004734 <LL_SetFlashLatency+0x68>
      {
        /* 100 < HCLK <= 120 => 5WS (6 CPU cycles) */
        latency = LL_FLASH_LATENCY_5;
 800472e:	2305      	movs	r3, #5
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	e028      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a29      	ldr	r2, [pc, #164]	; (80047dc <LL_SetFlashLatency+0x110>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d902      	bls.n	8004742 <LL_SetFlashLatency+0x76>
      {
        /* 80 < HCLK <= 100 => 4WS (5 CPU cycles) */
        latency = LL_FLASH_LATENCY_4;
 800473c:	2304      	movs	r3, #4
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e021      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a26      	ldr	r2, [pc, #152]	; (80047e0 <LL_SetFlashLatency+0x114>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d902      	bls.n	8004750 <LL_SetFlashLatency+0x84>
      {
        /* 60 < HCLK <= 80 => 3WS (4 CPU cycles) */
        latency = LL_FLASH_LATENCY_3;
 800474a:	2303      	movs	r3, #3
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e01a      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a24      	ldr	r2, [pc, #144]	; (80047e4 <LL_SetFlashLatency+0x118>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d902      	bls.n	800475e <LL_SetFlashLatency+0x92>
      {
        /* 40 < HCLK <= 60 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
 8004758:	2302      	movs	r3, #2
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	e013      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a21      	ldr	r2, [pc, #132]	; (80047e8 <LL_SetFlashLatency+0x11c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d90f      	bls.n	8004786 <LL_SetFlashLatency+0xba>
        {
          /* 20 < HCLK <= 40 => 1WS (2 CPU cycles) */
          latency = LL_FLASH_LATENCY_1;
 8004766:	2301      	movs	r3, #1
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	e00c      	b.n	8004786 <LL_SetFlashLatency+0xba>
        /* else HCLKFrequency <= 10MHz default LL_FLASH_LATENCY_0 0WS */
      }
    }
    else /* SCALE2 */
    {
      if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a1f      	ldr	r2, [pc, #124]	; (80047ec <LL_SetFlashLatency+0x120>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d902      	bls.n	800477a <LL_SetFlashLatency+0xae>
      {
        /* 16 < HCLK <= 26 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
 8004774:	2302      	movs	r3, #2
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	e005      	b.n	8004786 <LL_SetFlashLatency+0xba>
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a1c      	ldr	r2, [pc, #112]	; (80047f0 <LL_SetFlashLatency+0x124>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d901      	bls.n	8004786 <LL_SetFlashLatency+0xba>
        {
          /* 8 < HCLK <= 16 => 1WS (2 CPU cycles) */
          latency = LL_FLASH_LATENCY_1;
 8004782:	2301      	movs	r3, #1
 8004784:	60fb      	str	r3, [r7, #12]
        }
        /* else HCLKFrequency <= 8MHz default LL_FLASH_LATENCY_0 0WS */
      }
    }

    if (status != ERROR)
 8004786:	7cfb      	ldrb	r3, [r7, #19]
 8004788:	2b01      	cmp	r3, #1
 800478a:	d017      	beq.n	80047bc <LL_SetFlashLatency+0xf0>
    {
      LL_FLASH_SetLatency(latency);
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f7ff ff1b 	bl	80045c8 <LL_FLASH_SetLatency>

      /* Check that the new number of wait states is taken into account to access the Flash
         memory by reading the FLASH_ACR register */
      timeout = 2U;
 8004792:	2302      	movs	r3, #2
 8004794:	617b      	str	r3, [r7, #20]
      do
      {
        /* Wait for Flash latency to be updated */
        getlatency = LL_FLASH_GetLatency();
 8004796:	f7ff ff2b 	bl	80045f0 <LL_FLASH_GetLatency>
 800479a:	60b8      	str	r0, [r7, #8]
        timeout--;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	3b01      	subs	r3, #1
 80047a0:	617b      	str	r3, [r7, #20]
      } while ((getlatency != latency) && (timeout > 0U));
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d002      	beq.n	80047b0 <LL_SetFlashLatency+0xe4>
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1f2      	bne.n	8004796 <LL_SetFlashLatency+0xca>

      if(getlatency != latency)
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <LL_SetFlashLatency+0xf0>
      {
        status = ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	74fb      	strb	r3, [r7, #19]
      }
    }
  }

  return status;
 80047bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3718      	adds	r7, #24
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	0a21fe80 	.word	0x0a21fe80
 80047cc:	09896800 	.word	0x09896800
 80047d0:	08583b00 	.word	0x08583b00
 80047d4:	07270e00 	.word	0x07270e00
 80047d8:	05f5e100 	.word	0x05f5e100
 80047dc:	04c4b400 	.word	0x04c4b400
 80047e0:	03938700 	.word	0x03938700
 80047e4:	02625a00 	.word	0x02625a00
 80047e8:	01312d00 	.word	0x01312d00
 80047ec:	00f42400 	.word	0x00f42400
 80047f0:	007a1200 	.word	0x007a1200

080047f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f003 0307 	and.w	r3, r3, #7
 8004802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004804:	4b0c      	ldr	r3, [pc, #48]	; (8004838 <__NVIC_SetPriorityGrouping+0x44>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004810:	4013      	ands	r3, r2
 8004812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800481c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004826:	4a04      	ldr	r2, [pc, #16]	; (8004838 <__NVIC_SetPriorityGrouping+0x44>)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	60d3      	str	r3, [r2, #12]
}
 800482c:	bf00      	nop
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	e000ed00 	.word	0xe000ed00

0800483c <LL_RCC_HSE_EnableBypass>:
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8004840:	4b05      	ldr	r3, [pc, #20]	; (8004858 <LL_RCC_HSE_EnableBypass+0x1c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a04      	ldr	r2, [pc, #16]	; (8004858 <LL_RCC_HSE_EnableBypass+0x1c>)
 8004846:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800484a:	6013      	str	r3, [r2, #0]
}
 800484c:	bf00      	nop
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40021000 	.word	0x40021000

0800485c <LL_RCC_HSE_Enable>:
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <LL_RCC_HSE_Enable+0x1c>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a04      	ldr	r2, [pc, #16]	; (8004878 <LL_RCC_HSE_Enable+0x1c>)
 8004866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800486a:	6013      	str	r3, [r2, #0]
}
 800486c:	bf00      	nop
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	40021000 	.word	0x40021000

0800487c <LL_RCC_HSE_Disable>:
{
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004880:	4b05      	ldr	r3, [pc, #20]	; (8004898 <LL_RCC_HSE_Disable+0x1c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a04      	ldr	r2, [pc, #16]	; (8004898 <LL_RCC_HSE_Disable+0x1c>)
 8004886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800488a:	6013      	str	r3, [r2, #0]
}
 800488c:	bf00      	nop
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	40021000 	.word	0x40021000

0800489c <LL_RCC_HSE_IsReady>:
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80048a0:	4b07      	ldr	r3, [pc, #28]	; (80048c0 <LL_RCC_HSE_IsReady+0x24>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048ac:	d101      	bne.n	80048b2 <LL_RCC_HSE_IsReady+0x16>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <LL_RCC_HSE_IsReady+0x18>
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	40021000 	.word	0x40021000

080048c4 <LL_RCC_HSI_Enable>:
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80048c8:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <LL_RCC_HSI_Enable+0x1c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a04      	ldr	r2, [pc, #16]	; (80048e0 <LL_RCC_HSI_Enable+0x1c>)
 80048ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d2:	6013      	str	r3, [r2, #0]
}
 80048d4:	bf00      	nop
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40021000 	.word	0x40021000

080048e4 <LL_RCC_HSI_IsReady>:
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80048e8:	4b07      	ldr	r3, [pc, #28]	; (8004908 <LL_RCC_HSI_IsReady+0x24>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048f4:	d101      	bne.n	80048fa <LL_RCC_HSI_IsReady+0x16>
 80048f6:	2301      	movs	r3, #1
 80048f8:	e000      	b.n	80048fc <LL_RCC_HSI_IsReady+0x18>
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40021000 	.word	0x40021000

0800490c <LL_RCC_HSI_SetCalibTrimming>:
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004914:	4b07      	ldr	r3, [pc, #28]	; (8004934 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	061b      	lsls	r3, r3, #24
 8004920:	4904      	ldr	r1, [pc, #16]	; (8004934 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004922:	4313      	orrs	r3, r2
 8004924:	604b      	str	r3, [r1, #4]
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40021000 	.word	0x40021000

08004938 <LL_RCC_SetSysClkSource>:
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004940:	4b06      	ldr	r3, [pc, #24]	; (800495c <LL_RCC_SetSysClkSource+0x24>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f023 0203 	bic.w	r2, r3, #3
 8004948:	4904      	ldr	r1, [pc, #16]	; (800495c <LL_RCC_SetSysClkSource+0x24>)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4313      	orrs	r3, r2
 800494e:	608b      	str	r3, [r1, #8]
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	40021000 	.word	0x40021000

08004960 <LL_RCC_GetSysClkSource>:
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004964:	4b04      	ldr	r3, [pc, #16]	; (8004978 <LL_RCC_GetSysClkSource+0x18>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f003 030c 	and.w	r3, r3, #12
}
 800496c:	4618      	mov	r0, r3
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40021000 	.word	0x40021000

0800497c <LL_RCC_SetAHBPrescaler>:
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004984:	4b06      	ldr	r3, [pc, #24]	; (80049a0 <LL_RCC_SetAHBPrescaler+0x24>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800498c:	4904      	ldr	r1, [pc, #16]	; (80049a0 <LL_RCC_SetAHBPrescaler+0x24>)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4313      	orrs	r3, r2
 8004992:	608b      	str	r3, [r1, #8]
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	40021000 	.word	0x40021000

080049a4 <LL_RCC_SetAPB1Prescaler>:
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80049ac:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049b4:	4904      	ldr	r1, [pc, #16]	; (80049c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	608b      	str	r3, [r1, #8]
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	40021000 	.word	0x40021000

080049cc <LL_RCC_SetAPB2Prescaler>:
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80049d4:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049dc:	4904      	ldr	r1, [pc, #16]	; (80049f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	608b      	str	r3, [r1, #8]
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	40021000 	.word	0x40021000

080049f4 <LL_RCC_PLL_Enable>:
{
 80049f4:	b480      	push	{r7}
 80049f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80049f8:	4b05      	ldr	r3, [pc, #20]	; (8004a10 <LL_RCC_PLL_Enable+0x1c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a04      	ldr	r2, [pc, #16]	; (8004a10 <LL_RCC_PLL_Enable+0x1c>)
 80049fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a02:	6013      	str	r3, [r2, #0]
}
 8004a04:	bf00      	nop
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	40021000 	.word	0x40021000

08004a14 <LL_RCC_PLL_Disable>:
{
 8004a14:	b480      	push	{r7}
 8004a16:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004a18:	4b05      	ldr	r3, [pc, #20]	; (8004a30 <LL_RCC_PLL_Disable+0x1c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a04      	ldr	r2, [pc, #16]	; (8004a30 <LL_RCC_PLL_Disable+0x1c>)
 8004a1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a22:	6013      	str	r3, [r2, #0]
}
 8004a24:	bf00      	nop
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	40021000 	.word	0x40021000

08004a34 <LL_RCC_PLL_IsReady>:
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004a38:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <LL_RCC_PLL_IsReady+0x24>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a44:	d101      	bne.n	8004a4a <LL_RCC_PLL_IsReady+0x16>
 8004a46:	2301      	movs	r3, #1
 8004a48:	e000      	b.n	8004a4c <LL_RCC_PLL_IsReady+0x18>
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40021000 	.word	0x40021000

08004a5c <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
 8004a68:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8004a6a:	4b0a      	ldr	r3, [pc, #40]	; (8004a94 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	4b0a      	ldr	r3, [pc, #40]	; (8004a98 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8004a70:	4013      	ands	r3, r2
 8004a72:	68f9      	ldr	r1, [r7, #12]
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	4311      	orrs	r1, r2
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	0212      	lsls	r2, r2, #8
 8004a7c:	4311      	orrs	r1, r2
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	4904      	ldr	r1, [pc, #16]	; (8004a94 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60cb      	str	r3, [r1, #12]
}
 8004a88:	bf00      	nop
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	40021000 	.word	0x40021000
 8004a98:	f9ff800c 	.word	0xf9ff800c

08004a9c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8004aa0:	4b05      	ldr	r3, [pc, #20]	; (8004ab8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	4a04      	ldr	r2, [pc, #16]	; (8004ab8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8004aa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aaa:	60d3      	str	r3, [r2, #12]
}
 8004aac:	bf00      	nop
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	40021000 	.word	0x40021000

08004abc <LL_APB1_GRP1_EnableClock>:
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004ac4:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004ac6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ac8:	4907      	ldr	r1, [pc, #28]	; (8004ae8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004ad0:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004ad2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ada:	68fb      	ldr	r3, [r7, #12]
}
 8004adc:	bf00      	nop
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	40021000 	.word	0x40021000

08004aec <LL_APB2_GRP1_EnableClock>:
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004af4:	4b08      	ldr	r3, [pc, #32]	; (8004b18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004af6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004af8:	4907      	ldr	r1, [pc, #28]	; (8004b18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004b00:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b02:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4013      	ands	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
}
 8004b0c:	bf00      	nop
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr
 8004b18:	40021000 	.word	0x40021000

08004b1c <LL_PWR_SetRegulVoltageScaling>:
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004b24:	4b06      	ldr	r3, [pc, #24]	; (8004b40 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8004b2c:	4904      	ldr	r1, [pc, #16]	; (8004b40 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	600b      	str	r3, [r1, #0]
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	40007000 	.word	0x40007000

08004b44 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b48:	4b06      	ldr	r3, [pc, #24]	; (8004b64 <LL_PWR_EnableRange1BoostMode+0x20>)
 8004b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b4e:	4a05      	ldr	r2, [pc, #20]	; (8004b64 <LL_PWR_EnableRange1BoostMode+0x20>)
 8004b50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004b58:	bf00      	nop
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	40007000 	.word	0x40007000

08004b68 <LL_PWR_DisableRange1BoostMode>:
  * @brief  Disable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b6c:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <LL_PWR_DisableRange1BoostMode+0x20>)
 8004b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b72:	4a05      	ldr	r2, [pc, #20]	; (8004b88 <LL_PWR_DisableRange1BoostMode+0x20>)
 8004b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004b7c:	bf00      	nop
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40007000 	.word	0x40007000

08004b8c <LL_FLASH_SetLatency>:
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004b94:	4b06      	ldr	r3, [pc, #24]	; (8004bb0 <LL_FLASH_SetLatency+0x24>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f023 020f 	bic.w	r2, r3, #15
 8004b9c:	4904      	ldr	r1, [pc, #16]	; (8004bb0 <LL_FLASH_SetLatency+0x24>)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	600b      	str	r3, [r1, #0]
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	40022000 	.word	0x40022000

08004bb4 <LL_FLASH_GetLatency>:
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004bb8:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <LL_FLASH_GetLatency+0x18>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 030f 	and.w	r3, r3, #15
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40022000 	.word	0x40022000

08004bd0 <STRHAL_Init>:

static inline STRHAL_SysClk_Src_t _SysClk_Init(STRHAL_SysClk_Src_t src, uint32_t freq);
static inline STRHAL_SysClk_Src_t _SysClk_Backup();

STRHAL_Oof_t STRHAL_Init(STRHAL_SysClk_Src_t src, uint32_t freq)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	6039      	str	r1, [r7, #0]
 8004bda:	71fb      	strb	r3, [r7, #7]
	if (_INITIALIZED)
 8004bdc:	4b21      	ldr	r3, [pc, #132]	; (8004c64 <STRHAL_Init+0x94>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d002      	beq.n	8004bea <STRHAL_Init+0x1a>
		return _status;
 8004be4:	4b20      	ldr	r3, [pc, #128]	; (8004c68 <STRHAL_Init+0x98>)
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	e037      	b.n	8004c5a <STRHAL_Init+0x8a>

	_status = STRHAL_NOICE;
 8004bea:	4b1f      	ldr	r3, [pc, #124]	; (8004c68 <STRHAL_Init+0x98>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]

	NVIC_SetPriorityGrouping(0x03);
 8004bf0:	2003      	movs	r0, #3
 8004bf2:	f7ff fdff 	bl	80047f4 <__NVIC_SetPriorityGrouping>
	if (_SysClk_Init(src, freq) != src)
 8004bf6:	79fb      	ldrb	r3, [r7, #7]
 8004bf8:	6839      	ldr	r1, [r7, #0]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 f836 	bl	8004c6c <_SysClk_Init>
 8004c00:	4603      	mov	r3, r0
 8004c02:	461a      	mov	r2, r3
 8004c04:	79fb      	ldrb	r3, [r7, #7]
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d006      	beq.n	8004c18 <STRHAL_Init+0x48>
		_status |= STRHAL_OOF_SYSCLK;
 8004c0a:	4b17      	ldr	r3, [pc, #92]	; (8004c68 <STRHAL_Init+0x98>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	f043 0301 	orr.w	r3, r3, #1
 8004c12:	b2da      	uxtb	r2, r3
 8004c14:	4b14      	ldr	r3, [pc, #80]	; (8004c68 <STRHAL_Init+0x98>)
 8004c16:	701a      	strb	r2, [r3, #0]

	STRHAL_Clock_Init();
 8004c18:	f001 fd40 	bl	800669c <STRHAL_Clock_Init>
	STRHAL_SysTick_Init();
 8004c1c:	f002 fae0 	bl	80071e0 <STRHAL_SysTick_Init>
	STRHAL_GPIO_Init();
 8004c20:	f001 fd84 	bl	800672c <STRHAL_GPIO_Init>
	STRHAL_OPAMP_Init();
 8004c24:	f001 ff10 	bl	8006a48 <STRHAL_OPAMP_Init>
	STRHAL_UART_Init();
 8004c28:	f003 fbea 	bl	8008400 <STRHAL_UART_Init>
	STRHAL_ADC_Init();
 8004c2c:	f000 fc84 	bl	8005538 <STRHAL_ADC_Init>
	STRHAL_TIM_Init();
 8004c30:	f002 fd2d 	bl	800768e <STRHAL_TIM_Init>
	STRHAL_SPI_Init();
 8004c34:	f002 fa7e 	bl	8007134 <STRHAL_SPI_Init>
	_status |= STRHAL_CAN_Init();
 8004c38:	f001 fa6a 	bl	8006110 <STRHAL_CAN_Init>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	461a      	mov	r2, r3
 8004c40:	4b09      	ldr	r3, [pc, #36]	; (8004c68 <STRHAL_Init+0x98>)
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	4b07      	ldr	r3, [pc, #28]	; (8004c68 <STRHAL_Init+0x98>)
 8004c4a:	701a      	strb	r2, [r3, #0]
	STRHAL_QSPI_Init();
 8004c4c:	f001 ffa8 	bl	8006ba0 <STRHAL_QSPI_Init>

	_INITIALIZED = 1;
 8004c50:	4b04      	ldr	r3, [pc, #16]	; (8004c64 <STRHAL_Init+0x94>)
 8004c52:	2201      	movs	r2, #1
 8004c54:	601a      	str	r2, [r3, #0]

	return _status;
 8004c56:	4b04      	ldr	r3, [pc, #16]	; (8004c68 <STRHAL_Init+0x98>)
 8004c58:	781b      	ldrb	r3, [r3, #0]
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000a60 	.word	0x20000a60
 8004c68:	20000a64 	.word	0x20000a64

08004c6c <_SysClk_Init>:

inline STRHAL_SysClk_Src_t _SysClk_Init(STRHAL_SysClk_Src_t src, uint32_t freq)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	4603      	mov	r3, r0
 8004c74:	6039      	str	r1, [r7, #0]
 8004c76:	71fb      	strb	r3, [r7, #7]
	uint32_t tot;
	if (src == STRHAL_SYSCLK_SRC_INT)
 8004c78:	79fb      	ldrb	r3, [r7, #7]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d164      	bne.n	8004d48 <_SysClk_Init+0xdc>
	{
		if (LL_SetFlashLatency(STRHAL_SYSCLK_FREQ) != SUCCESS)
 8004c7e:	487c      	ldr	r0, [pc, #496]	; (8004e70 <_SysClk_Init+0x204>)
 8004c80:	f7ff fd24 	bl	80046cc <LL_SetFlashLatency>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <_SysClk_Init+0x26>
			return _SysClk_Backup();
 8004c8a:	f000 f8f9 	bl	8004e80 <_SysClk_Backup>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	e0ea      	b.n	8004e68 <_SysClk_Init+0x1fc>

		LL_PWR_EnableRange1BoostMode();
 8004c92:	f7ff ff57 	bl	8004b44 <LL_PWR_EnableRange1BoostMode>

		LL_RCC_PLL_Disable();
 8004c96:	f7ff febd 	bl	8004a14 <LL_RCC_PLL_Disable>
		LL_RCC_HSI_Enable();
 8004c9a:	f7ff fe13 	bl	80048c4 <LL_RCC_HSI_Enable>

		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSI_IsReady(); ++tot)
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	60fb      	str	r3, [r7, #12]
 8004ca2:	e00a      	b.n	8004cba <_SysClk_Init+0x4e>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	4a73      	ldr	r2, [pc, #460]	; (8004e74 <_SysClk_Init+0x208>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d903      	bls.n	8004cb4 <_SysClk_Init+0x48>
				return _SysClk_Backup();
 8004cac:	f000 f8e8 	bl	8004e80 <_SysClk_Backup>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	e0d9      	b.n	8004e68 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSI_IsReady(); ++tot)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	60fb      	str	r3, [r7, #12]
 8004cba:	f7ff febb 	bl	8004a34 <LL_RCC_PLL_IsReady>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d004      	beq.n	8004cce <_SysClk_Init+0x62>
 8004cc4:	f7ff fe0e 	bl	80048e4 <LL_RCC_HSI_IsReady>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0ea      	beq.n	8004ca4 <_SysClk_Init+0x38>
		}

		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI,
 8004cce:	2300      	movs	r3, #0
 8004cd0:	2228      	movs	r2, #40	; 0x28
 8004cd2:	2110      	movs	r1, #16
 8004cd4:	2002      	movs	r0, #2
 8004cd6:	f7ff fec1 	bl	8004a5c <LL_RCC_PLL_ConfigDomain_SYS>
		STRHAL_SYSCLK_INT_PLL_M, 4 * STRHAL_SYSCLK_FREQ / HSI_VALUE,
		STRHAL_SYSCLK_INT_PLL_R);

		LL_RCC_PLL_EnableDomain_SYS();
 8004cda:	f7ff fedf 	bl	8004a9c <LL_RCC_PLL_EnableDomain_SYS>
		LL_RCC_PLL_Enable();
 8004cde:	f7ff fe89 	bl	80049f4 <LL_RCC_PLL_Enable>

		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	e00a      	b.n	8004cfe <_SysClk_Init+0x92>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	4a62      	ldr	r2, [pc, #392]	; (8004e74 <_SysClk_Init+0x208>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d903      	bls.n	8004cf8 <_SysClk_Init+0x8c>
				return _SysClk_Backup();
 8004cf0:	f000 f8c6 	bl	8004e80 <_SysClk_Backup>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	e0b7      	b.n	8004e68 <_SysClk_Init+0x1fc>
		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	f7ff fe99 	bl	8004a34 <LL_RCC_PLL_IsReady>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0ef      	beq.n	8004ce8 <_SysClk_Init+0x7c>
		}
		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8004d08:	2003      	movs	r0, #3
 8004d0a:	f7ff fe15 	bl	8004938 <LL_RCC_SetSysClkSource>

		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60fb      	str	r3, [r7, #12]
 8004d12:	e00a      	b.n	8004d2a <_SysClk_Init+0xbe>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4a57      	ldr	r2, [pc, #348]	; (8004e74 <_SysClk_Init+0x208>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d903      	bls.n	8004d24 <_SysClk_Init+0xb8>
				return _SysClk_Backup();
 8004d1c:	f000 f8b0 	bl	8004e80 <_SysClk_Backup>
 8004d20:	4603      	mov	r3, r0
 8004d22:	e0a1      	b.n	8004e68 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	3301      	adds	r3, #1
 8004d28:	60fb      	str	r3, [r7, #12]
 8004d2a:	f7ff fe19 	bl	8004960 <LL_RCC_GetSysClkSource>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b0c      	cmp	r3, #12
 8004d32:	d1ef      	bne.n	8004d14 <_SysClk_Init+0xa8>
		}

		LL_Init1msTick(STRHAL_SYSCLK_FREQ);
 8004d34:	484e      	ldr	r0, [pc, #312]	; (8004e70 <_SysClk_Init+0x204>)
 8004d36:	f7ff fc83 	bl	8004640 <LL_Init1msTick>
		LL_SetSystemCoreClock(STRHAL_SYSCLK_FREQ);
 8004d3a:	484d      	ldr	r0, [pc, #308]	; (8004e70 <_SysClk_Init+0x204>)
 8004d3c:	f7ff fcb6 	bl	80046ac <LL_SetSystemCoreClock>
		_SysClk_Src = STRHAL_SYSCLK_SRC_INT;
 8004d40:	4b4d      	ldr	r3, [pc, #308]	; (8004e78 <_SysClk_Init+0x20c>)
 8004d42:	2201      	movs	r2, #1
 8004d44:	701a      	strb	r2, [r3, #0]
 8004d46:	e084      	b.n	8004e52 <_SysClk_Init+0x1e6>
	}
	else if (src == STRHAL_SYSCLK_SRC_EXT)
 8004d48:	79fb      	ldrb	r3, [r7, #7]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	f040 8081 	bne.w	8004e52 <_SysClk_Init+0x1e6>
	{
		if (LL_SetFlashLatency(STRHAL_SYSCLK_FREQ) != SUCCESS)
 8004d50:	4847      	ldr	r0, [pc, #284]	; (8004e70 <_SysClk_Init+0x204>)
 8004d52:	f7ff fcbb 	bl	80046cc <LL_SetFlashLatency>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <_SysClk_Init+0xf8>
			return _SysClk_Backup();
 8004d5c:	f000 f890 	bl	8004e80 <_SysClk_Backup>
 8004d60:	4603      	mov	r3, r0
 8004d62:	e081      	b.n	8004e68 <_SysClk_Init+0x1fc>

		LL_RCC_PLL_Disable();
 8004d64:	f7ff fe56 	bl	8004a14 <LL_RCC_PLL_Disable>
		if (LL_RCC_HSE_IsReady())
 8004d68:	f7ff fd98 	bl	800489c <LL_RCC_HSE_IsReady>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d014      	beq.n	8004d9c <_SysClk_Init+0x130>
		{
			LL_RCC_HSE_Disable();
 8004d72:	f7ff fd83 	bl	800487c <LL_RCC_HSE_Disable>

			for (tot = 0; LL_RCC_HSE_IsReady(); ++tot)
 8004d76:	2300      	movs	r3, #0
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	e00a      	b.n	8004d92 <_SysClk_Init+0x126>
			{
				if (tot > STRHAL_SYSCLK_START_TOT)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4a3d      	ldr	r2, [pc, #244]	; (8004e74 <_SysClk_Init+0x208>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d903      	bls.n	8004d8c <_SysClk_Init+0x120>
					return _SysClk_Backup();
 8004d84:	f000 f87c 	bl	8004e80 <_SysClk_Backup>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	e06d      	b.n	8004e68 <_SysClk_Init+0x1fc>
			for (tot = 0; LL_RCC_HSE_IsReady(); ++tot)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	f7ff fd83 	bl	800489c <LL_RCC_HSE_IsReady>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1ef      	bne.n	8004d7c <_SysClk_Init+0x110>
			}
		}

		LL_RCC_HSE_EnableBypass();
 8004d9c:	f7ff fd4e 	bl	800483c <LL_RCC_HSE_EnableBypass>
		LL_RCC_HSE_Enable();
 8004da0:	f7ff fd5c 	bl	800485c <LL_RCC_HSE_Enable>

		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSE_IsReady(); ++tot)
 8004da4:	2300      	movs	r3, #0
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	e00a      	b.n	8004dc0 <_SysClk_Init+0x154>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4a31      	ldr	r2, [pc, #196]	; (8004e74 <_SysClk_Init+0x208>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d903      	bls.n	8004dba <_SysClk_Init+0x14e>
				return _SysClk_Backup();
 8004db2:	f000 f865 	bl	8004e80 <_SysClk_Backup>
 8004db6:	4603      	mov	r3, r0
 8004db8:	e056      	b.n	8004e68 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSE_IsReady(); ++tot)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	f7ff fe38 	bl	8004a34 <LL_RCC_PLL_IsReady>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d004      	beq.n	8004dd4 <_SysClk_Init+0x168>
 8004dca:	f7ff fd67 	bl	800489c <LL_RCC_HSE_IsReady>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0ea      	beq.n	8004daa <_SysClk_Init+0x13e>
		}

		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE,
 8004dd4:	4a29      	ldr	r2, [pc, #164]	; (8004e7c <_SysClk_Init+0x210>)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ddc:	2300      	movs	r3, #0
 8004dde:	2100      	movs	r1, #0
 8004de0:	2003      	movs	r0, #3
 8004de2:	f7ff fe3b 	bl	8004a5c <LL_RCC_PLL_ConfigDomain_SYS>
		STRHAL_SYSCLK_EXT_PLL_M, 2 * STRHAL_SYSCLK_FREQ / freq,
		STRHAL_SYSCLK_EXT_PLL_R);

		LL_RCC_PLL_EnableDomain_SYS();
 8004de6:	f7ff fe59 	bl	8004a9c <LL_RCC_PLL_EnableDomain_SYS>
		LL_RCC_PLL_Enable();
 8004dea:	f7ff fe03 	bl	80049f4 <LL_RCC_PLL_Enable>

		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004dee:	2300      	movs	r3, #0
 8004df0:	60fb      	str	r3, [r7, #12]
 8004df2:	e00a      	b.n	8004e0a <_SysClk_Init+0x19e>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4a1f      	ldr	r2, [pc, #124]	; (8004e74 <_SysClk_Init+0x208>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d903      	bls.n	8004e04 <_SysClk_Init+0x198>
				return _SysClk_Backup();
 8004dfc:	f000 f840 	bl	8004e80 <_SysClk_Backup>
 8004e00:	4603      	mov	r3, r0
 8004e02:	e031      	b.n	8004e68 <_SysClk_Init+0x1fc>
		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	3301      	adds	r3, #1
 8004e08:	60fb      	str	r3, [r7, #12]
 8004e0a:	f7ff fe13 	bl	8004a34 <LL_RCC_PLL_IsReady>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0ef      	beq.n	8004df4 <_SysClk_Init+0x188>
		}
		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8004e14:	2003      	movs	r0, #3
 8004e16:	f7ff fd8f 	bl	8004938 <LL_RCC_SetSysClkSource>

		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	e00a      	b.n	8004e36 <_SysClk_Init+0x1ca>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	4a14      	ldr	r2, [pc, #80]	; (8004e74 <_SysClk_Init+0x208>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d903      	bls.n	8004e30 <_SysClk_Init+0x1c4>
				return _SysClk_Backup();
 8004e28:	f000 f82a 	bl	8004e80 <_SysClk_Backup>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	e01b      	b.n	8004e68 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3301      	adds	r3, #1
 8004e34:	60fb      	str	r3, [r7, #12]
 8004e36:	f7ff fd93 	bl	8004960 <LL_RCC_GetSysClkSource>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b0c      	cmp	r3, #12
 8004e3e:	d1ef      	bne.n	8004e20 <_SysClk_Init+0x1b4>
		}

		LL_Init1msTick(STRHAL_SYSCLK_FREQ);
 8004e40:	480b      	ldr	r0, [pc, #44]	; (8004e70 <_SysClk_Init+0x204>)
 8004e42:	f7ff fbfd 	bl	8004640 <LL_Init1msTick>
		LL_SetSystemCoreClock(STRHAL_SYSCLK_FREQ);
 8004e46:	480a      	ldr	r0, [pc, #40]	; (8004e70 <_SysClk_Init+0x204>)
 8004e48:	f7ff fc30 	bl	80046ac <LL_SetSystemCoreClock>
		_SysClk_Src = STRHAL_SYSCLK_SRC_EXT;
 8004e4c:	4b0a      	ldr	r3, [pc, #40]	; (8004e78 <_SysClk_Init+0x20c>)
 8004e4e:	2202      	movs	r2, #2
 8004e50:	701a      	strb	r2, [r3, #0]
	}

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8004e52:	2000      	movs	r0, #0
 8004e54:	f7ff fd92 	bl	800497c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8004e58:	2000      	movs	r0, #0
 8004e5a:	f7ff fda3 	bl	80049a4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8004e5e:	2000      	movs	r0, #0
 8004e60:	f7ff fdb4 	bl	80049cc <LL_RCC_SetAPB2Prescaler>
	return _SysClk_Src;
 8004e64:	4b04      	ldr	r3, [pc, #16]	; (8004e78 <_SysClk_Init+0x20c>)
 8004e66:	781b      	ldrb	r3, [r3, #0]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	09896800 	.word	0x09896800
 8004e74:	00f42400 	.word	0x00f42400
 8004e78:	20000a5c 	.word	0x20000a5c
 8004e7c:	1312d000 	.word	0x1312d000

08004e80 <_SysClk_Backup>:

inline STRHAL_SysClk_Src_t _SysClk_Backup()
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8004e84:	2001      	movs	r0, #1
 8004e86:	f7ff fe31 	bl	8004aec <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8004e8a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004e8e:	f7ff fe15 	bl	8004abc <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8004e92:	2000      	movs	r0, #0
 8004e94:	f7ff fe7a 	bl	8004b8c <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0);
 8004e98:	bf00      	nop
 8004e9a:	f7ff fe8b 	bl	8004bb4 <LL_FLASH_GetLatency>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1fa      	bne.n	8004e9a <_SysClk_Backup+0x1a>

	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8004ea4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004ea8:	f7ff fe38 	bl	8004b1c <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_DisableRange1BoostMode();
 8004eac:	f7ff fe5c 	bl	8004b68 <LL_PWR_DisableRange1BoostMode>

	LL_RCC_HSI_Enable();
 8004eb0:	f7ff fd08 	bl	80048c4 <LL_RCC_HSI_Enable>
	while (!LL_RCC_HSI_IsReady());
 8004eb4:	bf00      	nop
 8004eb6:	f7ff fd15 	bl	80048e4 <LL_RCC_HSI_IsReady>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0fa      	beq.n	8004eb6 <_SysClk_Backup+0x36>

	LL_RCC_HSI_SetCalibTrimming(64);
 8004ec0:	2040      	movs	r0, #64	; 0x40
 8004ec2:	f7ff fd23 	bl	800490c <LL_RCC_HSI_SetCalibTrimming>

	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8004ec6:	2001      	movs	r0, #1
 8004ec8:	f7ff fd36 	bl	8004938 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI);
 8004ecc:	bf00      	nop
 8004ece:	f7ff fd47 	bl	8004960 <LL_RCC_GetSysClkSource>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d1fa      	bne.n	8004ece <_SysClk_Backup+0x4e>

	/* Set AHB prescaler*/
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8004ed8:	2000      	movs	r0, #0
 8004eda:	f7ff fd4f 	bl	800497c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8004ede:	2000      	movs	r0, #0
 8004ee0:	f7ff fd60 	bl	80049a4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	f7ff fd71 	bl	80049cc <LL_RCC_SetAPB2Prescaler>

	LL_Init1msTick(HSI_VALUE);
 8004eea:	4806      	ldr	r0, [pc, #24]	; (8004f04 <_SysClk_Backup+0x84>)
 8004eec:	f7ff fba8 	bl	8004640 <LL_Init1msTick>
	LL_SetSystemCoreClock(HSI_VALUE);
 8004ef0:	4804      	ldr	r0, [pc, #16]	; (8004f04 <_SysClk_Backup+0x84>)
 8004ef2:	f7ff fbdb 	bl	80046ac <LL_SetSystemCoreClock>

	_SysClk_Src = STRHAL_SYSCLK_SRC_BKP;
 8004ef6:	4b04      	ldr	r3, [pc, #16]	; (8004f08 <_SysClk_Backup+0x88>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	701a      	strb	r2, [r3, #0]

	return _SysClk_Src;
 8004efc:	4b02      	ldr	r3, [pc, #8]	; (8004f08 <_SysClk_Backup+0x88>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	00f42400 	.word	0x00f42400
 8004f08:	20000a5c 	.word	0x20000a5c

08004f0c <LL_ADC_DMA_GetRegAddr>:
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d103      	bne.n	8004f24 <LL_ADC_DMA_GetRegAddr+0x18>
    data_reg_addr = (uint32_t) &(ADCx->DR);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	3340      	adds	r3, #64	; 0x40
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	e00c      	b.n	8004f3e <LL_ADC_DMA_GetRegAddr+0x32>
    data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f2a:	d003      	beq.n	8004f34 <LL_ADC_DMA_GetRegAddr+0x28>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a07      	ldr	r2, [pc, #28]	; (8004f4c <LL_ADC_DMA_GetRegAddr+0x40>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d101      	bne.n	8004f38 <LL_ADC_DMA_GetRegAddr+0x2c>
 8004f34:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <LL_ADC_DMA_GetRegAddr+0x44>)
 8004f36:	e000      	b.n	8004f3a <LL_ADC_DMA_GetRegAddr+0x2e>
 8004f38:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <LL_ADC_DMA_GetRegAddr+0x48>)
 8004f3a:	330c      	adds	r3, #12
 8004f3c:	60fb      	str	r3, [r7, #12]
  return data_reg_addr;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	50000100 	.word	0x50000100
 8004f50:	50000300 	.word	0x50000300
 8004f54:	50000700 	.word	0x50000700

08004f58 <LL_ADC_SetGainCompensation>:
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f68:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004f6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	2a00      	cmp	r2, #0
 8004f86:	d002      	beq.n	8004f8e <LL_ADC_SetGainCompensation+0x36>
 8004f88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004f8c:	e000      	b.n	8004f90 <LL_ADC_SetGainCompensation+0x38>
 8004f8e:	2200      	movs	r2, #0
 8004f90:	431a      	orrs	r2, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	611a      	str	r2, [r3, #16]
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <LL_ADC_REG_SetSequencerLength>:
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b083      	sub	sp, #12
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
 8004faa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb0:	f023 020f 	bic.w	r2, r3, #15
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <LL_ADC_REG_SetSequencerRanks>:
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b087      	sub	sp, #28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	3330      	adds	r3, #48	; 0x30
 8004fd8:	461a      	mov	r2, r3
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	0a1b      	lsrs	r3, r3, #8
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	f003 030c 	and.w	r3, r3, #12
 8004fe4:	4413      	add	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f003 031f 	and.w	r3, r3, #31
 8004ff2:	211f      	movs	r1, #31
 8004ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	0e9b      	lsrs	r3, r3, #26
 8005000:	f003 011f 	and.w	r1, r3, #31
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f003 031f 	and.w	r3, r3, #31
 800500a:	fa01 f303 	lsl.w	r3, r1, r3
 800500e:	431a      	orrs	r2, r3
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	601a      	str	r2, [r3, #0]
}
 8005014:	bf00      	nop
 8005016:	371c      	adds	r7, #28
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <LL_ADC_SetChannelSamplingTime>:
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	3314      	adds	r3, #20
 8005030:	461a      	mov	r2, r3
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	0e5b      	lsrs	r3, r3, #25
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	4413      	add	r3, r2
 800503e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	0d1b      	lsrs	r3, r3, #20
 8005048:	f003 031f 	and.w	r3, r3, #31
 800504c:	2107      	movs	r1, #7
 800504e:	fa01 f303 	lsl.w	r3, r1, r3
 8005052:	43db      	mvns	r3, r3
 8005054:	401a      	ands	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	0d1b      	lsrs	r3, r3, #20
 800505a:	f003 031f 	and.w	r3, r3, #31
 800505e:	6879      	ldr	r1, [r7, #4]
 8005060:	fa01 f303 	lsl.w	r3, r1, r3
 8005064:	431a      	orrs	r2, r3
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	601a      	str	r2, [r3, #0]
}
 800506a:	bf00      	nop
 800506c:	371c      	adds	r7, #28
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
	...

08005078 <LL_ADC_SetChannelSingleDiff>:
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a0f      	ldr	r2, [pc, #60]	; (80050c4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d10a      	bne.n	80050a2 <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005098:	431a      	orrs	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80050a0:	e00a      	b.n	80050b8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ae:	43db      	mvns	r3, r3
 80050b0:	401a      	ands	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80050b8:	bf00      	nop
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	407f0000 	.word	0x407f0000

080050c8 <LL_ADC_SetOverSamplingScope>:
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050da:	f023 0303 	bic.w	r3, r3, #3
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	611a      	str	r2, [r3, #16]
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <LL_ADC_DisableDeepPowerDown>:
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005102:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6093      	str	r3, [r2, #8]
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr

08005116 <LL_ADC_EnableInternalRegulator>:
{
 8005116:	b480      	push	{r7}
 8005118:	b083      	sub	sp, #12
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005126:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800512a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	609a      	str	r2, [r3, #8]
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <LL_ADC_Enable>:
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800514e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005152:	f043 0201 	orr.w	r2, r3, #1
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	609a      	str	r2, [r3, #8]
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
 800516e:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005178:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005182:	4313      	orrs	r3, r2
 8005184:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051ac:	d101      	bne.n	80051b2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80051d4:	f043 0204 	orr.w	r2, r3, #4
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 80051fc:	2301      	movs	r3, #1
 80051fe:	e000      	b.n	8005202 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
	...

08005210 <LL_AHB1_GRP1_EnableClock>:
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005218:	4b08      	ldr	r3, [pc, #32]	; (800523c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800521a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800521c:	4907      	ldr	r1, [pc, #28]	; (800523c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4313      	orrs	r3, r2
 8005222:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005224:	4b05      	ldr	r3, [pc, #20]	; (800523c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005226:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4013      	ands	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800522e:	68fb      	ldr	r3, [r7, #12]
}
 8005230:	bf00      	nop
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	40021000 	.word	0x40021000

08005240 <LL_AHB2_GRP1_EnableClock>:
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005248:	4b08      	ldr	r3, [pc, #32]	; (800526c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800524a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800524c:	4907      	ldr	r1, [pc, #28]	; (800526c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4313      	orrs	r3, r2
 8005252:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005254:	4b05      	ldr	r3, [pc, #20]	; (800526c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005256:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4013      	ands	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800525e:	68fb      	ldr	r3, [r7, #12]
}
 8005260:	bf00      	nop
 8005262:	3714      	adds	r7, #20
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	40021000 	.word	0x40021000

08005270 <LL_DMA_EnableChannel>:
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800527e:	4a0c      	ldr	r2, [pc, #48]	; (80052b0 <LL_DMA_EnableChannel+0x40>)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	4413      	add	r3, r2
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	461a      	mov	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	4413      	add	r3, r2
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4908      	ldr	r1, [pc, #32]	; (80052b0 <LL_DMA_EnableChannel+0x40>)
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	440a      	add	r2, r1
 8005294:	7812      	ldrb	r2, [r2, #0]
 8005296:	4611      	mov	r1, r2
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	440a      	add	r2, r1
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	6013      	str	r3, [r2, #0]
}
 80052a2:	bf00      	nop
 80052a4:	3714      	adds	r7, #20
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	0800904c 	.word	0x0800904c

080052b4 <LL_DMA_IsEnabledChannel>:
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80052c2:	4a0a      	ldr	r2, [pc, #40]	; (80052ec <LL_DMA_IsEnabledChannel+0x38>)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	4413      	add	r3, r2
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	461a      	mov	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4413      	add	r3, r2
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0301 	and.w	r3, r3, #1
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d101      	bne.n	80052de <LL_DMA_IsEnabledChannel+0x2a>
 80052da:	2301      	movs	r3, #1
 80052dc:	e000      	b.n	80052e0 <LL_DMA_IsEnabledChannel+0x2c>
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3714      	adds	r7, #20
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	0800904c 	.word	0x0800904c

080052f0 <LL_DMA_SetDataLength>:
{
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8005300:	4a0d      	ldr	r2, [pc, #52]	; (8005338 <LL_DMA_SetDataLength+0x48>)
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	4413      	add	r3, r2
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	461a      	mov	r2, r3
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	4413      	add	r3, r2
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	0c1b      	lsrs	r3, r3, #16
 8005312:	041b      	lsls	r3, r3, #16
 8005314:	4908      	ldr	r1, [pc, #32]	; (8005338 <LL_DMA_SetDataLength+0x48>)
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	440a      	add	r2, r1
 800531a:	7812      	ldrb	r2, [r2, #0]
 800531c:	4611      	mov	r1, r2
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	440a      	add	r2, r1
 8005322:	4611      	mov	r1, r2
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	4313      	orrs	r3, r2
 8005328:	604b      	str	r3, [r1, #4]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	0800904c 	.word	0x0800904c

0800533c <LL_RCC_SetADCClockSource>:
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8005344:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <LL_RCC_SetADCClockSource+0x44>)
 8005346:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	0c1b      	lsrs	r3, r3, #16
 800534e:	f003 031f 	and.w	r3, r3, #31
 8005352:	2103      	movs	r1, #3
 8005354:	fa01 f303 	lsl.w	r3, r1, r3
 8005358:	43db      	mvns	r3, r3
 800535a:	401a      	ands	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	b2d9      	uxtb	r1, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	0c1b      	lsrs	r3, r3, #16
 8005364:	f003 031f 	and.w	r3, r3, #31
 8005368:	fa01 f303 	lsl.w	r3, r1, r3
 800536c:	4904      	ldr	r1, [pc, #16]	; (8005380 <LL_RCC_SetADCClockSource+0x44>)
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr
 8005380:	40021000 	.word	0x40021000

08005384 <STRHAL_ADC_RegInit>:
} adc1_buf, adc2_buf, adc3_buf, adc4_buf, adc5_buf;

static volatile uint64_t STRHAL_ADC_ChannelState[2] = { 0, 0 };

static void STRHAL_ADC_RegInit(ADC_TypeDef *ADCx)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b08c      	sub	sp, #48	; 0x30
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
	LL_ADC_InitTypeDef ADC_InitStruct =
 800538c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]
 8005394:	605a      	str	r2, [r3, #4]
 8005396:	609a      	str	r2, [r3, #8]
	{ 0 };
	LL_ADC_REG_InitTypeDef ADC_REG_InitStruct =
 8005398:	f107 030c 	add.w	r3, r7, #12
 800539c:	2200      	movs	r2, #0
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	605a      	str	r2, [r3, #4]
 80053a2:	609a      	str	r2, [r3, #8]
 80053a4:	60da      	str	r2, [r3, #12]
 80053a6:	611a      	str	r2, [r3, #16]
 80053a8:	615a      	str	r2, [r3, #20]
	{ 0 };
	ADC_InitStruct.Resolution = STRHAL_ADC_RESOLUTION;
 80053aa:	2300      	movs	r3, #0
 80053ac:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80053ae:	2300      	movs	r3, #0
 80053b0:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80053b2:	2300      	movs	r3, #0
 80053b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_ADC_Init(ADCx, &ADC_InitStruct);
 80053b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053ba:	4619      	mov	r1, r3
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f7fd fceb 	bl	8002d98 <LL_ADC_Init>
	ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80053c2:	2300      	movs	r3, #0
 80053c4:	60fb      	str	r3, [r7, #12]
	ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80053c6:	2300      	movs	r3, #0
 80053c8:	613b      	str	r3, [r7, #16]
	ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80053ca:	2300      	movs	r3, #0
 80053cc:	617b      	str	r3, [r7, #20]
	ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 80053ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053d2:	61bb      	str	r3, [r7, #24]
	//ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
	ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 80053d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053d8:	623b      	str	r3, [r7, #32]
	ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 80053da:	2303      	movs	r3, #3
 80053dc:	61fb      	str	r3, [r7, #28]
	LL_ADC_REG_Init(ADCx, &ADC_REG_InitStruct);
 80053de:	f107 030c 	add.w	r3, r7, #12
 80053e2:	4619      	mov	r1, r3
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f7fd fcfd 	bl	8002de4 <LL_ADC_REG_Init>
	LL_ADC_SetGainCompensation(ADCx, 0);
 80053ea:	2100      	movs	r1, #0
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f7ff fdb3 	bl	8004f58 <LL_ADC_SetGainCompensation>
	LL_ADC_SetOverSamplingScope(ADCx, LL_ADC_OVS_DISABLE);
 80053f2:	2100      	movs	r1, #0
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f7ff fe67 	bl	80050c8 <LL_ADC_SetOverSamplingScope>
	LL_ADC_DisableDeepPowerDown(ADCx);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f7ff fe79 	bl	80050f2 <LL_ADC_DisableDeepPowerDown>
}
 8005400:	bf00      	nop
 8005402:	3730      	adds	r7, #48	; 0x30
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <STRHAL_ADC_DmaInit>:

static void STRHAL_ADC_DmaInit(DMA_TypeDef *DMAx, uint32_t dmaChannel, uint32_t dest, uint32_t src, uint32_t periph)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b090      	sub	sp, #64	; 0x40
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
	LL_DMA_InitTypeDef DMA_InitStruct =
 8005416:	f107 0314 	add.w	r3, r7, #20
 800541a:	222c      	movs	r2, #44	; 0x2c
 800541c:	2100      	movs	r1, #0
 800541e:	4618      	mov	r0, r3
 8005420:	f003 fc28 	bl	8008c74 <memset>
	{ 0 };

	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8005424:	2300      	movs	r3, #0
 8005426:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.MemoryOrM2MDstAddress = dest;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_HALFWORD;
 800542c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005430:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8005432:	2380      	movs	r3, #128	; 0x80
 8005434:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 8005436:	2320      	movs	r3, #32
 8005438:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.NbData = 0;
 800543a:	2300      	movs	r3, #0
 800543c:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStruct.PeriphOrM2MSrcAddress = src;
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_HALFWORD;
 8005442:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005446:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8005448:	2300      	movs	r3, #0
 800544a:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.PeriphRequest = periph;
 800544c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800544e:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStruct.Priority = STRHAL_ADC_DMA_PRIORITY;
 8005450:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005454:	63fb      	str	r3, [r7, #60]	; 0x3c

	LL_DMA_Init(DMAx, dmaChannel, &DMA_InitStruct);
 8005456:	f107 0314 	add.w	r3, r7, #20
 800545a:	461a      	mov	r2, r3
 800545c:	68b9      	ldr	r1, [r7, #8]
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f7fd fdb6 	bl	8002fd0 <LL_DMA_Init>
}
 8005464:	bf00      	nop
 8005466:	3740      	adds	r7, #64	; 0x40
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <STRHAL_ADC_Calibrate>:

static void STRHAL_ADC_Calibrate()
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
	LL_ADC_EnableInternalRegulator(ADC1);
 8005470:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005474:	f7ff fe4f 	bl	8005116 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005478:	2064      	movs	r0, #100	; 0x64
 800547a:	f7ff f8ef 	bl	800465c <LL_mDelay>
	LL_ADC_StartCalibration(ADC1, STRHAL_ADC_SINGLEDIFF);
 800547e:	217f      	movs	r1, #127	; 0x7f
 8005480:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005484:	f7ff fe6f 	bl	8005166 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC1));
 8005488:	bf00      	nop
 800548a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800548e:	f7ff fe83 	bl	8005198 <LL_ADC_IsCalibrationOnGoing>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1f8      	bne.n	800548a <STRHAL_ADC_Calibrate+0x1e>

	LL_ADC_EnableInternalRegulator(ADC2);
 8005498:	4823      	ldr	r0, [pc, #140]	; (8005528 <STRHAL_ADC_Calibrate+0xbc>)
 800549a:	f7ff fe3c 	bl	8005116 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 800549e:	2064      	movs	r0, #100	; 0x64
 80054a0:	f7ff f8dc 	bl	800465c <LL_mDelay>
	LL_ADC_StartCalibration(ADC2, STRHAL_ADC_SINGLEDIFF);
 80054a4:	217f      	movs	r1, #127	; 0x7f
 80054a6:	4820      	ldr	r0, [pc, #128]	; (8005528 <STRHAL_ADC_Calibrate+0xbc>)
 80054a8:	f7ff fe5d 	bl	8005166 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC2));
 80054ac:	bf00      	nop
 80054ae:	481e      	ldr	r0, [pc, #120]	; (8005528 <STRHAL_ADC_Calibrate+0xbc>)
 80054b0:	f7ff fe72 	bl	8005198 <LL_ADC_IsCalibrationOnGoing>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1f9      	bne.n	80054ae <STRHAL_ADC_Calibrate+0x42>

	LL_ADC_EnableInternalRegulator(ADC3);
 80054ba:	481c      	ldr	r0, [pc, #112]	; (800552c <STRHAL_ADC_Calibrate+0xc0>)
 80054bc:	f7ff fe2b 	bl	8005116 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 80054c0:	2064      	movs	r0, #100	; 0x64
 80054c2:	f7ff f8cb 	bl	800465c <LL_mDelay>
	LL_ADC_StartCalibration(ADC3, STRHAL_ADC_SINGLEDIFF);
 80054c6:	217f      	movs	r1, #127	; 0x7f
 80054c8:	4818      	ldr	r0, [pc, #96]	; (800552c <STRHAL_ADC_Calibrate+0xc0>)
 80054ca:	f7ff fe4c 	bl	8005166 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC3));
 80054ce:	bf00      	nop
 80054d0:	4816      	ldr	r0, [pc, #88]	; (800552c <STRHAL_ADC_Calibrate+0xc0>)
 80054d2:	f7ff fe61 	bl	8005198 <LL_ADC_IsCalibrationOnGoing>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1f9      	bne.n	80054d0 <STRHAL_ADC_Calibrate+0x64>

	LL_ADC_EnableInternalRegulator(ADC4);
 80054dc:	4814      	ldr	r0, [pc, #80]	; (8005530 <STRHAL_ADC_Calibrate+0xc4>)
 80054de:	f7ff fe1a 	bl	8005116 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 80054e2:	2064      	movs	r0, #100	; 0x64
 80054e4:	f7ff f8ba 	bl	800465c <LL_mDelay>
	LL_ADC_StartCalibration(ADC4, STRHAL_ADC_SINGLEDIFF);
 80054e8:	217f      	movs	r1, #127	; 0x7f
 80054ea:	4811      	ldr	r0, [pc, #68]	; (8005530 <STRHAL_ADC_Calibrate+0xc4>)
 80054ec:	f7ff fe3b 	bl	8005166 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC4));
 80054f0:	bf00      	nop
 80054f2:	480f      	ldr	r0, [pc, #60]	; (8005530 <STRHAL_ADC_Calibrate+0xc4>)
 80054f4:	f7ff fe50 	bl	8005198 <LL_ADC_IsCalibrationOnGoing>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f9      	bne.n	80054f2 <STRHAL_ADC_Calibrate+0x86>

	LL_ADC_EnableInternalRegulator(ADC5);
 80054fe:	480d      	ldr	r0, [pc, #52]	; (8005534 <STRHAL_ADC_Calibrate+0xc8>)
 8005500:	f7ff fe09 	bl	8005116 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005504:	2064      	movs	r0, #100	; 0x64
 8005506:	f7ff f8a9 	bl	800465c <LL_mDelay>
	LL_ADC_StartCalibration(ADC5, STRHAL_ADC_SINGLEDIFF);
 800550a:	217f      	movs	r1, #127	; 0x7f
 800550c:	4809      	ldr	r0, [pc, #36]	; (8005534 <STRHAL_ADC_Calibrate+0xc8>)
 800550e:	f7ff fe2a 	bl	8005166 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC5));
 8005512:	bf00      	nop
 8005514:	4807      	ldr	r0, [pc, #28]	; (8005534 <STRHAL_ADC_Calibrate+0xc8>)
 8005516:	f7ff fe3f 	bl	8005198 <LL_ADC_IsCalibrationOnGoing>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1f9      	bne.n	8005514 <STRHAL_ADC_Calibrate+0xa8>
}
 8005520:	bf00      	nop
 8005522:	bf00      	nop
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	50000100 	.word	0x50000100
 800552c:	50000400 	.word	0x50000400
 8005530:	50000500 	.word	0x50000500
 8005534:	50000600 	.word	0x50000600

08005538 <STRHAL_ADC_Init>:

void STRHAL_ADC_Init()
{
 8005538:	b590      	push	{r4, r7, lr}
 800553a:	b087      	sub	sp, #28
 800553c:	af02      	add	r7, sp, #8
	{
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
	}
	else if (STRHAL_ADC_DMA == DMA2)
	{
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 800553e:	2002      	movs	r0, #2
 8005540:	f7ff fe66 	bl	8005210 <LL_AHB1_GRP1_EnableClock>
	}

	LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 8005544:	4846      	ldr	r0, [pc, #280]	; (8005660 <STRHAL_ADC_Init+0x128>)
 8005546:	f7ff fef9 	bl	800533c <LL_RCC_SetADCClockSource>
	LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 800554a:	4846      	ldr	r0, [pc, #280]	; (8005664 <STRHAL_ADC_Init+0x12c>)
 800554c:	f7ff fef6 	bl	800533c <LL_RCC_SetADCClockSource>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8005550:	2004      	movs	r0, #4
 8005552:	f7ff fe5d 	bl	8005210 <LL_AHB1_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8005556:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800555a:	f7ff fe71 	bl	8005240 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800555e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005562:	f7ff fe6d 	bl	8005240 <LL_AHB2_GRP1_EnableClock>

	//Init DMA for ADC123
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL, (uint32_t) adc1_buf.data, LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC1);
 8005566:	4c40      	ldr	r4, [pc, #256]	; (8005668 <STRHAL_ADC_Init+0x130>)
 8005568:	2100      	movs	r1, #0
 800556a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800556e:	f7ff fccd 	bl	8004f0c <LL_ADC_DMA_GetRegAddr>
 8005572:	4603      	mov	r3, r0
 8005574:	2205      	movs	r2, #5
 8005576:	9200      	str	r2, [sp, #0]
 8005578:	4622      	mov	r2, r4
 800557a:	2100      	movs	r1, #0
 800557c:	483b      	ldr	r0, [pc, #236]	; (800566c <STRHAL_ADC_Init+0x134>)
 800557e:	f7ff ff43 	bl	8005408 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1, (uint32_t) adc2_buf.data, LL_ADC_DMA_GetRegAddr(ADC2, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC2);
 8005582:	4c3b      	ldr	r4, [pc, #236]	; (8005670 <STRHAL_ADC_Init+0x138>)
 8005584:	2100      	movs	r1, #0
 8005586:	483b      	ldr	r0, [pc, #236]	; (8005674 <STRHAL_ADC_Init+0x13c>)
 8005588:	f7ff fcc0 	bl	8004f0c <LL_ADC_DMA_GetRegAddr>
 800558c:	4603      	mov	r3, r0
 800558e:	2224      	movs	r2, #36	; 0x24
 8005590:	9200      	str	r2, [sp, #0]
 8005592:	4622      	mov	r2, r4
 8005594:	2101      	movs	r1, #1
 8005596:	4835      	ldr	r0, [pc, #212]	; (800566c <STRHAL_ADC_Init+0x134>)
 8005598:	f7ff ff36 	bl	8005408 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2, (uint32_t) adc3_buf.data, LL_ADC_DMA_GetRegAddr(ADC3, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC3);
 800559c:	4c36      	ldr	r4, [pc, #216]	; (8005678 <STRHAL_ADC_Init+0x140>)
 800559e:	2100      	movs	r1, #0
 80055a0:	4836      	ldr	r0, [pc, #216]	; (800567c <STRHAL_ADC_Init+0x144>)
 80055a2:	f7ff fcb3 	bl	8004f0c <LL_ADC_DMA_GetRegAddr>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2225      	movs	r2, #37	; 0x25
 80055aa:	9200      	str	r2, [sp, #0]
 80055ac:	4622      	mov	r2, r4
 80055ae:	2102      	movs	r1, #2
 80055b0:	482e      	ldr	r0, [pc, #184]	; (800566c <STRHAL_ADC_Init+0x134>)
 80055b2:	f7ff ff29 	bl	8005408 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3, (uint32_t) adc4_buf.data, LL_ADC_DMA_GetRegAddr(ADC4, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC4);
 80055b6:	4c32      	ldr	r4, [pc, #200]	; (8005680 <STRHAL_ADC_Init+0x148>)
 80055b8:	2100      	movs	r1, #0
 80055ba:	4832      	ldr	r0, [pc, #200]	; (8005684 <STRHAL_ADC_Init+0x14c>)
 80055bc:	f7ff fca6 	bl	8004f0c <LL_ADC_DMA_GetRegAddr>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2226      	movs	r2, #38	; 0x26
 80055c4:	9200      	str	r2, [sp, #0]
 80055c6:	4622      	mov	r2, r4
 80055c8:	2103      	movs	r1, #3
 80055ca:	4828      	ldr	r0, [pc, #160]	; (800566c <STRHAL_ADC_Init+0x134>)
 80055cc:	f7ff ff1c 	bl	8005408 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4, (uint32_t) adc5_buf.data, LL_ADC_DMA_GetRegAddr(ADC5, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC5);
 80055d0:	4c2d      	ldr	r4, [pc, #180]	; (8005688 <STRHAL_ADC_Init+0x150>)
 80055d2:	2100      	movs	r1, #0
 80055d4:	482d      	ldr	r0, [pc, #180]	; (800568c <STRHAL_ADC_Init+0x154>)
 80055d6:	f7ff fc99 	bl	8004f0c <LL_ADC_DMA_GetRegAddr>
 80055da:	4603      	mov	r3, r0
 80055dc:	2227      	movs	r2, #39	; 0x27
 80055de:	9200      	str	r2, [sp, #0]
 80055e0:	4622      	mov	r2, r4
 80055e2:	2104      	movs	r1, #4
 80055e4:	4821      	ldr	r0, [pc, #132]	; (800566c <STRHAL_ADC_Init+0x134>)
 80055e6:	f7ff ff0f 	bl	8005408 <STRHAL_ADC_DmaInit>

	LL_ADC_CommonInitTypeDef ADC_CommonInitStruct =
 80055ea:	463b      	mov	r3, r7
 80055ec:	2200      	movs	r2, #0
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	605a      	str	r2, [r3, #4]
 80055f2:	609a      	str	r2, [r3, #8]
 80055f4:	60da      	str	r2, [r3, #12]
	{ 0 };

	ADC_CommonInitStruct.CommonClock = STRHAL_ADC_COMMONCLOCK;
 80055f6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80055fa:	603b      	str	r3, [r7, #0]
	ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80055fc:	2300      	movs	r3, #0
 80055fe:	607b      	str	r3, [r7, #4]
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8005600:	463b      	mov	r3, r7
 8005602:	4619      	mov	r1, r3
 8005604:	4822      	ldr	r0, [pc, #136]	; (8005690 <STRHAL_ADC_Init+0x158>)
 8005606:	f7fd fb63 	bl	8002cd0 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 800560a:	463b      	mov	r3, r7
 800560c:	4619      	mov	r1, r3
 800560e:	4820      	ldr	r0, [pc, #128]	; (8005690 <STRHAL_ADC_Init+0x158>)
 8005610:	f7fd fb5e 	bl	8002cd0 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 8005614:	463b      	mov	r3, r7
 8005616:	4619      	mov	r1, r3
 8005618:	481e      	ldr	r0, [pc, #120]	; (8005694 <STRHAL_ADC_Init+0x15c>)
 800561a:	f7fd fb59 	bl	8002cd0 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC4), &ADC_CommonInitStruct);
 800561e:	463b      	mov	r3, r7
 8005620:	4619      	mov	r1, r3
 8005622:	481c      	ldr	r0, [pc, #112]	; (8005694 <STRHAL_ADC_Init+0x15c>)
 8005624:	f7fd fb54 	bl	8002cd0 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC5), &ADC_CommonInitStruct);
 8005628:	463b      	mov	r3, r7
 800562a:	4619      	mov	r1, r3
 800562c:	4819      	ldr	r0, [pc, #100]	; (8005694 <STRHAL_ADC_Init+0x15c>)
 800562e:	f7fd fb4f 	bl	8002cd0 <LL_ADC_CommonInit>

	STRHAL_ADC_RegInit(ADC1);
 8005632:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005636:	f7ff fea5 	bl	8005384 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC2);
 800563a:	480e      	ldr	r0, [pc, #56]	; (8005674 <STRHAL_ADC_Init+0x13c>)
 800563c:	f7ff fea2 	bl	8005384 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC3);
 8005640:	480e      	ldr	r0, [pc, #56]	; (800567c <STRHAL_ADC_Init+0x144>)
 8005642:	f7ff fe9f 	bl	8005384 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC4);
 8005646:	480f      	ldr	r0, [pc, #60]	; (8005684 <STRHAL_ADC_Init+0x14c>)
 8005648:	f7ff fe9c 	bl	8005384 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC5);
 800564c:	480f      	ldr	r0, [pc, #60]	; (800568c <STRHAL_ADC_Init+0x154>)
 800564e:	f7ff fe99 	bl	8005384 <STRHAL_ADC_RegInit>

	STRHAL_ADC_Calibrate();
 8005652:	f7ff ff0b 	bl	800546c <STRHAL_ADC_Calibrate>
}
 8005656:	bf00      	nop
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	bd90      	pop	{r4, r7, pc}
 800565e:	bf00      	nop
 8005660:	001c0002 	.word	0x001c0002
 8005664:	001e0002 	.word	0x001e0002
 8005668:	20000a68 	.word	0x20000a68
 800566c:	40020400 	.word	0x40020400
 8005670:	20000a94 	.word	0x20000a94
 8005674:	50000100 	.word	0x50000100
 8005678:	20000ac0 	.word	0x20000ac0
 800567c:	50000400 	.word	0x50000400
 8005680:	20000aec 	.word	0x20000aec
 8005684:	50000500 	.word	0x50000500
 8005688:	20000b18 	.word	0x20000b18
 800568c:	50000600 	.word	0x50000600
 8005690:	50000300 	.word	0x50000300
 8005694:	50000700 	.word	0x50000700

08005698 <STRHAL_ADC_SubscribeChannel>:

STRHAL_ADC_Data_t* STRHAL_ADC_SubscribeChannel(STRHAL_ADC_Channel_t *channel, STRHAL_ADC_InType_t type)
{
 8005698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800569c:	b097      	sub	sp, #92	; 0x5c
 800569e:	af00      	add	r7, sp, #0
 80056a0:	60f8      	str	r0, [r7, #12]
 80056a2:	460b      	mov	r3, r1
 80056a4:	72fb      	strb	r3, [r7, #11]

	STRHAL_ADC_AnalogPin_t analogPin;
	STRHAL_ADC_Data_t *data_ptr = NULL;
 80056a6:	2300      	movs	r3, #0
 80056a8:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t *length_ptr = NULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t dmaChannel = 0;
 80056ae:	2300      	movs	r3, #0
 80056b0:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint64_t adcChannelMsk[2] = { 0, 0 };
 80056b2:	f04f 0200 	mov.w	r2, #0
 80056b6:	f04f 0300 	mov.w	r3, #0
 80056ba:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80056be:	f04f 0200 	mov.w	r2, #0
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	if (channel->ADCx == ADC1)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056d2:	d11a      	bne.n	800570a <STRHAL_ADC_SubscribeChannel+0x72>
	{
		analogPin = gpioMapping[0][channel->channelId];
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	791b      	ldrb	r3, [r3, #4]
 80056d8:	4a9c      	ldr	r2, [pc, #624]	; (800594c <STRHAL_ADC_SubscribeChannel+0x2b4>)
 80056da:	011b      	lsls	r3, r3, #4
 80056dc:	4413      	add	r3, r2
 80056de:	f107 0638 	add.w	r6, r7, #56	; 0x38
 80056e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80056e4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc1_buf.data;
 80056e8:	4b99      	ldr	r3, [pc, #612]	; (8005950 <STRHAL_ADC_SubscribeChannel+0x2b8>)
 80056ea:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc1_buf.length;
 80056ec:	4b99      	ldr	r3, [pc, #612]	; (8005954 <STRHAL_ADC_SubscribeChannel+0x2bc>)
 80056ee:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL;
 80056f0:	2300      	movs	r3, #0
 80056f2:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[0] = (1U) << (channel->channelId);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	791b      	ldrb	r3, [r3, #4]
 80056f8:	461a      	mov	r2, r3
 80056fa:	2301      	movs	r3, #1
 80056fc:	4093      	lsls	r3, r2
 80056fe:	461a      	mov	r2, r3
 8005700:	f04f 0300 	mov.w	r3, #0
 8005704:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8005708:	e089      	b.n	800581e <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC2)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a92      	ldr	r2, [pc, #584]	; (8005958 <STRHAL_ADC_SubscribeChannel+0x2c0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d11c      	bne.n	800574e <STRHAL_ADC_SubscribeChannel+0xb6>
	{
		analogPin = gpioMapping[1][channel->channelId];
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	791b      	ldrb	r3, [r3, #4]
 8005718:	4a8c      	ldr	r2, [pc, #560]	; (800594c <STRHAL_ADC_SubscribeChannel+0x2b4>)
 800571a:	3313      	adds	r3, #19
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	4413      	add	r3, r2
 8005720:	f107 0638 	add.w	r6, r7, #56	; 0x38
 8005724:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005726:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc2_buf.data;
 800572a:	4b8c      	ldr	r3, [pc, #560]	; (800595c <STRHAL_ADC_SubscribeChannel+0x2c4>)
 800572c:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc2_buf.length;
 800572e:	4b8c      	ldr	r3, [pc, #560]	; (8005960 <STRHAL_ADC_SubscribeChannel+0x2c8>)
 8005730:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 1;
 8005732:	2301      	movs	r3, #1
 8005734:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[0] = (1U) << (STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	791b      	ldrb	r3, [r3, #4]
 800573a:	3313      	adds	r3, #19
 800573c:	2201      	movs	r2, #1
 800573e:	fa02 f303 	lsl.w	r3, r2, r3
 8005742:	461a      	mov	r2, r3
 8005744:	f04f 0300 	mov.w	r3, #0
 8005748:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800574c:	e067      	b.n	800581e <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC3)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a84      	ldr	r2, [pc, #528]	; (8005964 <STRHAL_ADC_SubscribeChannel+0x2cc>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d11c      	bne.n	8005792 <STRHAL_ADC_SubscribeChannel+0xfa>
	{
		analogPin = gpioMapping[2][channel->channelId];
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	791b      	ldrb	r3, [r3, #4]
 800575c:	4a7b      	ldr	r2, [pc, #492]	; (800594c <STRHAL_ADC_SubscribeChannel+0x2b4>)
 800575e:	3326      	adds	r3, #38	; 0x26
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	4413      	add	r3, r2
 8005764:	f107 0638 	add.w	r6, r7, #56	; 0x38
 8005768:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800576a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc3_buf.data;
 800576e:	4b7e      	ldr	r3, [pc, #504]	; (8005968 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 8005770:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc3_buf.length;
 8005772:	4b7e      	ldr	r3, [pc, #504]	; (800596c <STRHAL_ADC_SubscribeChannel+0x2d4>)
 8005774:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 2;
 8005776:	2302      	movs	r3, #2
 8005778:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[0] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	791b      	ldrb	r3, [r3, #4]
 800577e:	3326      	adds	r3, #38	; 0x26
 8005780:	2201      	movs	r2, #1
 8005782:	fa02 f303 	lsl.w	r3, r2, r3
 8005786:	461a      	mov	r2, r3
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8005790:	e045      	b.n	800581e <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC4)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a76      	ldr	r2, [pc, #472]	; (8005970 <STRHAL_ADC_SubscribeChannel+0x2d8>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d11c      	bne.n	80057d6 <STRHAL_ADC_SubscribeChannel+0x13e>
	{
		analogPin = gpioMapping[3][channel->channelId];
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	791b      	ldrb	r3, [r3, #4]
 80057a0:	4a6a      	ldr	r2, [pc, #424]	; (800594c <STRHAL_ADC_SubscribeChannel+0x2b4>)
 80057a2:	3339      	adds	r3, #57	; 0x39
 80057a4:	011b      	lsls	r3, r3, #4
 80057a6:	4413      	add	r3, r2
 80057a8:	f107 0638 	add.w	r6, r7, #56	; 0x38
 80057ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057ae:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc4_buf.data;
 80057b2:	4b70      	ldr	r3, [pc, #448]	; (8005974 <STRHAL_ADC_SubscribeChannel+0x2dc>)
 80057b4:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc4_buf.length;
 80057b6:	4b70      	ldr	r3, [pc, #448]	; (8005978 <STRHAL_ADC_SubscribeChannel+0x2e0>)
 80057b8:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 3;
 80057ba:	2303      	movs	r3, #3
 80057bc:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[1] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	791b      	ldrb	r3, [r3, #4]
 80057c2:	3326      	adds	r3, #38	; 0x26
 80057c4:	2201      	movs	r2, #1
 80057c6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80057d4:	e023      	b.n	800581e <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC5)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a68      	ldr	r2, [pc, #416]	; (800597c <STRHAL_ADC_SubscribeChannel+0x2e4>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d11c      	bne.n	800581a <STRHAL_ADC_SubscribeChannel+0x182>
	{
		analogPin = gpioMapping[4][channel->channelId];
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	791b      	ldrb	r3, [r3, #4]
 80057e4:	4a59      	ldr	r2, [pc, #356]	; (800594c <STRHAL_ADC_SubscribeChannel+0x2b4>)
 80057e6:	334c      	adds	r3, #76	; 0x4c
 80057e8:	011b      	lsls	r3, r3, #4
 80057ea:	4413      	add	r3, r2
 80057ec:	f107 0638 	add.w	r6, r7, #56	; 0x38
 80057f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057f2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc5_buf.data;
 80057f6:	4b62      	ldr	r3, [pc, #392]	; (8005980 <STRHAL_ADC_SubscribeChannel+0x2e8>)
 80057f8:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc5_buf.length;
 80057fa:	4b62      	ldr	r3, [pc, #392]	; (8005984 <STRHAL_ADC_SubscribeChannel+0x2ec>)
 80057fc:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 4;
 80057fe:	2304      	movs	r3, #4
 8005800:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[1] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	791b      	ldrb	r3, [r3, #4]
 8005806:	3326      	adds	r3, #38	; 0x26
 8005808:	2201      	movs	r2, #1
 800580a:	fa02 f303 	lsl.w	r3, r2, r3
 800580e:	461a      	mov	r2, r3
 8005810:	f04f 0300 	mov.w	r3, #0
 8005814:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8005818:	e001      	b.n	800581e <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else
	{
		return NULL;
 800581a:	2300      	movs	r3, #0
 800581c:	e091      	b.n	8005942 <STRHAL_ADC_SubscribeChannel+0x2aa>
	}

	// wrong input type passed
	if (analogPin.type != type)
 800581e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8005822:	7afa      	ldrb	r2, [r7, #11]
 8005824:	429a      	cmp	r2, r3
 8005826:	d001      	beq.n	800582c <STRHAL_ADC_SubscribeChannel+0x194>
	{
		return NULL;
 8005828:	2300      	movs	r3, #0
 800582a:	e08a      	b.n	8005942 <STRHAL_ADC_SubscribeChannel+0x2aa>
	}

	// channel already initialized
	if ((STRHAL_ADC_ChannelState[0] & adcChannelMsk[0]) && (STRHAL_ADC_ChannelState[1] & adcChannelMsk[1]))
 800582c:	4b56      	ldr	r3, [pc, #344]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 800582e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005832:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005836:	ea00 0602 	and.w	r6, r0, r2
 800583a:	603e      	str	r6, [r7, #0]
 800583c:	400b      	ands	r3, r1
 800583e:	607b      	str	r3, [r7, #4]
 8005840:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005844:	4313      	orrs	r3, r2
 8005846:	d00d      	beq.n	8005864 <STRHAL_ADC_SubscribeChannel+0x1cc>
 8005848:	4b4f      	ldr	r3, [pc, #316]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 800584a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800584e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005852:	ea00 0a02 	and.w	sl, r0, r2
 8005856:	ea01 0b03 	and.w	fp, r1, r3
 800585a:	ea5a 030b 	orrs.w	r3, sl, fp
 800585e:	d001      	beq.n	8005864 <STRHAL_ADC_SubscribeChannel+0x1cc>
	{
		return NULL;
 8005860:	2300      	movs	r3, #0
 8005862:	e06e      	b.n	8005942 <STRHAL_ADC_SubscribeChannel+0x2aa>
	}

	STRHAL_ADC_ChannelState[0] |= adcChannelMsk[0];
 8005864:	4b48      	ldr	r3, [pc, #288]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005866:	e9d3 0100 	ldrd	r0, r1, [r3]
 800586a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800586e:	ea40 0802 	orr.w	r8, r0, r2
 8005872:	ea41 0903 	orr.w	r9, r1, r3
 8005876:	4b44      	ldr	r3, [pc, #272]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005878:	e9c3 8900 	strd	r8, r9, [r3]
	STRHAL_ADC_ChannelState[1] |= adcChannelMsk[1];
 800587c:	4b42      	ldr	r3, [pc, #264]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 800587e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005882:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005886:	ea40 0402 	orr.w	r4, r0, r2
 800588a:	ea41 0503 	orr.w	r5, r1, r3
 800588e:	4b3e      	ldr	r3, [pc, #248]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005890:	e9c3 4502 	strd	r4, r5, [r3, #8]

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8005894:	2004      	movs	r0, #4
 8005896:	f7ff fcd3 	bl	8005240 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800589a:	2020      	movs	r0, #32
 800589c:	f7ff fcd0 	bl	8005240 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80058a0:	2001      	movs	r0, #1
 80058a2:	f7ff fccd 	bl	8005240 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80058a6:	2002      	movs	r0, #2
 80058a8:	f7ff fcca 	bl	8005240 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 80058ac:	2010      	movs	r0, #16
 80058ae:	f7ff fcc7 	bl	8005240 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 80058b2:	2008      	movs	r0, #8
 80058b4:	f7ff fcc4 	bl	8005240 <LL_AHB2_GRP1_EnableClock>

	if (type == STRHAL_ADC_INTYPE_REGULAR)
 80058b8:	7afb      	ldrb	r3, [r7, #11]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d115      	bne.n	80058ea <STRHAL_ADC_SubscribeChannel+0x252>
	{
		LL_GPIO_InitTypeDef GPIO_InitStruct =
 80058be:	f107 0310 	add.w	r3, r7, #16
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
 80058c6:	605a      	str	r2, [r3, #4]
 80058c8:	609a      	str	r2, [r3, #8]
 80058ca:	60da      	str	r2, [r3, #12]
 80058cc:	611a      	str	r2, [r3, #16]
 80058ce:	615a      	str	r2, [r3, #20]
		{ 0 };

		GPIO_InitStruct.Pin = analogPin.pin;
 80058d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058d2:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80058d4:	2303      	movs	r3, #3
 80058d6:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80058d8:	2300      	movs	r3, #0
 80058da:	623b      	str	r3, [r7, #32]
		LL_GPIO_Init(analogPin.port, &GPIO_InitStruct);
 80058dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058de:	f107 0210 	add.w	r2, r7, #16
 80058e2:	4611      	mov	r1, r2
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fd fcfe 	bl	80032e6 <LL_GPIO_Init>
	}

	LL_ADC_SetChannelSamplingTime(channel->ADCx, analogPin.channel, STRHAL_ADC_CHANNEL_SAMPLINGTIME);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80058f0:	2206      	movs	r2, #6
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff fb94 	bl	8005020 <LL_ADC_SetChannelSamplingTime>
	LL_ADC_SetChannelSingleDiff(channel->ADCx, analogPin.channel, STRHAL_ADC_SINGLEDIFF);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80058fe:	227f      	movs	r2, #127	; 0x7f
 8005900:	4618      	mov	r0, r3
 8005902:	f7ff fbb9 	bl	8005078 <LL_ADC_SetChannelSingleDiff>

	LL_ADC_REG_SetSequencerRanks(channel->ADCx, adcRanks[*length_ptr], analogPin.channel);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6818      	ldr	r0, [r3, #0]
 800590a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a1f      	ldr	r2, [pc, #124]	; (800598c <STRHAL_ADC_SubscribeChannel+0x2f4>)
 8005910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005914:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005916:	4619      	mov	r1, r3
 8005918:	f7ff fb56 	bl	8004fc8 <LL_ADC_REG_SetSequencerRanks>
	uint32_t length = *length_ptr;
 800591c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	64bb      	str	r3, [r7, #72]	; 0x48
	LL_DMA_SetDataLength(STRHAL_ADC_DMA, dmaChannel, length + 1);
 8005922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005924:	3301      	adds	r3, #1
 8005926:	461a      	mov	r2, r3
 8005928:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800592a:	4819      	ldr	r0, [pc, #100]	; (8005990 <STRHAL_ADC_SubscribeChannel+0x2f8>)
 800592c:	f7ff fce0 	bl	80052f0 <LL_DMA_SetDataLength>
	(*length_ptr)++;
 8005930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005938:	601a      	str	r2, [r3, #0]
	return &data_ptr[length];
 800593a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005940:	4413      	add	r3, r2
}
 8005942:	4618      	mov	r0, r3
 8005944:	375c      	adds	r7, #92	; 0x5c
 8005946:	46bd      	mov	sp, r7
 8005948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800594c:	080090d4 	.word	0x080090d4
 8005950:	20000a68 	.word	0x20000a68
 8005954:	20000a90 	.word	0x20000a90
 8005958:	50000100 	.word	0x50000100
 800595c:	20000a94 	.word	0x20000a94
 8005960:	20000abc 	.word	0x20000abc
 8005964:	50000400 	.word	0x50000400
 8005968:	20000ac0 	.word	0x20000ac0
 800596c:	20000ae8 	.word	0x20000ae8
 8005970:	50000500 	.word	0x50000500
 8005974:	20000aec 	.word	0x20000aec
 8005978:	20000b14 	.word	0x20000b14
 800597c:	50000600 	.word	0x50000600
 8005980:	20000b18 	.word	0x20000b18
 8005984:	20000b40 	.word	0x20000b40
 8005988:	20000b48 	.word	0x20000b48
 800598c:	08009054 	.word	0x08009054
 8005990:	40020400 	.word	0x40020400

08005994 <STRHAL_ADC_Run>:

void STRHAL_ADC_Run()
{
 8005994:	b580      	push	{r7, lr}
 8005996:	af00      	add	r7, sp, #0
	LL_ADC_REG_SetSequencerLength(ADC1, adcSeqRanks[adc1_buf.length - 1]);
 8005998:	4b5a      	ldr	r3, [pc, #360]	; (8005b04 <STRHAL_ADC_Run+0x170>)
 800599a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599c:	3b01      	subs	r3, #1
 800599e:	4a5a      	ldr	r2, [pc, #360]	; (8005b08 <STRHAL_ADC_Run+0x174>)
 80059a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059a4:	4619      	mov	r1, r3
 80059a6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80059aa:	f7ff fafa 	bl	8004fa2 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC2, adcSeqRanks[adc2_buf.length - 1]);
 80059ae:	4b57      	ldr	r3, [pc, #348]	; (8005b0c <STRHAL_ADC_Run+0x178>)
 80059b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b2:	3b01      	subs	r3, #1
 80059b4:	4a54      	ldr	r2, [pc, #336]	; (8005b08 <STRHAL_ADC_Run+0x174>)
 80059b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ba:	4619      	mov	r1, r3
 80059bc:	4854      	ldr	r0, [pc, #336]	; (8005b10 <STRHAL_ADC_Run+0x17c>)
 80059be:	f7ff faf0 	bl	8004fa2 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC3, adcSeqRanks[adc3_buf.length - 1]);
 80059c2:	4b54      	ldr	r3, [pc, #336]	; (8005b14 <STRHAL_ADC_Run+0x180>)
 80059c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c6:	3b01      	subs	r3, #1
 80059c8:	4a4f      	ldr	r2, [pc, #316]	; (8005b08 <STRHAL_ADC_Run+0x174>)
 80059ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ce:	4619      	mov	r1, r3
 80059d0:	4851      	ldr	r0, [pc, #324]	; (8005b18 <STRHAL_ADC_Run+0x184>)
 80059d2:	f7ff fae6 	bl	8004fa2 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC4, adcSeqRanks[adc4_buf.length - 1]);
 80059d6:	4b51      	ldr	r3, [pc, #324]	; (8005b1c <STRHAL_ADC_Run+0x188>)
 80059d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059da:	3b01      	subs	r3, #1
 80059dc:	4a4a      	ldr	r2, [pc, #296]	; (8005b08 <STRHAL_ADC_Run+0x174>)
 80059de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e2:	4619      	mov	r1, r3
 80059e4:	484e      	ldr	r0, [pc, #312]	; (8005b20 <STRHAL_ADC_Run+0x18c>)
 80059e6:	f7ff fadc 	bl	8004fa2 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC5, adcSeqRanks[adc5_buf.length - 1]);
 80059ea:	4b4e      	ldr	r3, [pc, #312]	; (8005b24 <STRHAL_ADC_Run+0x190>)
 80059ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ee:	3b01      	subs	r3, #1
 80059f0:	4a45      	ldr	r2, [pc, #276]	; (8005b08 <STRHAL_ADC_Run+0x174>)
 80059f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059f6:	4619      	mov	r1, r3
 80059f8:	484b      	ldr	r0, [pc, #300]	; (8005b28 <STRHAL_ADC_Run+0x194>)
 80059fa:	f7ff fad2 	bl	8004fa2 <LL_ADC_REG_SetSequencerLength>

	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL);
 80059fe:	2100      	movs	r1, #0
 8005a00:	484a      	ldr	r0, [pc, #296]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a02:	f7ff fc35 	bl	8005270 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL));
 8005a06:	bf00      	nop
 8005a08:	2100      	movs	r1, #0
 8005a0a:	4848      	ldr	r0, [pc, #288]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a0c:	f7ff fc52 	bl	80052b4 <LL_DMA_IsEnabledChannel>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0f8      	beq.n	8005a08 <STRHAL_ADC_Run+0x74>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1);
 8005a16:	2101      	movs	r1, #1
 8005a18:	4844      	ldr	r0, [pc, #272]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a1a:	f7ff fc29 	bl	8005270 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1));
 8005a1e:	bf00      	nop
 8005a20:	2101      	movs	r1, #1
 8005a22:	4842      	ldr	r0, [pc, #264]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a24:	f7ff fc46 	bl	80052b4 <LL_DMA_IsEnabledChannel>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d0f8      	beq.n	8005a20 <STRHAL_ADC_Run+0x8c>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2);
 8005a2e:	2102      	movs	r1, #2
 8005a30:	483e      	ldr	r0, [pc, #248]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a32:	f7ff fc1d 	bl	8005270 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2));
 8005a36:	bf00      	nop
 8005a38:	2102      	movs	r1, #2
 8005a3a:	483c      	ldr	r0, [pc, #240]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a3c:	f7ff fc3a 	bl	80052b4 <LL_DMA_IsEnabledChannel>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0f8      	beq.n	8005a38 <STRHAL_ADC_Run+0xa4>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3);
 8005a46:	2103      	movs	r1, #3
 8005a48:	4838      	ldr	r0, [pc, #224]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a4a:	f7ff fc11 	bl	8005270 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3));
 8005a4e:	bf00      	nop
 8005a50:	2103      	movs	r1, #3
 8005a52:	4836      	ldr	r0, [pc, #216]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a54:	f7ff fc2e 	bl	80052b4 <LL_DMA_IsEnabledChannel>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f8      	beq.n	8005a50 <STRHAL_ADC_Run+0xbc>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4);
 8005a5e:	2104      	movs	r1, #4
 8005a60:	4832      	ldr	r0, [pc, #200]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a62:	f7ff fc05 	bl	8005270 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4));
 8005a66:	bf00      	nop
 8005a68:	2104      	movs	r1, #4
 8005a6a:	4830      	ldr	r0, [pc, #192]	; (8005b2c <STRHAL_ADC_Run+0x198>)
 8005a6c:	f7ff fc22 	bl	80052b4 <LL_DMA_IsEnabledChannel>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d0f8      	beq.n	8005a68 <STRHAL_ADC_Run+0xd4>

	LL_ADC_Enable(ADC1);
 8005a76:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005a7a:	f7ff fb60 	bl	800513e <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0);
 8005a7e:	bf00      	nop
 8005a80:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005a84:	f7ff fbb0 	bl	80051e8 <LL_ADC_IsActiveFlag_ADRDY>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0f8      	beq.n	8005a80 <STRHAL_ADC_Run+0xec>
	LL_ADC_Enable(ADC2);
 8005a8e:	4820      	ldr	r0, [pc, #128]	; (8005b10 <STRHAL_ADC_Run+0x17c>)
 8005a90:	f7ff fb55 	bl	800513e <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC2) == 0);
 8005a94:	bf00      	nop
 8005a96:	481e      	ldr	r0, [pc, #120]	; (8005b10 <STRHAL_ADC_Run+0x17c>)
 8005a98:	f7ff fba6 	bl	80051e8 <LL_ADC_IsActiveFlag_ADRDY>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0f9      	beq.n	8005a96 <STRHAL_ADC_Run+0x102>
	LL_ADC_Enable(ADC3);
 8005aa2:	481d      	ldr	r0, [pc, #116]	; (8005b18 <STRHAL_ADC_Run+0x184>)
 8005aa4:	f7ff fb4b 	bl	800513e <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC3) == 0);
 8005aa8:	bf00      	nop
 8005aaa:	481b      	ldr	r0, [pc, #108]	; (8005b18 <STRHAL_ADC_Run+0x184>)
 8005aac:	f7ff fb9c 	bl	80051e8 <LL_ADC_IsActiveFlag_ADRDY>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0f9      	beq.n	8005aaa <STRHAL_ADC_Run+0x116>
	LL_ADC_Enable(ADC4);
 8005ab6:	481a      	ldr	r0, [pc, #104]	; (8005b20 <STRHAL_ADC_Run+0x18c>)
 8005ab8:	f7ff fb41 	bl	800513e <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC4) == 0);
 8005abc:	bf00      	nop
 8005abe:	4818      	ldr	r0, [pc, #96]	; (8005b20 <STRHAL_ADC_Run+0x18c>)
 8005ac0:	f7ff fb92 	bl	80051e8 <LL_ADC_IsActiveFlag_ADRDY>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f9      	beq.n	8005abe <STRHAL_ADC_Run+0x12a>
	LL_ADC_Enable(ADC5);
 8005aca:	4817      	ldr	r0, [pc, #92]	; (8005b28 <STRHAL_ADC_Run+0x194>)
 8005acc:	f7ff fb37 	bl	800513e <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC5) == 0);
 8005ad0:	bf00      	nop
 8005ad2:	4815      	ldr	r0, [pc, #84]	; (8005b28 <STRHAL_ADC_Run+0x194>)
 8005ad4:	f7ff fb88 	bl	80051e8 <LL_ADC_IsActiveFlag_ADRDY>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0f9      	beq.n	8005ad2 <STRHAL_ADC_Run+0x13e>

	LL_ADC_REG_StartConversion(ADC1);
 8005ade:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005ae2:	f7ff fb6d 	bl	80051c0 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC2);
 8005ae6:	480a      	ldr	r0, [pc, #40]	; (8005b10 <STRHAL_ADC_Run+0x17c>)
 8005ae8:	f7ff fb6a 	bl	80051c0 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC3);
 8005aec:	480a      	ldr	r0, [pc, #40]	; (8005b18 <STRHAL_ADC_Run+0x184>)
 8005aee:	f7ff fb67 	bl	80051c0 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC4);
 8005af2:	480b      	ldr	r0, [pc, #44]	; (8005b20 <STRHAL_ADC_Run+0x18c>)
 8005af4:	f7ff fb64 	bl	80051c0 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC5);
 8005af8:	480b      	ldr	r0, [pc, #44]	; (8005b28 <STRHAL_ADC_Run+0x194>)
 8005afa:	f7ff fb61 	bl	80051c0 <LL_ADC_REG_StartConversion>
}
 8005afe:	bf00      	nop
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	20000a68 	.word	0x20000a68
 8005b08:	08009094 	.word	0x08009094
 8005b0c:	20000a94 	.word	0x20000a94
 8005b10:	50000100 	.word	0x50000100
 8005b14:	20000ac0 	.word	0x20000ac0
 8005b18:	50000400 	.word	0x50000400
 8005b1c:	20000aec 	.word	0x20000aec
 8005b20:	50000500 	.word	0x50000500
 8005b24:	20000b18 	.word	0x20000b18
 8005b28:	50000600 	.word	0x50000600
 8005b2c:	40020400 	.word	0x40020400

08005b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b34:	4b04      	ldr	r3, [pc, #16]	; (8005b48 <__NVIC_GetPriorityGrouping+0x18>)
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	0a1b      	lsrs	r3, r3, #8
 8005b3a:	f003 0307 	and.w	r3, r3, #7
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	e000ed00 	.word	0xe000ed00

08005b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	4603      	mov	r3, r0
 8005b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	db0b      	blt.n	8005b76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	f003 021f 	and.w	r2, r3, #31
 8005b64:	4907      	ldr	r1, [pc, #28]	; (8005b84 <__NVIC_EnableIRQ+0x38>)
 8005b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8005b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005b76:	bf00      	nop
 8005b78:	370c      	adds	r7, #12
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	e000e100 	.word	0xe000e100

08005b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	4603      	mov	r3, r0
 8005b90:	6039      	str	r1, [r7, #0]
 8005b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	db0a      	blt.n	8005bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	b2da      	uxtb	r2, r3
 8005ba0:	490c      	ldr	r1, [pc, #48]	; (8005bd4 <__NVIC_SetPriority+0x4c>)
 8005ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ba6:	0112      	lsls	r2, r2, #4
 8005ba8:	b2d2      	uxtb	r2, r2
 8005baa:	440b      	add	r3, r1
 8005bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005bb0:	e00a      	b.n	8005bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	b2da      	uxtb	r2, r3
 8005bb6:	4908      	ldr	r1, [pc, #32]	; (8005bd8 <__NVIC_SetPriority+0x50>)
 8005bb8:	79fb      	ldrb	r3, [r7, #7]
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	3b04      	subs	r3, #4
 8005bc0:	0112      	lsls	r2, r2, #4
 8005bc2:	b2d2      	uxtb	r2, r2
 8005bc4:	440b      	add	r3, r1
 8005bc6:	761a      	strb	r2, [r3, #24]
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	e000e100 	.word	0xe000e100
 8005bd8:	e000ed00 	.word	0xe000ed00

08005bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b089      	sub	sp, #36	; 0x24
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	f1c3 0307 	rsb	r3, r3, #7
 8005bf6:	2b04      	cmp	r3, #4
 8005bf8:	bf28      	it	cs
 8005bfa:	2304      	movcs	r3, #4
 8005bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	3304      	adds	r3, #4
 8005c02:	2b06      	cmp	r3, #6
 8005c04:	d902      	bls.n	8005c0c <NVIC_EncodePriority+0x30>
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	3b03      	subs	r3, #3
 8005c0a:	e000      	b.n	8005c0e <NVIC_EncodePriority+0x32>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1a:	43da      	mvns	r2, r3
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	401a      	ands	r2, r3
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c2e:	43d9      	mvns	r1, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c34:	4313      	orrs	r3, r2
         );
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3724      	adds	r7, #36	; 0x24
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
	...

08005c44 <LL_AHB2_GRP1_EnableClock>:
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005c4c:	4b08      	ldr	r3, [pc, #32]	; (8005c70 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c50:	4907      	ldr	r1, [pc, #28]	; (8005c70 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005c58:	4b05      	ldr	r3, [pc, #20]	; (8005c70 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4013      	ands	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c62:	68fb      	ldr	r3, [r7, #12]
}
 8005c64:	bf00      	nop
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	40021000 	.word	0x40021000

08005c74 <LL_APB1_GRP1_EnableClock>:
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005c7c:	4b08      	ldr	r3, [pc, #32]	; (8005ca0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005c7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c80:	4907      	ldr	r1, [pc, #28]	; (8005ca0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005c88:	4b05      	ldr	r3, [pc, #20]	; (8005ca0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005c8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4013      	ands	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c92:	68fb      	ldr	r3, [r7, #12]
}
 8005c94:	bf00      	nop
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	40021000 	.word	0x40021000

08005ca4 <LL_RCC_SetFDCANClockSource>:
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
 8005cac:	4b07      	ldr	r3, [pc, #28]	; (8005ccc <LL_RCC_SetFDCANClockSource+0x28>)
 8005cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005cb6:	4905      	ldr	r1, [pc, #20]	; (8005ccc <LL_RCC_SetFDCANClockSource+0x28>)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	40021000 	.word	0x40021000

08005cd0 <STRHAL_CAN_Init_GPIO>:
{ [STRHAL_FDCAN1] =
{ .can = FDCAN1, .can_ram = FDCAN1_MESSAGE_RAM, .state = STRHAL_CAN_STATE_0, .filter_n = 0, .fifo_sub_state = 0 }, [STRHAL_FDCAN2] =
{ .can = FDCAN2, .can_ram = FDCAN2_MESSAGE_RAM, .state = STRHAL_CAN_STATE_0, .filter_n = 0, .fifo_sub_state = 0 } };

static void STRHAL_CAN_Init_GPIO(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8005cd6:	463b      	mov	r3, r7
 8005cd8:	2200      	movs	r2, #0
 8005cda:	601a      	str	r2, [r3, #0]
 8005cdc:	605a      	str	r2, [r3, #4]
 8005cde:	609a      	str	r2, [r3, #8]
 8005ce0:	60da      	str	r2, [r3, #12]
 8005ce2:	611a      	str	r2, [r3, #16]
 8005ce4:	615a      	str	r2, [r3, #20]
	{ 0 };

	LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PCLK1);
 8005ce6:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8005cea:	f7ff ffdb 	bl	8005ca4 <LL_RCC_SetFDCANClockSource>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_FDCAN);
 8005cee:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8005cf2:	f7ff ffbf 	bl	8005c74 <LL_APB1_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005cf6:	2001      	movs	r0, #1
 8005cf8:	f7ff ffa4 	bl	8005c44 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8005cfc:	2002      	movs	r0, #2
 8005cfe:	f7ff ffa1 	bl	8005c44 <LL_AHB2_GRP1_EnableClock>

	//FDCAN1 GPIO Configuration
	//PA11     ------> FDCAN1_RX
	//PA12     ------> FDCAN1_TX

	GPIO_InitStruct.Pin = LL_GPIO_PIN_11 | LL_GPIO_PIN_12;
 8005d02:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005d06:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005d08:	2302      	movs	r3, #2
 8005d0a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005d10:	2300      	movs	r3, #0
 8005d12:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005d14:	2303      	movs	r3, #3
 8005d16:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8005d18:	2309      	movs	r3, #9
 8005d1a:	617b      	str	r3, [r7, #20]

	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d1c:	463b      	mov	r3, r7
 8005d1e:	4619      	mov	r1, r3
 8005d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d24:	f7fd fadf 	bl	80032e6 <LL_GPIO_Init>

	//FDCAN2 GPIO Configuration
	//PB5     ------> FDCAN2_RX
	//PB6     ------> FDCAN2_TX

	GPIO_InitStruct.Pin = LL_GPIO_PIN_5 | LL_GPIO_PIN_6;
 8005d28:	2360      	movs	r3, #96	; 0x60
 8005d2a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005d30:	2300      	movs	r3, #0
 8005d32:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005d34:	2300      	movs	r3, #0
 8005d36:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8005d3c:	2309      	movs	r3, #9
 8005d3e:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d40:	463b      	mov	r3, r7
 8005d42:	4619      	mov	r1, r3
 8005d44:	4803      	ldr	r0, [pc, #12]	; (8005d54 <STRHAL_CAN_Init_GPIO+0x84>)
 8005d46:	f7fd face 	bl	80032e6 <LL_GPIO_Init>

}
 8005d4a:	bf00      	nop
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	48000400 	.word	0x48000400

08005d58 <STRHAL_CAN_Instance_Init>:

int STRHAL_CAN_Instance_Init(STRHAL_FDCAN_Id_t fdcan_id)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	71fb      	strb	r3, [r7, #7]
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN)
 8005d62:	79fb      	ldrb	r3, [r7, #7]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d902      	bls.n	8005d6e <STRHAL_CAN_Instance_Init+0x16>
		return -1;
 8005d68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d6c:	e0e9      	b.n	8005f42 <STRHAL_CAN_Instance_Init+0x1ea>

	_fdcans[fdcan_id].state = STRHAL_CAN_STATE_INITIALISING;
 8005d6e:	79fa      	ldrb	r2, [r7, #7]
 8005d70:	4976      	ldr	r1, [pc, #472]	; (8005f4c <STRHAL_CAN_Instance_Init+0x1f4>)
 8005d72:	4613      	mov	r3, r2
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	4413      	add	r3, r2
 8005d78:	00db      	lsls	r3, r3, #3
 8005d7a:	440b      	add	r3, r1
 8005d7c:	3308      	adds	r3, #8
 8005d7e:	2201      	movs	r2, #1
 8005d80:	701a      	strb	r2, [r3, #0]

	FDCAN_GlobalTypeDef *can = _fdcans[fdcan_id].can;
 8005d82:	79fa      	ldrb	r2, [r7, #7]
 8005d84:	4971      	ldr	r1, [pc, #452]	; (8005f4c <STRHAL_CAN_Instance_Init+0x1f4>)
 8005d86:	4613      	mov	r3, r2
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	4413      	add	r3, r2
 8005d8c:	00db      	lsls	r3, r3, #3
 8005d8e:	440b      	add	r3, r1
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60bb      	str	r3, [r7, #8]
	//Can_Message_RAM *can_ram = handles[can_handle_index].can_ram;
	LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PCLK1);
 8005d94:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8005d98:	f7ff ff84 	bl	8005ca4 <LL_RCC_SetFDCANClockSource>

	CLEAR_BIT(can->CCCR, FDCAN_CCCR_CSR);
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	f023 0210 	bic.w	r2, r3, #16
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	619a      	str	r2, [r3, #24]

	uint32_t tot = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	60fb      	str	r3, [r7, #12]

	// Check Sleep mode acknowledge
	while ((can->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005dac:	e009      	b.n	8005dc2 <STRHAL_CAN_Instance_Init+0x6a>
	{
		tot++;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	3301      	adds	r3, #1
 8005db2:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4a66      	ldr	r2, [pc, #408]	; (8005f50 <STRHAL_CAN_Instance_Init+0x1f8>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d902      	bls.n	8005dc2 <STRHAL_CAN_Instance_Init+0x6a>
			return -1;
 8005dbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dc0:	e0bf      	b.n	8005f42 <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	f003 0308 	and.w	r3, r3, #8
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d0ef      	beq.n	8005dae <STRHAL_CAN_Instance_Init+0x56>
	}

	SET_BIT(can->CCCR, FDCAN_CCCR_INIT);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	f043 0201 	orr.w	r2, r3, #1
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	619a      	str	r2, [r3, #24]

	// Wait until the INIT bit into CCCR register is set
	while ((can->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005dda:	e009      	b.n	8005df0 <STRHAL_CAN_Instance_Init+0x98>
	{
		tot++;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	3301      	adds	r3, #1
 8005de0:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	4a5a      	ldr	r2, [pc, #360]	; (8005f50 <STRHAL_CAN_Instance_Init+0x1f8>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d902      	bls.n	8005df0 <STRHAL_CAN_Instance_Init+0x98>
			return -1;
 8005dea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dee:	e0a8      	b.n	8005f42 <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0ef      	beq.n	8005ddc <STRHAL_CAN_Instance_Init+0x84>
	}

	// Enable configuration change
	SET_BIT(can->CCCR, FDCAN_CCCR_CCE);
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	f043 0202 	orr.w	r2, r3, #2
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	619a      	str	r2, [r3, #24]
	// Wait until the CCE bit into CCCR register is set
	while ((can->CCCR & FDCAN_CCCR_CCE) == 0U)
 8005e08:	e009      	b.n	8005e1e <STRHAL_CAN_Instance_Init+0xc6>
	{
		tot++;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4a4f      	ldr	r2, [pc, #316]	; (8005f50 <STRHAL_CAN_Instance_Init+0x1f8>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d902      	bls.n	8005e1e <STRHAL_CAN_Instance_Init+0xc6>
			return -1;
 8005e18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e1c:	e091      	b.n	8005f42 <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_CCE) == 0U)
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	f003 0302 	and.w	r3, r3, #2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0ef      	beq.n	8005e0a <STRHAL_CAN_Instance_Init+0xb2>
	}

	//SET_BIT(can->CCCR, FDCAN_CCCR_DAR);  //AutoRetransmission Disabled
	CLEAR_BIT(can->CCCR, FDCAN_CCCR_DAR);  //AutoRetransmission Enabled
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	619a      	str	r2, [r3, #24]

	CLEAR_BIT(can->CCCR, FDCAN_CCCR_TXP);  //transmit pause Disabled
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	619a      	str	r2, [r3, #24]

	SET_BIT(can->CCCR, FDCAN_CCCR_PXHD); //Protocol Exception Handling  Disabled
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	619a      	str	r2, [r3, #24]

	SET_BIT(can->CCCR, FDCAN_FRAME_FD_BRS); //FD mode with BitRate Switching
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	619a      	str	r2, [r3, #24]

	CLEAR_BIT(can->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	f023 02a4 	bic.w	r2, r3, #164	; 0xa4
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	619a      	str	r2, [r3, #24]
	CLEAR_BIT(can->TEST, FDCAN_TEST_LBCK);
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	f023 0210 	bic.w	r2, r3, #16
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	611a      	str	r2, [r3, #16]

	//if(fdcan_id == STRHAL_FDCAN1) { // TODO find out why this is here - it is here because the FDCAN_CONFIG reg needs only to be set once
	MODIFY_REG(FDCAN_CONFIG->CKDIV, FDCAN_CKDIV_PDIV, FDCAN_CLOCK_DIV2);
 8005e72:	4b38      	ldr	r3, [pc, #224]	; (8005f54 <STRHAL_CAN_Instance_Init+0x1fc>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f023 030f 	bic.w	r3, r3, #15
 8005e7a:	4a36      	ldr	r2, [pc, #216]	; (8005f54 <STRHAL_CAN_Instance_Init+0x1fc>)
 8005e7c:	f043 0301 	orr.w	r3, r3, #1
 8005e80:	6013      	str	r3, [r2, #0]
	//}

	// Set the nominal bit timing register
	can->NBTP = ((((uint32_t) FDCAN_NOMINAL_SYNC_JUMP_WIDTH - 1U) << FDCAN_NBTP_NSJW_Pos) | (((uint32_t) FDCAN_NOMINAL_TIMESEG_1 - 1U) << FDCAN_NBTP_NTSEG1_Pos) | (((uint32_t) FDCAN_NOMINAL_TIMESEG_2 - 1U) << FDCAN_NBTP_NTSEG2_Pos) | (((uint32_t) FDCAN_NOMINAL_PRESCALER - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	4a34      	ldr	r2, [pc, #208]	; (8005f58 <STRHAL_CAN_Instance_Init+0x200>)
 8005e86:	61da      	str	r2, [r3, #28]

	// Bit Rate Switching Enable
	can->DBTP = ((((uint32_t) FDCAN_DATA_SYNC_JUMP_WIDTH - 1U) << FDCAN_DBTP_DSJW_Pos) | (((uint32_t) FDCAN_DATA_TIMESEG_1 - 1U) << FDCAN_DBTP_DTSEG1_Pos) | (((uint32_t) FDCAN_DATA_TIMESEG_2 - 1U) << FDCAN_DBTP_DTSEG2_Pos) | (((uint32_t) FDCAN_DATA_PRESCALER - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4a34      	ldr	r2, [pc, #208]	; (8005f5c <STRHAL_CAN_Instance_Init+0x204>)
 8005e8c:	60da      	str	r2, [r3, #12]

	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_LSS, (STRHAL_CAN_STD_FILTER_NUMBER << FDCAN_RXGFC_LSS_Pos)); // Standard filter elements number
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e94:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_LSE, (STRHAL_CAN_EXT_FILTER_NUMBER << FDCAN_RXGFC_LSE_Pos)); // Extended filter elements number
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ea4:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_F0OM, (FDCAN_RX_FIFO_BLOCKING << FDCAN_RXGFC_F0OM_Pos)); // FIFO 0 operation mode
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005eb4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_F1OM, (FDCAN_RX_FIFO_BLOCKING << FDCAN_RXGFC_F1OM_Pos)); // FIFO 1 operation mode
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ec4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_ANFS, (FDCAN_REJECT << FDCAN_RXGFC_ANFS_Pos)); // Accept Non-matching Frames Standard
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ed4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005ed8:	f043 0220 	orr.w	r2, r3, #32
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_ANFE, (FDCAN_REJECT << FDCAN_RXGFC_ANFE_Pos)); // Accept Non-matching Frames Extended
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ee8:	f023 030c 	bic.w	r3, r3, #12
 8005eec:	f043 0208 	orr.w	r2, r3, #8
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_RRFS, (FDCAN_FILTER_REMOTE << FDCAN_RXGFC_RRFS_Pos)); // Reject Remote Frames Standard
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005efc:	f023 0202 	bic.w	r2, r3, #2
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_RRFE, (FDCAN_REJECT_REMOTE << FDCAN_RXGFC_RRFE_Pos)); // Reject Remote Frames Extended
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f0c:	f043 0201 	orr.w	r2, r3, #1
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	CLEAR_BIT(can->TXBC, FDCAN_TXBC_TFQM); // Tx FIFO/Queue Mode
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005f1c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	//Config TxDelayCompensation
	can->TDCR = ((FDCAN_TDC_FILTER << FDCAN_TDCR_TDCF_Pos) | (FDCAN_TDC_OFFSET << FDCAN_TDCR_TDCO_Pos));
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	f240 5206 	movw	r2, #1286	; 0x506
 8005f2c:	649a      	str	r2, [r3, #72]	; 0x48

	// Enable transmitter delay compensation
	SET_BIT(can->DBTP, FDCAN_DBTP_TDC);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	60da      	str	r2, [r3, #12]

	LL_mDelay(100);
 8005f3a:	2064      	movs	r0, #100	; 0x64
 8005f3c:	f7fe fb8e 	bl	800465c <LL_mDelay>

	return 0;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000004 	.word	0x20000004
 8005f50:	00f42400 	.word	0x00f42400
 8005f54:	40006500 	.word	0x40006500
 8005f58:	0001160f 	.word	0x0001160f
 8005f5c:	00010611 	.word	0x00010611

08005f60 <STRHAL_CAN_Subscribe>:

int STRHAL_CAN_Subscribe(STRHAL_FDCAN_Id_t fdcan_id, STRHAL_FDCAN_Rx_Id_t rx_id, STRHAL_FDCAN_Filter_t *filter, uint8_t n, STRHAL_CAN_Receptor_t receptor)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	603a      	str	r2, [r7, #0]
 8005f68:	461a      	mov	r2, r3
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	71fb      	strb	r3, [r7, #7]
 8005f6e:	460b      	mov	r3, r1
 8005f70:	71bb      	strb	r3, [r7, #6]
 8005f72:	4613      	mov	r3, r2
 8005f74:	717b      	strb	r3, [r7, #5]
	/* Error handling for user inputs */
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN) // invalid fdcan instance
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d902      	bls.n	8005f82 <STRHAL_CAN_Subscribe+0x22>
		return -1;
 8005f7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f80:	e0bd      	b.n	80060fe <STRHAL_CAN_Subscribe+0x19e>

	STRHAL_CAN_Handle_t *fdcan = &_fdcans[fdcan_id];
 8005f82:	79fa      	ldrb	r2, [r7, #7]
 8005f84:	4613      	mov	r3, r2
 8005f86:	005b      	lsls	r3, r3, #1
 8005f88:	4413      	add	r3, r2
 8005f8a:	00db      	lsls	r3, r3, #3
 8005f8c:	4a5f      	ldr	r2, [pc, #380]	; (800610c <STRHAL_CAN_Subscribe+0x1ac>)
 8005f8e:	4413      	add	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]
	if (fdcan->state != STRHAL_CAN_STATE_INITIALISING)	// fdcan not in init mode (Subscribe called in wrong order)
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	7a1b      	ldrb	r3, [r3, #8]
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d002      	beq.n	8005fa2 <STRHAL_CAN_Subscribe+0x42>
		return -1;
 8005f9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fa0:	e0ad      	b.n	80060fe <STRHAL_CAN_Subscribe+0x19e>

	if (filter == NULL || receptor == NULL) // Nullptr check
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <STRHAL_CAN_Subscribe+0x4e>
 8005fa8:	6a3b      	ldr	r3, [r7, #32]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <STRHAL_CAN_Subscribe+0x52>
		return 0;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	e0a5      	b.n	80060fe <STRHAL_CAN_Subscribe+0x19e>

	if (n > STRHAL_CAN_RAM_N_FILTER - fdcan->filter_n) // Correct Filter Nbr
 8005fb2:	797a      	ldrb	r2, [r7, #5]
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	7d1b      	ldrb	r3, [r3, #20]
 8005fb8:	f1c3 031c 	rsb	r3, r3, #28
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	dd04      	ble.n	8005fca <STRHAL_CAN_Subscribe+0x6a>
		n = fdcan->filter_n - n;
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	7d1a      	ldrb	r2, [r3, #20]
 8005fc4:	797b      	ldrb	r3, [r7, #5]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	717b      	strb	r3, [r7, #5]

	if (fdcan->fifo_sub_state & (1U << rx_id)) // Already subscribed to this fifo
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	7d5b      	ldrb	r3, [r3, #21]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	79bb      	ldrb	r3, [r7, #6]
 8005fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d002      	beq.n	8005fe4 <STRHAL_CAN_Subscribe+0x84>
		return -1;
 8005fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fe2:	e08c      	b.n	80060fe <STRHAL_CAN_Subscribe+0x19e>

	Can_Message_RAM *can_ram = fdcan->can_ram;
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	60fb      	str	r3, [r7, #12]

	uint32_t sfec;

	switch (rx_id)
 8005fea:	79bb      	ldrb	r3, [r7, #6]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <STRHAL_CAN_Subscribe+0x96>
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d010      	beq.n	8006016 <STRHAL_CAN_Subscribe+0xb6>
 8005ff4:	e01b      	b.n	800602e <STRHAL_CAN_Subscribe+0xce>
	{
		case STRHAL_FDCAN_RX0:
			fdcan->rxReceptors[0] = receptor;
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	6a3a      	ldr	r2, [r7, #32]
 8005ffa:	60da      	str	r2, [r3, #12]
			fdcan->fifo_sub_state |= 1U << STRHAL_FDCAN_RX0;
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	7d5b      	ldrb	r3, [r3, #21]
 8006000:	f043 0301 	orr.w	r3, r3, #1
 8006004:	b2da      	uxtb	r2, r3
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	755a      	strb	r2, [r3, #21]
			sfec = FDCAN_FILTER_TO_RXFIFO0;
 800600a:	2301      	movs	r3, #1
 800600c:	60bb      	str	r3, [r7, #8]
			break;
 800600e:	bf00      	nop
		default:
			return -1;
	}

	uint8_t i;
	for (i = 0; i < n; i++, fdcan->filter_n++)
 8006010:	2300      	movs	r3, #0
 8006012:	75fb      	strb	r3, [r7, #23]
 8006014:	e05f      	b.n	80060d6 <STRHAL_CAN_Subscribe+0x176>
			fdcan->rxReceptors[1] = receptor;
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	6a3a      	ldr	r2, [r7, #32]
 800601a:	611a      	str	r2, [r3, #16]
			fdcan->fifo_sub_state |= 1U << STRHAL_FDCAN_RX1;
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	7d5b      	ldrb	r3, [r3, #21]
 8006020:	f043 0302 	orr.w	r3, r3, #2
 8006024:	b2da      	uxtb	r2, r3
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	755a      	strb	r2, [r3, #21]
			sfec = FDCAN_FILTER_TO_RXFIFO1;
 800602a:	2302      	movs	r3, #2
 800602c:	60bb      	str	r3, [r7, #8]
			return -1;
 800602e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006032:	e064      	b.n	80060fe <STRHAL_CAN_Subscribe+0x19e>
	{
		can_ram->std_filters[i].S0.bit.SFEC = sfec;
 8006034:	7df9      	ldrb	r1, [r7, #23]
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	b2d8      	uxtb	r0, r3
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006044:	f360 63dd 	bfi	r3, r0, #27, #3
 8006048:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFID1 = filter[i].value_id1;
 800604c:	7dfa      	ldrb	r2, [r7, #23]
 800604e:	4613      	mov	r3, r2
 8006050:	005b      	lsls	r3, r3, #1
 8006052:	4413      	add	r3, r2
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	461a      	mov	r2, r3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	4413      	add	r3, r2
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	7df9      	ldrb	r1, [r7, #23]
 8006060:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006064:	b298      	uxth	r0, r3
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800606c:	f360 431a 	bfi	r3, r0, #16, #11
 8006070:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFID2 = filter[i].mask_id2;
 8006074:	7dfa      	ldrb	r2, [r7, #23]
 8006076:	4613      	mov	r3, r2
 8006078:	005b      	lsls	r3, r3, #1
 800607a:	4413      	add	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	461a      	mov	r2, r3
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	4413      	add	r3, r2
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	7df9      	ldrb	r1, [r7, #23]
 8006088:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800608c:	b298      	uxth	r0, r3
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006094:	f360 030a 	bfi	r3, r0, #0, #11
 8006098:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFT = filter[i].type;
 800609c:	7dfa      	ldrb	r2, [r7, #23]
 800609e:	4613      	mov	r3, r2
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	4413      	add	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	461a      	mov	r2, r3
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	4413      	add	r3, r2
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	7df9      	ldrb	r1, [r7, #23]
 80060b0:	f003 0303 	and.w	r3, r3, #3
 80060b4:	b2d8      	uxtb	r0, r3
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060bc:	f360 739f 	bfi	r3, r0, #30, #2
 80060c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	for (i = 0; i < n; i++, fdcan->filter_n++)
 80060c4:	7dfb      	ldrb	r3, [r7, #23]
 80060c6:	3301      	adds	r3, #1
 80060c8:	75fb      	strb	r3, [r7, #23]
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	7d1b      	ldrb	r3, [r3, #20]
 80060ce:	3301      	adds	r3, #1
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	751a      	strb	r2, [r3, #20]
 80060d6:	7dfa      	ldrb	r2, [r7, #23]
 80060d8:	797b      	ldrb	r3, [r7, #5]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d3aa      	bcc.n	8006034 <STRHAL_CAN_Subscribe+0xd4>
	}
	MODIFY_REG(fdcan->can->RXGFC, FDCAN_RXGFC_LSS, (fdcan->filter_n << FDCAN_RXGFC_LSS_Pos)); // Standard filter elements number
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	7d1b      	ldrb	r3, [r3, #20]
 80060ee:	041b      	lsls	r3, r3, #16
 80060f0:	4619      	mov	r1, r3
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	430a      	orrs	r2, r1
 80060f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	return n;
 80060fc:	797b      	ldrb	r3, [r7, #5]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	371c      	adds	r7, #28
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	20000004 	.word	0x20000004

08006110 <STRHAL_CAN_Init>:

STRHAL_Oof_t STRHAL_CAN_Init()
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
	STRHAL_Oof_t status = STRHAL_NOICE;
 8006116:	2300      	movs	r3, #0
 8006118:	71fb      	strb	r3, [r7, #7]
	STRHAL_CAN_Init_GPIO();
 800611a:	f7ff fdd9 	bl	8005cd0 <STRHAL_CAN_Init_GPIO>

	return status;
 800611e:	79fb      	ldrb	r3, [r7, #7]
}
 8006120:	4618      	mov	r0, r3
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <STRHAL_CAN_Send>:
	*rxfXA = i & 0x7;
	return n;
}

int32_t STRHAL_CAN_Send(STRHAL_FDCAN_Id_t fdcan_id, uint32_t id, const uint8_t *data, uint32_t n)
{
 8006128:	b480      	push	{r7}
 800612a:	b08b      	sub	sp, #44	; 0x2c
 800612c:	af00      	add	r7, sp, #0
 800612e:	60b9      	str	r1, [r7, #8]
 8006130:	607a      	str	r2, [r7, #4]
 8006132:	603b      	str	r3, [r7, #0]
 8006134:	4603      	mov	r3, r0
 8006136:	73fb      	strb	r3, [r7, #15]
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN)
 8006138:	7bfb      	ldrb	r3, [r7, #15]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d902      	bls.n	8006144 <STRHAL_CAN_Send+0x1c>
		return -1;
 800613e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006142:	e0b8      	b.n	80062b6 <STRHAL_CAN_Send+0x18e>

	if (n == 0)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <STRHAL_CAN_Send+0x26>
		return 0;
 800614a:	2300      	movs	r3, #0
 800614c:	e0b3      	b.n	80062b6 <STRHAL_CAN_Send+0x18e>

	FDCAN_GlobalTypeDef *can = _fdcans[fdcan_id].can;
 800614e:	7bfa      	ldrb	r2, [r7, #15]
 8006150:	495c      	ldr	r1, [pc, #368]	; (80062c4 <STRHAL_CAN_Send+0x19c>)
 8006152:	4613      	mov	r3, r2
 8006154:	005b      	lsls	r3, r3, #1
 8006156:	4413      	add	r3, r2
 8006158:	00db      	lsls	r3, r3, #3
 800615a:	440b      	add	r3, r1
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	61fb      	str	r3, [r7, #28]
	Can_Message_RAM *can_ram = _fdcans[fdcan_id].can_ram;
 8006160:	7bfa      	ldrb	r2, [r7, #15]
 8006162:	4958      	ldr	r1, [pc, #352]	; (80062c4 <STRHAL_CAN_Send+0x19c>)
 8006164:	4613      	mov	r3, r2
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	4413      	add	r3, r2
 800616a:	00db      	lsls	r3, r3, #3
 800616c:	440b      	add	r3, r1
 800616e:	3304      	adds	r3, #4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	61bb      	str	r3, [r7, #24]

	if (!(can->TXFQS & FDCAN_TXFQS_TFFL))
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800617a:	f003 0307 	and.w	r3, r3, #7
 800617e:	2b00      	cmp	r3, #0
 8006180:	d102      	bne.n	8006188 <STRHAL_CAN_Send+0x60>
		return -1;
 8006182:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006186:	e096      	b.n	80062b6 <STRHAL_CAN_Send+0x18e>

	if (n > FDCAN_ELMTS_ARRAY_SIZE)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	2b40      	cmp	r3, #64	; 0x40
 800618c:	d901      	bls.n	8006192 <STRHAL_CAN_Send+0x6a>
		n = FDCAN_ELMTS_ARRAY_SIZE;
 800618e:	2340      	movs	r3, #64	; 0x40
 8006190:	603b      	str	r3, [r7, #0]

	uint8_t i = ((can->TXFQS & FDCAN_TXFQS_TFQPI_Msk) >> FDCAN_TXFQS_TFQPI_Pos);
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006198:	0c1b      	lsrs	r3, r3, #16
 800619a:	b2db      	uxtb	r3, r3
 800619c:	f003 0303 	and.w	r3, r3, #3
 80061a0:	75fb      	strb	r3, [r7, #23]

	Can_Tx_Element *frame = &can_ram->tx_buffer[i];
 80061a2:	7dfa      	ldrb	r2, [r7, #23]
 80061a4:	4613      	mov	r3, r2
 80061a6:	00db      	lsls	r3, r3, #3
 80061a8:	4413      	add	r3, r2
 80061aa:	00db      	lsls	r3, r3, #3
 80061ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061b0:	69ba      	ldr	r2, [r7, #24]
 80061b2:	4413      	add	r3, r2
 80061b4:	613b      	str	r3, [r7, #16]
	frame->T0.bit.XTD = 0;
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	6813      	ldr	r3, [r2, #0]
 80061ba:	f36f 739e 	bfc	r3, #30, #1
 80061be:	6013      	str	r3, [r2, #0]
	frame->T0.bit.ID = id << 18;
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	049b      	lsls	r3, r3, #18
 80061c4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	6813      	ldr	r3, [r2, #0]
 80061cc:	f361 031c 	bfi	r3, r1, #0, #29
 80061d0:	6013      	str	r3, [r2, #0]
	frame->T0.bit.RTR = 0;
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	6813      	ldr	r3, [r2, #0]
 80061d6:	f36f 735d 	bfc	r3, #29, #1
 80061da:	6013      	str	r3, [r2, #0]
	frame->T1.bit.FDF = 1;
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	6853      	ldr	r3, [r2, #4]
 80061e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80061e4:	6053      	str	r3, [r2, #4]
	frame->T1.bit.BRS = 1;
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	6853      	ldr	r3, [r2, #4]
 80061ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061ee:	6053      	str	r3, [r2, #4]
	frame->T1.bit.DLC = Can_LengthToDlc[n];
 80061f0:	4a35      	ldr	r2, [pc, #212]	; (80062c8 <STRHAL_CAN_Send+0x1a0>)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061f8:	f003 030f 	and.w	r3, r3, #15
 80061fc:	b2d9      	uxtb	r1, r3
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	6853      	ldr	r3, [r2, #4]
 8006202:	f361 4313 	bfi	r3, r1, #16, #4
 8006206:	6053      	str	r3, [r2, #4]
	frame->T1.bit.EFCC = 0;
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	6853      	ldr	r3, [r2, #4]
 800620c:	f36f 53d7 	bfc	r3, #23, #1
 8006210:	6053      	str	r3, [r2, #4]
	frame->T1.bit.MM = 0;
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	6853      	ldr	r3, [r2, #4]
 8006216:	f36f 631f 	bfc	r3, #24, #8
 800621a:	6053      	str	r3, [r2, #4]
	/*if(frame->T0.bit.ID == 0 || frame->T1.bit.DLC == 0) {
	 uint8_t temp = 1;
	 (void) temp;
	 }*/

	uint32_t j = 0;
 800621c:	2300      	movs	r3, #0
 800621e:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t c = 0; c < n; c += 4)
 8006220:	2300      	movs	r3, #0
 8006222:	623b      	str	r3, [r7, #32]
 8006224:	e025      	b.n	8006272 <STRHAL_CAN_Send+0x14a>
		frame->data.word[j++] = data[c] | data[c + 1] << 8 | data[c + 2] << 16 | data[c + 3] << 24;
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	4413      	add	r3, r2
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	4619      	mov	r1, r3
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	3301      	adds	r3, #1
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	4413      	add	r3, r2
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	021b      	lsls	r3, r3, #8
 800623c:	ea41 0203 	orr.w	r2, r1, r3
 8006240:	6a3b      	ldr	r3, [r7, #32]
 8006242:	3302      	adds	r3, #2
 8006244:	6879      	ldr	r1, [r7, #4]
 8006246:	440b      	add	r3, r1
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	041b      	lsls	r3, r3, #16
 800624c:	431a      	orrs	r2, r3
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	3303      	adds	r3, #3
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	440b      	add	r3, r1
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	061b      	lsls	r3, r3, #24
 800625a:	ea42 0103 	orr.w	r1, r2, r3
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	627a      	str	r2, [r7, #36]	; 0x24
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	3302      	adds	r3, #2
 8006268:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t c = 0; c < n; c += 4)
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	3304      	adds	r3, #4
 8006270:	623b      	str	r3, [r7, #32]
 8006272:	6a3a      	ldr	r2, [r7, #32]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	429a      	cmp	r2, r3
 8006278:	d3d5      	bcc.n	8006226 <STRHAL_CAN_Send+0xfe>
	while (j < Can_DlcToLength[Can_LengthToDlc[n]] / 4)
 800627a:	e007      	b.n	800628c <STRHAL_CAN_Send+0x164>
		frame->data.word[j++] = 0;
 800627c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	627a      	str	r2, [r7, #36]	; 0x24
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	3302      	adds	r3, #2
 8006286:	2100      	movs	r1, #0
 8006288:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	while (j < Can_DlcToLength[Can_LengthToDlc[n]] / 4)
 800628c:	4a0e      	ldr	r2, [pc, #56]	; (80062c8 <STRHAL_CAN_Send+0x1a0>)
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006294:	4a0d      	ldr	r2, [pc, #52]	; (80062cc <STRHAL_CAN_Send+0x1a4>)
 8006296:	5cd3      	ldrb	r3, [r2, r3]
 8006298:	089b      	lsrs	r3, r3, #2
 800629a:	b2db      	uxtb	r3, r3
 800629c:	461a      	mov	r2, r3
 800629e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d3eb      	bcc.n	800627c <STRHAL_CAN_Send+0x154>

	can->TXBAR = (1 << i);
 80062a4:	7dfb      	ldrb	r3, [r7, #23]
 80062a6:	2201      	movs	r2, #1
 80062a8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ac:	461a      	mov	r2, r3
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	return n;
 80062b4:	683b      	ldr	r3, [r7, #0]
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	372c      	adds	r7, #44	; 0x2c
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	20000004 	.word	0x20000004
 80062c8:	080096d4 	.word	0x080096d4
 80062cc:	080096c4 	.word	0x080096c4

080062d0 <STRHAL_CAN_Run>:

void STRHAL_CAN_Run()
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
	// End initialisation - start FDCANs
	STRHAL_CAN_Handle_t *fdcan1 = &_fdcans[STRHAL_FDCAN1];
 80062d6:	4b55      	ldr	r3, [pc, #340]	; (800642c <STRHAL_CAN_Run+0x15c>)
 80062d8:	607b      	str	r3, [r7, #4]
	STRHAL_CAN_Handle_t *fdcan2 = &_fdcans[STRHAL_FDCAN2];
 80062da:	4b55      	ldr	r3, [pc, #340]	; (8006430 <STRHAL_CAN_Run+0x160>)
 80062dc:	603b      	str	r3, [r7, #0]
	if (fdcan1->state == STRHAL_CAN_STATE_INITIALISING)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	7a1b      	ldrb	r3, [r3, #8]
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d14b      	bne.n	8006380 <STRHAL_CAN_Run+0xb0>
	{
		if (fdcan1->fifo_sub_state & (1U << STRHAL_FDCAN_RX0))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	7d5b      	ldrb	r3, [r3, #21]
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d011      	beq.n	8006318 <STRHAL_CAN_Run+0x48>
		{
			CLEAR_BIT(FDCAN1->ILS, FDCAN_ILS_RXFIFO0);
 80062f4:	4b4f      	ldr	r3, [pc, #316]	; (8006434 <STRHAL_CAN_Run+0x164>)
 80062f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062f8:	4a4e      	ldr	r2, [pc, #312]	; (8006434 <STRHAL_CAN_Run+0x164>)
 80062fa:	f023 0301 	bic.w	r3, r3, #1
 80062fe:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN1->ILE, FDCAN_ILE_EINT0);
 8006300:	4b4c      	ldr	r3, [pc, #304]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006304:	4a4b      	ldr	r2, [pc, #300]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006306:	f043 0301 	orr.w	r3, r3, #1
 800630a:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN1->IE, FDCAN_IE_RF0NE);
 800630c:	4b49      	ldr	r3, [pc, #292]	; (8006434 <STRHAL_CAN_Run+0x164>)
 800630e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006310:	4a48      	ldr	r2, [pc, #288]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006312:	f043 0301 	orr.w	r3, r3, #1
 8006316:	6553      	str	r3, [r2, #84]	; 0x54
		}
		if (fdcan1->fifo_sub_state & (1U << STRHAL_FDCAN_RX1))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	7d5b      	ldrb	r3, [r3, #21]
 800631c:	f003 0302 	and.w	r3, r3, #2
 8006320:	2b00      	cmp	r3, #0
 8006322:	d011      	beq.n	8006348 <STRHAL_CAN_Run+0x78>
		{
			CLEAR_BIT(FDCAN1->ILS, FDCAN_ILS_RXFIFO1);
 8006324:	4b43      	ldr	r3, [pc, #268]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006328:	4a42      	ldr	r2, [pc, #264]	; (8006434 <STRHAL_CAN_Run+0x164>)
 800632a:	f023 0302 	bic.w	r3, r3, #2
 800632e:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN1->ILE, FDCAN_ILE_EINT0);
 8006330:	4b40      	ldr	r3, [pc, #256]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006334:	4a3f      	ldr	r2, [pc, #252]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006336:	f043 0301 	orr.w	r3, r3, #1
 800633a:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN1->IE, FDCAN_IE_RF1NE);
 800633c:	4b3d      	ldr	r3, [pc, #244]	; (8006434 <STRHAL_CAN_Run+0x164>)
 800633e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006340:	4a3c      	ldr	r2, [pc, #240]	; (8006434 <STRHAL_CAN_Run+0x164>)
 8006342:	f043 0308 	orr.w	r3, r3, #8
 8006346:	6553      	str	r3, [r2, #84]	; 0x54
		}

		NVIC_SetPriority(FDCAN1_IT0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 1));
 8006348:	f7ff fbf2 	bl	8005b30 <__NVIC_GetPriorityGrouping>
 800634c:	4603      	mov	r3, r0
 800634e:	2201      	movs	r2, #1
 8006350:	2100      	movs	r1, #0
 8006352:	4618      	mov	r0, r3
 8006354:	f7ff fc42 	bl	8005bdc <NVIC_EncodePriority>
 8006358:	4603      	mov	r3, r0
 800635a:	4619      	mov	r1, r3
 800635c:	2015      	movs	r0, #21
 800635e:	f7ff fc13 	bl	8005b88 <__NVIC_SetPriority>
		NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8006362:	2015      	movs	r0, #21
 8006364:	f7ff fbf2 	bl	8005b4c <__NVIC_EnableIRQ>

		CLEAR_BIT(FDCAN1->CCCR, FDCAN_CCCR_INIT);
 8006368:	4b32      	ldr	r3, [pc, #200]	; (8006434 <STRHAL_CAN_Run+0x164>)
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	4a31      	ldr	r2, [pc, #196]	; (8006434 <STRHAL_CAN_Run+0x164>)
 800636e:	f023 0301 	bic.w	r3, r3, #1
 8006372:	6193      	str	r3, [r2, #24]

		_fdcans[STRHAL_FDCAN1].state = STRHAL_CAN_STATE_RUNNING;
 8006374:	4b2d      	ldr	r3, [pc, #180]	; (800642c <STRHAL_CAN_Run+0x15c>)
 8006376:	2202      	movs	r2, #2
 8006378:	721a      	strb	r2, [r3, #8]
		LL_mDelay(100);
 800637a:	2064      	movs	r0, #100	; 0x64
 800637c:	f7fe f96e 	bl	800465c <LL_mDelay>
	}
	if (fdcan2->state == STRHAL_CAN_STATE_INITIALISING)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	7a1b      	ldrb	r3, [r3, #8]
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b01      	cmp	r3, #1
 8006388:	d14c      	bne.n	8006424 <STRHAL_CAN_Run+0x154>
	{
		if (fdcan2->fifo_sub_state & (1U << STRHAL_FDCAN_RX0))
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	7d5b      	ldrb	r3, [r3, #21]
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d011      	beq.n	80063ba <STRHAL_CAN_Run+0xea>
		{
			CLEAR_BIT(FDCAN2->ILS, FDCAN_ILS_RXFIFO0);
 8006396:	4b28      	ldr	r3, [pc, #160]	; (8006438 <STRHAL_CAN_Run+0x168>)
 8006398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800639a:	4a27      	ldr	r2, [pc, #156]	; (8006438 <STRHAL_CAN_Run+0x168>)
 800639c:	f023 0301 	bic.w	r3, r3, #1
 80063a0:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN2->ILE, FDCAN_ILE_EINT0);
 80063a2:	4b25      	ldr	r3, [pc, #148]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063a6:	4a24      	ldr	r2, [pc, #144]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063a8:	f043 0301 	orr.w	r3, r3, #1
 80063ac:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN2->IE, FDCAN_IE_RF0NE);
 80063ae:	4b22      	ldr	r3, [pc, #136]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063b2:	4a21      	ldr	r2, [pc, #132]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063b4:	f043 0301 	orr.w	r3, r3, #1
 80063b8:	6553      	str	r3, [r2, #84]	; 0x54
		}
		if (fdcan2->fifo_sub_state & (1U << STRHAL_FDCAN_RX1))
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	7d5b      	ldrb	r3, [r3, #21]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d011      	beq.n	80063ea <STRHAL_CAN_Run+0x11a>
		{
			CLEAR_BIT(FDCAN2->ILS, FDCAN_ILS_RXFIFO1);
 80063c6:	4b1c      	ldr	r3, [pc, #112]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ca:	4a1b      	ldr	r2, [pc, #108]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063cc:	f023 0302 	bic.w	r3, r3, #2
 80063d0:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN2->ILE, FDCAN_ILE_EINT0);
 80063d2:	4b19      	ldr	r3, [pc, #100]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063d6:	4a18      	ldr	r2, [pc, #96]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063d8:	f043 0301 	orr.w	r3, r3, #1
 80063dc:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN2->IE, FDCAN_IE_RF1NE);
 80063de:	4b16      	ldr	r3, [pc, #88]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e2:	4a15      	ldr	r2, [pc, #84]	; (8006438 <STRHAL_CAN_Run+0x168>)
 80063e4:	f043 0308 	orr.w	r3, r3, #8
 80063e8:	6553      	str	r3, [r2, #84]	; 0x54
		}

		NVIC_SetPriority(FDCAN2_IT0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 2));
 80063ea:	f7ff fba1 	bl	8005b30 <__NVIC_GetPriorityGrouping>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2202      	movs	r2, #2
 80063f2:	2100      	movs	r1, #0
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7ff fbf1 	bl	8005bdc <NVIC_EncodePriority>
 80063fa:	4603      	mov	r3, r0
 80063fc:	4619      	mov	r1, r3
 80063fe:	2056      	movs	r0, #86	; 0x56
 8006400:	f7ff fbc2 	bl	8005b88 <__NVIC_SetPriority>
		NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8006404:	2056      	movs	r0, #86	; 0x56
 8006406:	f7ff fba1 	bl	8005b4c <__NVIC_EnableIRQ>

		CLEAR_BIT(FDCAN2->CCCR, FDCAN_CCCR_INIT);
 800640a:	4b0b      	ldr	r3, [pc, #44]	; (8006438 <STRHAL_CAN_Run+0x168>)
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	4a0a      	ldr	r2, [pc, #40]	; (8006438 <STRHAL_CAN_Run+0x168>)
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	6193      	str	r3, [r2, #24]
		_fdcans[STRHAL_FDCAN2].state = STRHAL_CAN_STATE_RUNNING;
 8006416:	4b05      	ldr	r3, [pc, #20]	; (800642c <STRHAL_CAN_Run+0x15c>)
 8006418:	2202      	movs	r2, #2
 800641a:	f883 2020 	strb.w	r2, [r3, #32]
		LL_mDelay(100);
 800641e:	2064      	movs	r0, #100	; 0x64
 8006420:	f7fe f91c 	bl	800465c <LL_mDelay>
	}

}
 8006424:	bf00      	nop
 8006426:	3708      	adds	r7, #8
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}
 800642c:	20000004 	.word	0x20000004
 8006430:	2000001c 	.word	0x2000001c
 8006434:	40006400 	.word	0x40006400
 8006438:	40006800 	.word	0x40006800

0800643c <FDCAN1_IT0_IRQHandler>:

void FDCAN1_IT0_IRQHandler(void)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b08c      	sub	sp, #48	; 0x30
 8006440:	af00      	add	r7, sp, #0
	if (FDCAN1->IR & FDCAN_IR_RF0N)
 8006442:	4b47      	ldr	r3, [pc, #284]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 8006444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006446:	f003 0301 	and.w	r3, r3, #1
 800644a:	2b00      	cmp	r3, #0
 800644c:	d03f      	beq.n	80064ce <FDCAN1_IT0_IRQHandler+0x92>
	{
		SET_BIT(FDCAN1->IR, FDCAN_IR_RF0N);
 800644e:	4b44      	ldr	r3, [pc, #272]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 8006450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006452:	4a43      	ldr	r2, [pc, #268]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN1].rxReceptors[0];
 800645a:	4b42      	ldr	r3, [pc, #264]	; (8006564 <FDCAN1_IT0_IRQHandler+0x128>)
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN1].can_ram;
 8006460:	4b40      	ldr	r3, [pc, #256]	; (8006564 <FDCAN1_IT0_IRQHandler+0x128>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	62bb      	str	r3, [r7, #40]	; 0x28

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF0S_F0GI_Msk & FDCAN1->RXF0S) >> FDCAN_RXF0S_F0GI_Pos);
 8006466:	4b3e      	ldr	r3, [pc, #248]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 8006468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800646c:	0a1b      	lsrs	r3, r3, #8
 800646e:	b2db      	uxtb	r3, r3
 8006470:	f003 0303 	and.w	r3, r3, #3
 8006474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo0[i];
 8006478:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800647c:	4613      	mov	r3, r2
 800647e:	00db      	lsls	r3, r3, #3
 8006480:	4413      	add	r3, r2
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	33b0      	adds	r3, #176	; 0xb0
 8006486:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006488:	4413      	add	r3, r2
 800648a:	623b      	str	r3, [r7, #32]

		id = rx_fifo->R0.bit.ID >> 18;
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8006494:	149b      	asrs	r3, r3, #18
 8006496:	61fb      	str	r3, [r7, #28]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	799b      	ldrb	r3, [r3, #6]
 800649c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	461a      	mov	r2, r3
 80064a4:	4b30      	ldr	r3, [pc, #192]	; (8006568 <FDCAN1_IT0_IRQHandler+0x12c>)
 80064a6:	5c9b      	ldrb	r3, [r3, r2]
 80064a8:	61bb      	str	r3, [r7, #24]

		if (rec != NULL)
 80064aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d007      	beq.n	80064c0 <FDCAN1_IT0_IRQHandler+0x84>
			rec(id, rx_fifo->data.byte, l - 2);
 80064b0:	6a3b      	ldr	r3, [r7, #32]
 80064b2:	f103 0108 	add.w	r1, r3, #8
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	1e9a      	subs	r2, r3, #2
 80064ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064bc:	69f8      	ldr	r0, [r7, #28]
 80064be:	4798      	blx	r3

		FDCAN1->RXF0A = i & 0x7;
 80064c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80064c4:	4a26      	ldr	r2, [pc, #152]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	}
	if (FDCAN1->IR & FDCAN_IR_RF1N)
 80064ce:	4b24      	ldr	r3, [pc, #144]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 80064d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064d2:	f003 0308 	and.w	r3, r3, #8
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d03d      	beq.n	8006556 <FDCAN1_IT0_IRQHandler+0x11a>
	{
		SET_BIT(FDCAN1->IR, FDCAN_IR_RF1N);
 80064da:	4b21      	ldr	r3, [pc, #132]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 80064dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064de:	4a20      	ldr	r2, [pc, #128]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 80064e0:	f043 0308 	orr.w	r3, r3, #8
 80064e4:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN1].rxReceptors[1];
 80064e6:	4b1f      	ldr	r3, [pc, #124]	; (8006564 <FDCAN1_IT0_IRQHandler+0x128>)
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	617b      	str	r3, [r7, #20]
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN1].can_ram;
 80064ec:	4b1d      	ldr	r3, [pc, #116]	; (8006564 <FDCAN1_IT0_IRQHandler+0x128>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	613b      	str	r3, [r7, #16]

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF1S_F1GI_Msk & FDCAN1->RXF1S) >> FDCAN_RXF1S_F1GI_Pos);
 80064f2:	4b1b      	ldr	r3, [pc, #108]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 80064f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064f8:	0a1b      	lsrs	r3, r3, #8
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	f003 0303 	and.w	r3, r3, #3
 8006500:	73fb      	strb	r3, [r7, #15]

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo1[i];
 8006502:	7bfa      	ldrb	r2, [r7, #15]
 8006504:	4613      	mov	r3, r2
 8006506:	00db      	lsls	r3, r3, #3
 8006508:	4413      	add	r3, r2
 800650a:	00db      	lsls	r3, r3, #3
 800650c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	4413      	add	r3, r2
 8006514:	60bb      	str	r3, [r7, #8]

		id = rx_fifo->R0.bit.ID >> 18;
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f3c3 031c 	ubfx	r3, r3, #0, #29
 800651e:	149b      	asrs	r3, r3, #18
 8006520:	607b      	str	r3, [r7, #4]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	799b      	ldrb	r3, [r3, #6]
 8006526:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800652a:	b2db      	uxtb	r3, r3
 800652c:	461a      	mov	r2, r3
 800652e:	4b0e      	ldr	r3, [pc, #56]	; (8006568 <FDCAN1_IT0_IRQHandler+0x12c>)
 8006530:	5c9b      	ldrb	r3, [r3, r2]
 8006532:	603b      	str	r3, [r7, #0]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d007      	beq.n	800654a <FDCAN1_IT0_IRQHandler+0x10e>
			rec(id, rx_fifo->data.byte, l - 2);
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	f103 0108 	add.w	r1, r3, #8
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	1e9a      	subs	r2, r3, #2
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	4798      	blx	r3
		FDCAN1->RXF1A = i & 0x7;
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	4a04      	ldr	r2, [pc, #16]	; (8006560 <FDCAN1_IT0_IRQHandler+0x124>)
 800654e:	f003 0307 	and.w	r3, r3, #7
 8006552:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	}
}
 8006556:	bf00      	nop
 8006558:	3730      	adds	r7, #48	; 0x30
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	40006400 	.word	0x40006400
 8006564:	20000004 	.word	0x20000004
 8006568:	080096c4 	.word	0x080096c4

0800656c <FDCAN2_IT0_IRQHandler>:

void FDCAN2_IT0_IRQHandler(void)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b08c      	sub	sp, #48	; 0x30
 8006570:	af00      	add	r7, sp, #0
	if (FDCAN2->IR & FDCAN_IR_RF0N)
 8006572:	4b47      	ldr	r3, [pc, #284]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d03f      	beq.n	80065fe <FDCAN2_IT0_IRQHandler+0x92>
	{
		CLEAR_BIT(FDCAN2->IR, FDCAN_IR_RF0N);
 800657e:	4b44      	ldr	r3, [pc, #272]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006582:	4a43      	ldr	r2, [pc, #268]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006584:	f023 0301 	bic.w	r3, r3, #1
 8006588:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN2].rxReceptors[0];
 800658a:	4b42      	ldr	r3, [pc, #264]	; (8006694 <FDCAN2_IT0_IRQHandler+0x128>)
 800658c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658e:	62fb      	str	r3, [r7, #44]	; 0x2c
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN2].can_ram;
 8006590:	4b40      	ldr	r3, [pc, #256]	; (8006694 <FDCAN2_IT0_IRQHandler+0x128>)
 8006592:	69db      	ldr	r3, [r3, #28]
 8006594:	62bb      	str	r3, [r7, #40]	; 0x28

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF0S_F0GI_Msk & FDCAN2->RXF0S) >> FDCAN_RXF0S_F0GI_Pos);
 8006596:	4b3e      	ldr	r3, [pc, #248]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800659c:	0a1b      	lsrs	r3, r3, #8
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	f003 0303 	and.w	r3, r3, #3
 80065a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo0[i];
 80065a8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80065ac:	4613      	mov	r3, r2
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	4413      	add	r3, r2
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	33b0      	adds	r3, #176	; 0xb0
 80065b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065b8:	4413      	add	r3, r2
 80065ba:	623b      	str	r3, [r7, #32]

		id = rx_fifo->R0.bit.ID >> 18;
 80065bc:	6a3b      	ldr	r3, [r7, #32]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f3c3 031c 	ubfx	r3, r3, #0, #29
 80065c4:	149b      	asrs	r3, r3, #18
 80065c6:	61fb      	str	r3, [r7, #28]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 80065c8:	6a3b      	ldr	r3, [r7, #32]
 80065ca:	799b      	ldrb	r3, [r3, #6]
 80065cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	461a      	mov	r2, r3
 80065d4:	4b30      	ldr	r3, [pc, #192]	; (8006698 <FDCAN2_IT0_IRQHandler+0x12c>)
 80065d6:	5c9b      	ldrb	r3, [r3, r2]
 80065d8:	61bb      	str	r3, [r7, #24]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 80065da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d007      	beq.n	80065f0 <FDCAN2_IT0_IRQHandler+0x84>
			rec(id, rx_fifo->data.byte, l - 2);
 80065e0:	6a3b      	ldr	r3, [r7, #32]
 80065e2:	f103 0108 	add.w	r1, r3, #8
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	1e9a      	subs	r2, r3, #2
 80065ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ec:	69f8      	ldr	r0, [r7, #28]
 80065ee:	4798      	blx	r3

		FDCAN2->RXF0A = i & 0x7;
 80065f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80065f4:	4a26      	ldr	r2, [pc, #152]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 80065f6:	f003 0307 	and.w	r3, r3, #7
 80065fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

	}
	if (FDCAN2->IR & FDCAN_IR_RF1N)
 80065fe:	4b24      	ldr	r3, [pc, #144]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	d03d      	beq.n	8006686 <FDCAN2_IT0_IRQHandler+0x11a>
	{
		CLEAR_BIT(FDCAN2->IR, FDCAN_IR_RF1N);
 800660a:	4b21      	ldr	r3, [pc, #132]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 800660c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800660e:	4a20      	ldr	r2, [pc, #128]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006610:	f023 0308 	bic.w	r3, r3, #8
 8006614:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN2].rxReceptors[1];
 8006616:	4b1f      	ldr	r3, [pc, #124]	; (8006694 <FDCAN2_IT0_IRQHandler+0x128>)
 8006618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661a:	617b      	str	r3, [r7, #20]
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN2].can_ram;
 800661c:	4b1d      	ldr	r3, [pc, #116]	; (8006694 <FDCAN2_IT0_IRQHandler+0x128>)
 800661e:	69db      	ldr	r3, [r3, #28]
 8006620:	613b      	str	r3, [r7, #16]

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF1S_F1GI_Msk & FDCAN2->RXF1S) >> FDCAN_RXF1S_F1GI_Pos);
 8006622:	4b1b      	ldr	r3, [pc, #108]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 8006624:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006628:	0a1b      	lsrs	r3, r3, #8
 800662a:	b2db      	uxtb	r3, r3
 800662c:	f003 0303 	and.w	r3, r3, #3
 8006630:	73fb      	strb	r3, [r7, #15]

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo1[i];
 8006632:	7bfa      	ldrb	r2, [r7, #15]
 8006634:	4613      	mov	r3, r2
 8006636:	00db      	lsls	r3, r3, #3
 8006638:	4413      	add	r3, r2
 800663a:	00db      	lsls	r3, r3, #3
 800663c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	4413      	add	r3, r2
 8006644:	60bb      	str	r3, [r7, #8]

		id = rx_fifo->R0.bit.ID >> 18;
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f3c3 031c 	ubfx	r3, r3, #0, #29
 800664e:	149b      	asrs	r3, r3, #18
 8006650:	607b      	str	r3, [r7, #4]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	799b      	ldrb	r3, [r3, #6]
 8006656:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800665a:	b2db      	uxtb	r3, r3
 800665c:	461a      	mov	r2, r3
 800665e:	4b0e      	ldr	r3, [pc, #56]	; (8006698 <FDCAN2_IT0_IRQHandler+0x12c>)
 8006660:	5c9b      	ldrb	r3, [r3, r2]
 8006662:	603b      	str	r3, [r7, #0]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d007      	beq.n	800667a <FDCAN2_IT0_IRQHandler+0x10e>
			rec(id, rx_fifo->data.byte, l - 2);
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	f103 0108 	add.w	r1, r3, #8
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	1e9a      	subs	r2, r3, #2
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	4798      	blx	r3
		FDCAN2->RXF1A = i & 0x7;
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	4a04      	ldr	r2, [pc, #16]	; (8006690 <FDCAN2_IT0_IRQHandler+0x124>)
 800667e:	f003 0307 	and.w	r3, r3, #7
 8006682:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	}
}
 8006686:	bf00      	nop
 8006688:	3730      	adds	r7, #48	; 0x30
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	40006800 	.word	0x40006800
 8006694:	20000004 	.word	0x20000004
 8006698:	080096c4 	.word	0x080096c4

0800669c <STRHAL_Clock_Init>:
#include <STRHAL_Clock.h>

void STRHAL_Clock_Init()
{
 800669c:	b480      	push	{r7}
 800669e:	af00      	add	r7, sp, #0

}
 80066a0:	bf00      	nop
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <LL_GPIO_ReadOutputPort>:
{
 80066aa:	b480      	push	{r7}
 80066ac:	b083      	sub	sp, #12
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->ODR));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	695b      	ldr	r3, [r3, #20]
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr

080066c2 <LL_GPIO_SetOutputPin>:
{
 80066c2:	b480      	push	{r7}
 80066c4:	b083      	sub	sp, #12
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
 80066ca:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	619a      	str	r2, [r3, #24]
}
 80066d2:	bf00      	nop
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <LL_GPIO_ResetOutputPin>:
{
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80066ee:	bf00      	nop
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
	...

080066fc <LL_AHB2_GRP1_EnableClock>:
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006704:	4b08      	ldr	r3, [pc, #32]	; (8006728 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006706:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006708:	4907      	ldr	r1, [pc, #28]	; (8006728 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4313      	orrs	r3, r2
 800670e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006710:	4b05      	ldr	r3, [pc, #20]	; (8006728 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006712:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4013      	ands	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800671a:	68fb      	ldr	r3, [r7, #12]
}
 800671c:	bf00      	nop
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	40021000 	.word	0x40021000

0800672c <STRHAL_GPIO_Init>:
#include <stm32g4xx_ll_gpio.h>
#include <stm32g4xx_ll_rcc.h>
#include <STRHAL_GPIO.h>

void STRHAL_GPIO_Init()
{
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006730:	2001      	movs	r0, #1
 8006732:	f7ff ffe3 	bl	80066fc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006736:	2002      	movs	r0, #2
 8006738:	f7ff ffe0 	bl	80066fc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800673c:	2004      	movs	r0, #4
 800673e:	f7ff ffdd 	bl	80066fc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8006742:	2008      	movs	r0, #8
 8006744:	f7ff ffda 	bl	80066fc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006748:	2010      	movs	r0, #16
 800674a:	f7ff ffd7 	bl	80066fc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800674e:	2020      	movs	r0, #32
 8006750:	f7ff ffd4 	bl	80066fc <LL_AHB2_GRP1_EnableClock>
}
 8006754:	bf00      	nop
 8006756:	bd80      	pop	{r7, pc}

08006758 <STRHAL_GPIO_SingleInit>:

// requires the type parameter and the gpio type to be the same TODO: find a better way to enforce that!
void STRHAL_GPIO_SingleInit(const STRHAL_GPIO_t *gpio, STRHAL_GPIO_Type_t type)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b088      	sub	sp, #32
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
	if (gpio->pin > 0x1F)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	791b      	ldrb	r3, [r3, #4]
 8006768:	2b1f      	cmp	r3, #31
 800676a:	d84d      	bhi.n	8006808 <STRHAL_GPIO_SingleInit+0xb0>
		return;

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 800676c:	f107 0308 	add.w	r3, r7, #8
 8006770:	2200      	movs	r2, #0
 8006772:	601a      	str	r2, [r3, #0]
 8006774:	605a      	str	r2, [r3, #4]
 8006776:	609a      	str	r2, [r3, #8]
 8006778:	60da      	str	r2, [r3, #12]
 800677a:	611a      	str	r2, [r3, #16]
 800677c:	615a      	str	r2, [r3, #20]
	{ 0 };

	LL_GPIO_ResetOutputPin(gpio->port, (1 << gpio->pin));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	791b      	ldrb	r3, [r3, #4]
 8006786:	4619      	mov	r1, r3
 8006788:	2301      	movs	r3, #1
 800678a:	408b      	lsls	r3, r1
 800678c:	4619      	mov	r1, r3
 800678e:	4610      	mov	r0, r2
 8006790:	f7ff ffa5 	bl	80066de <LL_GPIO_ResetOutputPin>

	GPIO_InitStruct.Pin = (1 << gpio->pin);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	791b      	ldrb	r3, [r3, #4]
 8006798:	461a      	mov	r2, r3
 800679a:	2301      	movs	r3, #1
 800679c:	4093      	lsls	r3, r2
 800679e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80067a0:	2302      	movs	r3, #2
 80067a2:	613b      	str	r3, [r7, #16]
	switch (type)
 80067a4:	78fb      	ldrb	r3, [r7, #3]
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d825      	bhi.n	80067f6 <STRHAL_GPIO_SingleInit+0x9e>
 80067aa:	a201      	add	r2, pc, #4	; (adr r2, 80067b0 <STRHAL_GPIO_SingleInit+0x58>)
 80067ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b0:	080067c5 	.word	0x080067c5
 80067b4:	080067cf 	.word	0x080067cf
 80067b8:	080067d9 	.word	0x080067d9
 80067bc:	080067e3 	.word	0x080067e3
 80067c0:	080067ed 	.word	0x080067ed
	{
		case STRHAL_GPIO_TYPE_OPP:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067c4:	2301      	movs	r3, #1
 80067c6:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80067c8:	2300      	movs	r3, #0
 80067ca:	617b      	str	r3, [r7, #20]
			break;
 80067cc:	e013      	b.n	80067f6 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_OOD:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067ce:	2301      	movs	r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80067d2:	2301      	movs	r3, #1
 80067d4:	617b      	str	r3, [r7, #20]
			break;
 80067d6:	e00e      	b.n	80067f6 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IHZ:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80067d8:	2300      	movs	r3, #0
 80067da:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80067dc:	2300      	movs	r3, #0
 80067de:	61bb      	str	r3, [r7, #24]
			break;
 80067e0:	e009      	b.n	80067f6 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IPU:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80067e6:	2301      	movs	r3, #1
 80067e8:	61bb      	str	r3, [r7, #24]
			break;
 80067ea:	e004      	b.n	80067f6 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IPD:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80067ec:	2300      	movs	r3, #0
 80067ee:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80067f0:	2302      	movs	r3, #2
 80067f2:	61bb      	str	r3, [r7, #24]
			break;
 80067f4:	bf00      	nop
	}
	LL_GPIO_Init(gpio->port, &GPIO_InitStruct);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f107 0208 	add.w	r2, r7, #8
 80067fe:	4611      	mov	r1, r2
 8006800:	4618      	mov	r0, r3
 8006802:	f7fc fd70 	bl	80032e6 <LL_GPIO_Init>
 8006806:	e000      	b.n	800680a <STRHAL_GPIO_SingleInit+0xb2>
		return;
 8006808:	bf00      	nop
	//gpio->type = type;
}
 800680a:	3720      	adds	r7, #32
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <STRHAL_GPIO_Write>:
		STRHAL_GPIO_SingleInit(&gpios->gpios[i], type);
	}
}

inline void STRHAL_GPIO_Write(const STRHAL_GPIO_t *gpio, STRHAL_GPIO_Value_t value)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	460b      	mov	r3, r1
 800681a:	70fb      	strb	r3, [r7, #3]
	if (gpio->pin > 0x1F)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	791b      	ldrb	r3, [r3, #4]
 8006820:	2b1f      	cmp	r3, #31
 8006822:	d81a      	bhi.n	800685a <STRHAL_GPIO_Write+0x4a>
		return;

	if (value == STRHAL_GPIO_VALUE_H)
 8006824:	78fb      	ldrb	r3, [r7, #3]
 8006826:	2b01      	cmp	r3, #1
 8006828:	d10b      	bne.n	8006842 <STRHAL_GPIO_Write+0x32>
	{
		LL_GPIO_SetOutputPin(gpio->port, (1 << gpio->pin));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	791b      	ldrb	r3, [r3, #4]
 8006832:	4619      	mov	r1, r3
 8006834:	2301      	movs	r3, #1
 8006836:	408b      	lsls	r3, r1
 8006838:	4619      	mov	r1, r3
 800683a:	4610      	mov	r0, r2
 800683c:	f7ff ff41 	bl	80066c2 <LL_GPIO_SetOutputPin>
 8006840:	e00c      	b.n	800685c <STRHAL_GPIO_Write+0x4c>
	}
	else
	{
		LL_GPIO_ResetOutputPin(gpio->port, (1 << gpio->pin));
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	791b      	ldrb	r3, [r3, #4]
 800684a:	4619      	mov	r1, r3
 800684c:	2301      	movs	r3, #1
 800684e:	408b      	lsls	r3, r1
 8006850:	4619      	mov	r1, r3
 8006852:	4610      	mov	r0, r2
 8006854:	f7ff ff43 	bl	80066de <LL_GPIO_ResetOutputPin>
 8006858:	e000      	b.n	800685c <STRHAL_GPIO_Write+0x4c>
		return;
 800685a:	bf00      	nop
	}

}
 800685c:	3708      	adds	r7, #8
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <STRHAL_GPIO_ReadOutput>:

	return (LL_GPIO_ReadInputPort(gpio->port) & (1 << gpio->pin)) ? 1 : 0;
}

STRHAL_GPIO_Value_t STRHAL_GPIO_ReadOutput(const STRHAL_GPIO_t *gpio)
{
 8006862:	b580      	push	{r7, lr}
 8006864:	b082      	sub	sp, #8
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
	if (gpio->pin > 0x1F)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	791b      	ldrb	r3, [r3, #4]
 800686e:	2b1f      	cmp	r3, #31
 8006870:	d901      	bls.n	8006876 <STRHAL_GPIO_ReadOutput+0x14>
		return STRHAL_GPIO_VALUE_L;
 8006872:	2300      	movs	r3, #0
 8006874:	e010      	b.n	8006898 <STRHAL_GPIO_ReadOutput+0x36>

	return (LL_GPIO_ReadOutputPort(gpio->port) & (1 << gpio->pin)) ? 1 : 0;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4618      	mov	r0, r3
 800687c:	f7ff ff15 	bl	80066aa <LL_GPIO_ReadOutputPort>
 8006880:	4602      	mov	r2, r0
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	791b      	ldrb	r3, [r3, #4]
 8006886:	4619      	mov	r1, r3
 8006888:	2301      	movs	r3, #1
 800688a:	408b      	lsls	r3, r1
 800688c:	4013      	ands	r3, r2
 800688e:	2b00      	cmp	r3, #0
 8006890:	bf14      	ite	ne
 8006892:	2301      	movne	r3, #1
 8006894:	2300      	moveq	r3, #0
 8006896:	b2db      	uxtb	r3, r3
}
 8006898:	4618      	mov	r0, r3
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <LL_AHB2_GRP1_EnableClock>:
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80068a8:	4b08      	ldr	r3, [pc, #32]	; (80068cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80068aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80068ac:	4907      	ldr	r1, [pc, #28]	; (80068cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80068b4:	4b05      	ldr	r3, [pc, #20]	; (80068cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80068b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4013      	ands	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80068be:	68fb      	ldr	r3, [r7, #12]
}
 80068c0:	bf00      	nop
 80068c2:	3714      	adds	r7, #20
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr
 80068cc:	40021000 	.word	0x40021000

080068d0 <LL_APB2_GRP1_EnableClock>:
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80068d8:	4b08      	ldr	r3, [pc, #32]	; (80068fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80068da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80068dc:	4907      	ldr	r1, [pc, #28]	; (80068fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80068e4:	4b05      	ldr	r3, [pc, #20]	; (80068fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80068e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4013      	ands	r3, r2
 80068ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80068ee:	68fb      	ldr	r3, [r7, #12]
}
 80068f0:	bf00      	nop
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	40021000 	.word	0x40021000

08006900 <LL_GPIO_SetPinMode>:
{
 8006900:	b480      	push	{r7}
 8006902:	b08b      	sub	sp, #44	; 0x2c
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	fa93 f3a3 	rbit	r3, r3
 800691a:	613b      	str	r3, [r7, #16]
  return result;
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d101      	bne.n	800692a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006926:	2320      	movs	r3, #32
 8006928:	e003      	b.n	8006932 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	fab3 f383 	clz	r3, r3
 8006930:	b2db      	uxtb	r3, r3
 8006932:	005b      	lsls	r3, r3, #1
 8006934:	2103      	movs	r1, #3
 8006936:	fa01 f303 	lsl.w	r3, r1, r3
 800693a:	43db      	mvns	r3, r3
 800693c:	401a      	ands	r2, r3
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	fa93 f3a3 	rbit	r3, r3
 8006948:	61fb      	str	r3, [r7, #28]
  return result;
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006954:	2320      	movs	r3, #32
 8006956:	e003      	b.n	8006960 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695a:	fab3 f383 	clz	r3, r3
 800695e:	b2db      	uxtb	r3, r3
 8006960:	005b      	lsls	r3, r3, #1
 8006962:	6879      	ldr	r1, [r7, #4]
 8006964:	fa01 f303 	lsl.w	r3, r1, r3
 8006968:	431a      	orrs	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	601a      	str	r2, [r3, #0]
}
 800696e:	bf00      	nop
 8006970:	372c      	adds	r7, #44	; 0x2c
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <LL_OPAMP_SetFunctionalMode>:
  *         @arg @ref LL_OPAMP_MODE_PGA_IO0_BIAS
  *         @arg @ref LL_OPAMP_MODE_PGA_IO0_IO1_BIAS
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetFunctionalMode(OPAMP_TypeDef *OPAMPx, uint32_t FunctionalMode)
{
 800697a:	b480      	push	{r7}
 800697c:	b083      	sub	sp, #12
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
 8006982:	6039      	str	r1, [r7, #0]
  /* Note: Bit OPAMP_CSR_CALON reset to ensure to be in functional mode */
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_PGGAIN_4 | OPAMP_CSR_PGGAIN_3 | OPAMP_CSR_VMSEL | OPAMP_CSR_CALON, FunctionalMode);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f423 23c1 	bic.w	r3, r3, #395264	; 0x60800
 800698c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	431a      	orrs	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	601a      	str	r2, [r3, #0]
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <LL_OPAMP_SetPGAGain>:
  *         @arg @ref LL_OPAMP_PGA_GAIN_32_OR_MINUS_31
  *         @arg @ref LL_OPAMP_PGA_GAIN_64_OR_MINUS_63
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetPGAGain(OPAMP_TypeDef *OPAMPx, uint32_t PGAGain)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_PGGAIN_2 | OPAMP_CSR_PGGAIN_1 | OPAMP_CSR_PGGAIN_0, PGAGain);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f423 32e0 	bic.w	r2, r3, #114688	; 0x1c000
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	431a      	orrs	r2, r3
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	601a      	str	r2, [r3, #0]
}
 80069be:	bf00      	nop
 80069c0:	370c      	adds	r7, #12
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr

080069ca <LL_OPAMP_SetInputNonInverting>:
  *         @arg @ref LL_OPAMP_INPUT_NONINVERT_IO3
  *         @arg @ref LL_OPAMP_INPUT_NONINVERT_DAC
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInputNonInverting(OPAMP_TypeDef *OPAMPx, uint32_t InputNonInverting)
{
 80069ca:	b480      	push	{r7}
 80069cc:	b083      	sub	sp, #12
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_VPSEL, InputNonInverting);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f023 020c 	bic.w	r2, r3, #12
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	431a      	orrs	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	601a      	str	r2, [r3, #0]
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <LL_OPAMP_SetInputInverting>:
  *         @arg @ref LL_OPAMP_INPUT_INVERT_IO1
  *         @arg @ref LL_OPAMP_INPUT_INVERT_CONNECT_NO
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInputInverting(OPAMP_TypeDef *OPAMPx, uint32_t InputInverting)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  /* Manage cases of OPAMP inverting input not connected (0x10 and 0x11)      */
  /* to not modify OPAMP mode follower or PGA.                                */
  /* Bit OPAMP_CSR_VMSEL_1 is set by OPAMP mode (follower, PGA). */
  MODIFY_REG(OPAMPx->CSR, (~(InputInverting >> 1)) & OPAMP_CSR_VMSEL_0, InputInverting);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	085b      	lsrs	r3, r3, #1
 8006a02:	43db      	mvns	r3, r3
 8006a04:	f003 0320 	and.w	r3, r3, #32
 8006a08:	43db      	mvns	r3, r3
 8006a0a:	401a      	ands	r2, r3
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	601a      	str	r2, [r3, #0]
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <LL_OPAMP_SetInternalOutput>:
  *         @arg @ref LL_OPAMP_INTERNAL_OUPUT_DISABLED
  *         @arg @ref LL_OPAMP_INTERNAL_OUPUT_ENABLED
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInternalOutput(OPAMP_TypeDef *OPAMPx, uint32_t InternalOutput)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_OPAMPINTEN, InternalOutput);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	431a      	orrs	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	601a      	str	r2, [r3, #0]
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
	...

08006a48 <STRHAL_OPAMP_Init>:
#include <STRHAL_OPAMP.h>

void STRHAL_OPAMP_Init()
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	af00      	add	r7, sp, #0

	// GPIO init
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006a4c:	2004      	movs	r0, #4
 8006a4e:	f7ff ff27 	bl	80068a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006a52:	2020      	movs	r0, #32
 8006a54:	f7ff ff24 	bl	80068a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006a58:	2001      	movs	r0, #1
 8006a5a:	f7ff ff21 	bl	80068a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006a5e:	2002      	movs	r0, #2
 8006a60:	f7ff ff1e 	bl	80068a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006a64:	2010      	movs	r0, #16
 8006a66:	f7ff ff1b 	bl	80068a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8006a6a:	2008      	movs	r0, #8
 8006a6c:	f7ff ff18 	bl	80068a0 <LL_AHB2_GRP1_EnableClock>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_7, LL_GPIO_MODE_ANALOG);
 8006a70:	2203      	movs	r2, #3
 8006a72:	2180      	movs	r1, #128	; 0x80
 8006a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a78:	f7ff ff42 	bl	8006900 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_0, LL_GPIO_MODE_ANALOG);
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	2101      	movs	r1, #1
 8006a80:	4819      	ldr	r0, [pc, #100]	; (8006ae8 <STRHAL_OPAMP_Init+0xa0>)
 8006a82:	f7ff ff3d 	bl	8006900 <LL_GPIO_SetPinMode>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8006a86:	2001      	movs	r0, #1
 8006a88:	f7ff ff22 	bl	80068d0 <LL_APB2_GRP1_EnableClock>

	LL_OPAMP_SetFunctionalMode(OPAMP2, LL_OPAMP_MODE_PGA);
 8006a8c:	2140      	movs	r1, #64	; 0x40
 8006a8e:	4817      	ldr	r0, [pc, #92]	; (8006aec <STRHAL_OPAMP_Init+0xa4>)
 8006a90:	f7ff ff73 	bl	800697a <LL_OPAMP_SetFunctionalMode>
	LL_OPAMP_SetPGAGain(OPAMP2, LL_OPAMP_PGA_GAIN_32_OR_MINUS_31);
 8006a94:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006a98:	4814      	ldr	r0, [pc, #80]	; (8006aec <STRHAL_OPAMP_Init+0xa4>)
 8006a9a:	f7ff ff83 	bl	80069a4 <LL_OPAMP_SetPGAGain>
	LL_OPAMP_SetInputNonInverting(OPAMP2, LL_OPAMP_INPUT_NONINVERT_IO0);
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	4812      	ldr	r0, [pc, #72]	; (8006aec <STRHAL_OPAMP_Init+0xa4>)
 8006aa2:	f7ff ff92 	bl	80069ca <LL_OPAMP_SetInputNonInverting>
	LL_OPAMP_SetInputInverting(OPAMP2, LL_OPAMP_INPUT_INVERT_CONNECT_NO);
 8006aa6:	2140      	movs	r1, #64	; 0x40
 8006aa8:	4810      	ldr	r0, [pc, #64]	; (8006aec <STRHAL_OPAMP_Init+0xa4>)
 8006aaa:	f7ff ffa1 	bl	80069f0 <LL_OPAMP_SetInputInverting>
	LL_OPAMP_SetInternalOutput(OPAMP2, LL_OPAMP_INTERNAL_OUPUT_ENABLED);
 8006aae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ab2:	480e      	ldr	r0, [pc, #56]	; (8006aec <STRHAL_OPAMP_Init+0xa4>)
 8006ab4:	f7ff ffb4 	bl	8006a20 <LL_OPAMP_SetInternalOutput>
	LL_OPAMP_SetFunctionalMode(OPAMP3, LL_OPAMP_MODE_PGA);
 8006ab8:	2140      	movs	r1, #64	; 0x40
 8006aba:	480d      	ldr	r0, [pc, #52]	; (8006af0 <STRHAL_OPAMP_Init+0xa8>)
 8006abc:	f7ff ff5d 	bl	800697a <LL_OPAMP_SetFunctionalMode>
	LL_OPAMP_SetPGAGain(OPAMP3, LL_OPAMP_PGA_GAIN_32_OR_MINUS_31);
 8006ac0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006ac4:	480a      	ldr	r0, [pc, #40]	; (8006af0 <STRHAL_OPAMP_Init+0xa8>)
 8006ac6:	f7ff ff6d 	bl	80069a4 <LL_OPAMP_SetPGAGain>
	LL_OPAMP_SetInputNonInverting(OPAMP3, LL_OPAMP_INPUT_NONINVERT_IO0);
 8006aca:	2100      	movs	r1, #0
 8006acc:	4808      	ldr	r0, [pc, #32]	; (8006af0 <STRHAL_OPAMP_Init+0xa8>)
 8006ace:	f7ff ff7c 	bl	80069ca <LL_OPAMP_SetInputNonInverting>
	LL_OPAMP_SetInputInverting(OPAMP3, LL_OPAMP_INPUT_INVERT_CONNECT_NO);
 8006ad2:	2140      	movs	r1, #64	; 0x40
 8006ad4:	4806      	ldr	r0, [pc, #24]	; (8006af0 <STRHAL_OPAMP_Init+0xa8>)
 8006ad6:	f7ff ff8b 	bl	80069f0 <LL_OPAMP_SetInputInverting>
	LL_OPAMP_SetInternalOutput(OPAMP3, LL_OPAMP_INTERNAL_OUPUT_ENABLED);
 8006ada:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ade:	4804      	ldr	r0, [pc, #16]	; (8006af0 <STRHAL_OPAMP_Init+0xa8>)
 8006ae0:	f7ff ff9e 	bl	8006a20 <LL_OPAMP_SetInternalOutput>
}
 8006ae4:	bf00      	nop
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	48000400 	.word	0x48000400
 8006aec:	40010304 	.word	0x40010304
 8006af0:	40010308 	.word	0x40010308

08006af4 <LL_AHB2_GRP1_EnableClock>:
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006afc:	4b08      	ldr	r3, [pc, #32]	; (8006b20 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006afe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b00:	4907      	ldr	r1, [pc, #28]	; (8006b20 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006b08:	4b05      	ldr	r3, [pc, #20]	; (8006b20 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4013      	ands	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b12:	68fb      	ldr	r3, [r7, #12]
}
 8006b14:	bf00      	nop
 8006b16:	3714      	adds	r7, #20
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	40021000 	.word	0x40021000

08006b24 <LL_AHB3_GRP1_EnableClock>:
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006b2c:	4b08      	ldr	r3, [pc, #32]	; (8006b50 <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006b2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b30:	4907      	ldr	r1, [pc, #28]	; (8006b50 <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006b38:	4b05      	ldr	r3, [pc, #20]	; (8006b50 <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006b3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4013      	ands	r3, r2
 8006b40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b42:	68fb      	ldr	r3, [r7, #12]
}
 8006b44:	bf00      	nop
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	40021000 	.word	0x40021000

08006b54 <_init_GPIO>:
static inline int _wait_for_status(uint32_t flag, uint16_t tot);
static inline int _wait_for_status_clear(uint32_t flag, uint16_t);
static inline void _clear_status(uint32_t flags);

static void _init_GPIO()
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006b5a:	2010      	movs	r0, #16
 8006b5c:	f7ff ffca 	bl	8006af4 <LL_AHB2_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8006b60:	463b      	mov	r3, r7
 8006b62:	2200      	movs	r2, #0
 8006b64:	601a      	str	r2, [r3, #0]
 8006b66:	605a      	str	r2, [r3, #4]
 8006b68:	609a      	str	r2, [r3, #8]
 8006b6a:	60da      	str	r2, [r3, #12]
 8006b6c:	611a      	str	r2, [r3, #16]
 8006b6e:	615a      	str	r2, [r3, #20]
	{ 0 };
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b70:	2300      	movs	r3, #0
 8006b72:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b74:	2300      	movs	r3, #0
 8006b76:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006b78:	2302      	movs	r3, #2
 8006b7a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10 | LL_GPIO_PIN_11 | LL_GPIO_PIN_12 | LL_GPIO_PIN_13 | LL_GPIO_PIN_14 | LL_GPIO_PIN_15;
 8006b7c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8006b80:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b82:	2302      	movs	r3, #2
 8006b84:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8006b86:	230a      	movs	r3, #10
 8006b88:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b8a:	463b      	mov	r3, r7
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	4803      	ldr	r0, [pc, #12]	; (8006b9c <_init_GPIO+0x48>)
 8006b90:	f7fc fba9 	bl	80032e6 <LL_GPIO_Init>
}
 8006b94:	bf00      	nop
 8006b96:	3718      	adds	r7, #24
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	48001000 	.word	0x48001000

08006ba0 <STRHAL_QSPI_Init>:

void STRHAL_QSPI_Init()
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_QSPI);
 8006ba4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006ba8:	f7ff ffbc 	bl	8006b24 <LL_AHB3_GRP1_EnableClock>
}
 8006bac:	bf00      	nop
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <STRHAL_QSPI_Flash_Init>:

int STRHAL_QSPI_Flash_Init(const STRHAL_QSPI_Config_t *config)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Reset();
 8006bb8:	f000 f848 	bl	8006c4c <STRHAL_QSPI_Reset>

	_init_GPIO();
 8006bbc:	f7ff ffca 	bl	8006b54 <_init_GPIO>

	QUADSPI->CR |= STRHAL_QSPI_FIFO_THRESH << QUADSPI_CR_FTHRES_Pos;
 8006bc0:	4b21      	ldr	r3, [pc, #132]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bc2:	4a21      	ldr	r2, [pc, #132]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	6013      	str	r3, [r2, #0]

	if (_wait_for_status_clear(QUADSPI_SR_BUSY, 100) < 0)
 8006bc8:	2164      	movs	r1, #100	; 0x64
 8006bca:	2020      	movs	r0, #32
 8006bcc:	f000 fa1e 	bl	800700c <_wait_for_status_clear>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	da02      	bge.n	8006bdc <STRHAL_QSPI_Flash_Init+0x2c>
		return -1;
 8006bd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006bda:	e031      	b.n	8006c40 <STRHAL_QSPI_Flash_Init+0x90>

	QUADSPI->CR |= config->psc << QUADSPI_CR_PRESCALER_Pos;
 8006bdc:	4b1a      	ldr	r3, [pc, #104]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	7812      	ldrb	r2, [r2, #0]
 8006be4:	f3c2 0204 	ubfx	r2, r2, #0, #5
 8006be8:	b2d2      	uxtb	r2, r2
 8006bea:	0612      	lsls	r2, r2, #24
 8006bec:	4611      	mov	r1, r2
 8006bee:	4a16      	ldr	r2, [pc, #88]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bf0:	430b      	orrs	r3, r1
 8006bf2:	6013      	str	r3, [r2, #0]
	QUADSPI->DCR |= config->flash_size << QUADSPI_DCR_FSIZE_Pos;
 8006bf4:	4b14      	ldr	r3, [pc, #80]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	7852      	ldrb	r2, [r2, #1]
 8006bfc:	f3c2 0204 	ubfx	r2, r2, #0, #5
 8006c00:	b2d2      	uxtb	r2, r2
 8006c02:	0412      	lsls	r2, r2, #16
 8006c04:	4611      	mov	r1, r2
 8006c06:	4a10      	ldr	r2, [pc, #64]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c08:	430b      	orrs	r3, r1
 8006c0a:	6053      	str	r3, [r2, #4]
	QUADSPI->DCR |= config->ncs_high_time << QUADSPI_DCR_CSHT_Pos;
 8006c0c:	4b0e      	ldr	r3, [pc, #56]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	7852      	ldrb	r2, [r2, #1]
 8006c14:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8006c18:	b2d2      	uxtb	r2, r2
 8006c1a:	0212      	lsls	r2, r2, #8
 8006c1c:	4611      	mov	r1, r2
 8006c1e:	4a0a      	ldr	r2, [pc, #40]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c20:	430b      	orrs	r3, r1
 8006c22:	6053      	str	r3, [r2, #4]
	QUADSPI->DCR |= config->clk_level << QUADSPI_DCR_CKMODE_Pos;
 8006c24:	4b08      	ldr	r3, [pc, #32]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	7892      	ldrb	r2, [r2, #2]
 8006c2c:	f3c2 0200 	ubfx	r2, r2, #0, #1
 8006c30:	b2d2      	uxtb	r2, r2
 8006c32:	4611      	mov	r1, r2
 8006c34:	4a04      	ldr	r2, [pc, #16]	; (8006c48 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c36:	430b      	orrs	r3, r1
 8006c38:	6053      	str	r3, [r2, #4]

	STRHAL_QSPI_Run();
 8006c3a:	f000 f82b 	bl	8006c94 <STRHAL_QSPI_Run>

	return 0;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	a0001000 	.word	0xa0001000

08006c4c <STRHAL_QSPI_Reset>:

void STRHAL_QSPI_Reset()
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	af00      	add	r7, sp, #0
	if (QUADSPI->CR & QUADSPI_CR_EN)
 8006c50:	4b0f      	ldr	r3, [pc, #60]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d005      	beq.n	8006c68 <STRHAL_QSPI_Reset+0x1c>
		QUADSPI->CR &= ~QUADSPI_CR_EN;
 8006c5c:	4b0c      	ldr	r3, [pc, #48]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a0b      	ldr	r2, [pc, #44]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c62:	f023 0301 	bic.w	r3, r3, #1
 8006c66:	6013      	str	r3, [r2, #0]

	CLEAR_REG(QUADSPI->CR);
 8006c68:	4b09      	ldr	r3, [pc, #36]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	601a      	str	r2, [r3, #0]
	CLEAR_REG(QUADSPI->DCR);
 8006c6e:	4b08      	ldr	r3, [pc, #32]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	605a      	str	r2, [r3, #4]
	CLEAR_REG(QUADSPI->CCR);
 8006c74:	4b06      	ldr	r3, [pc, #24]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c76:	2200      	movs	r2, #0
 8006c78:	615a      	str	r2, [r3, #20]

	QUADSPI->FCR |= (QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8006c7a:	4b05      	ldr	r3, [pc, #20]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	4a04      	ldr	r2, [pc, #16]	; (8006c90 <STRHAL_QSPI_Reset+0x44>)
 8006c80:	f043 031b 	orr.w	r3, r3, #27
 8006c84:	60d3      	str	r3, [r2, #12]
}
 8006c86:	bf00      	nop
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	a0001000 	.word	0xa0001000

08006c94 <STRHAL_QSPI_Run>:

void STRHAL_QSPI_Run()
{
 8006c94:	b480      	push	{r7}
 8006c96:	af00      	add	r7, sp, #0
	QUADSPI->CR |= QUADSPI_CR_EN; // Enable QSPI
 8006c98:	4b05      	ldr	r3, [pc, #20]	; (8006cb0 <STRHAL_QSPI_Run+0x1c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a04      	ldr	r2, [pc, #16]	; (8006cb0 <STRHAL_QSPI_Run+0x1c>)
 8006c9e:	f043 0301 	orr.w	r3, r3, #1
 8006ca2:	6013      	str	r3, [r2, #0]
}
 8006ca4:	bf00      	nop
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop
 8006cb0:	a0001000 	.word	0xa0001000

08006cb4 <STRHAL_QSPI_Indirect_Write>:
{
	QUADSPI->CR &= ~QUADSPI_CR_EN;  // Enable QSPI
}

uint32_t STRHAL_QSPI_Indirect_Write(const STRHAL_QSPI_Command_t *cmd, const uint8_t *data, uint32_t n, uint16_t tot)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b088      	sub	sp, #32
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
 8006cc0:	807b      	strh	r3, [r7, #2]
	if (_wait_for_status_clear(QUADSPI_SR_BUSY, tot) < 0)
 8006cc2:	887b      	ldrh	r3, [r7, #2]
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	2020      	movs	r0, #32
 8006cc8:	f000 f9a0 	bl	800700c <_wait_for_status_clear>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	da02      	bge.n	8006cd8 <STRHAL_QSPI_Indirect_Write+0x24>
		return -1;
 8006cd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cd6:	e09e      	b.n	8006e16 <STRHAL_QSPI_Indirect_Write+0x162>

	__IO uint32_t *data_reg = &QUADSPI->DR;
 8006cd8:	4b51      	ldr	r3, [pc, #324]	; (8006e20 <STRHAL_QSPI_Indirect_Write+0x16c>)
 8006cda:	617b      	str	r3, [r7, #20]
	_clear_status(QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8006cdc:	201b      	movs	r0, #27
 8006cde:	f000 f9bf 	bl	8007060 <_clear_status>

	uint32_t ccr = 0x00000000;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61fb      	str	r3, [r7, #28]

	if (n > 0)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d007      	beq.n	8006cfc <STRHAL_QSPI_Indirect_Write+0x48>
	{
		ccr |= QUADSPI_CCR_DMODE_0;
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cf2:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->DLR, n - 1U);
 8006cf4:	4a4b      	ldr	r2, [pc, #300]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	6113      	str	r3, [r2, #16]
	}

	if (cmd->alt_size > 0)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	7a5b      	ldrb	r3, [r3, #9]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d010      	beq.n	8006d26 <STRHAL_QSPI_Indirect_Write+0x72>
	{
		ccr |= QUADSPI_CCR_ABMODE_0;
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d0a:	61fb      	str	r3, [r7, #28]
		ccr |= ((cmd->alt_size - 1) & 0x3) << QUADSPI_CCR_ABSIZE_Pos;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	7a5b      	ldrb	r3, [r3, #9]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	041b      	lsls	r3, r3, #16
 8006d14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d18:	69fa      	ldr	r2, [r7, #28]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->ABR, cmd->alt);
 8006d1e:	4a41      	ldr	r2, [pc, #260]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	61d3      	str	r3, [r2, #28]
	}

	ccr |= (cmd->dummy_size & 0x1F) << QUADSPI_CCR_DCYC_Pos;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	7c1b      	ldrb	r3, [r3, #16]
 8006d2a:	049b      	lsls	r3, r3, #18
 8006d2c:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
 8006d30:	69fa      	ldr	r2, [r7, #28]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	61fb      	str	r3, [r7, #28]

	if (cmd->instruction_size > 0)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	785b      	ldrb	r3, [r3, #1]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d026      	beq.n	8006d8c <STRHAL_QSPI_Indirect_Write+0xd8>
	{
		ccr |= QUADSPI_CCR_IMODE_0;
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d44:	61fb      	str	r3, [r7, #28]
		ccr |= cmd->instruction << QUADSPI_CCR_INSTRUCTION_Pos;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	61fb      	str	r3, [r7, #28]
		if (cmd->addr_size > 0)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	7a1b      	ldrb	r3, [r3, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d014      	beq.n	8006d84 <STRHAL_QSPI_Indirect_Write+0xd0>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d60:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	7a1b      	ldrb	r3, [r3, #8]
 8006d66:	3b01      	subs	r3, #1
 8006d68:	031b      	lsls	r3, r3, #12
 8006d6a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006d6e:	69fa      	ldr	r2, [r7, #28]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006d74:	4a2b      	ldr	r2, [pc, #172]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006d7a:	4a2a      	ldr	r2, [pc, #168]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	6193      	str	r3, [r2, #24]
 8006d82:	e01f      	b.n	8006dc4 <STRHAL_QSPI_Indirect_Write+0x110>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006d84:	4a27      	ldr	r2, [pc, #156]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	6153      	str	r3, [r2, #20]
 8006d8a:	e01b      	b.n	8006dc4 <STRHAL_QSPI_Indirect_Write+0x110>
		}
	}
	else
	{
		if (cmd->addr_size > 0)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	7a1b      	ldrb	r3, [r3, #8]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d014      	beq.n	8006dbe <STRHAL_QSPI_Indirect_Write+0x10a>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d9a:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	7a1b      	ldrb	r3, [r3, #8]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	031b      	lsls	r3, r3, #12
 8006da4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006da8:	69fa      	ldr	r2, [r7, #28]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006dae:	4a1d      	ldr	r2, [pc, #116]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006db4:	4a1b      	ldr	r2, [pc, #108]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	6193      	str	r3, [r2, #24]
 8006dbc:	e002      	b.n	8006dc4 <STRHAL_QSPI_Indirect_Write+0x110>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006dbe:	4a19      	ldr	r2, [pc, #100]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	6153      	str	r3, [r2, #20]
		}
	}

	uint32_t i;
	for (i = 0; i < n; ++i)
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	61bb      	str	r3, [r7, #24]
 8006dc8:	e012      	b.n	8006df0 <STRHAL_QSPI_Indirect_Write+0x13c>
	{
		if (_wait_for_status(QUADSPI_SR_FTF, tot) < 0)
 8006dca:	887b      	ldrh	r3, [r7, #2]
 8006dcc:	4619      	mov	r1, r3
 8006dce:	2004      	movs	r0, #4
 8006dd0:	f000 f8f2 	bl	8006fb8 <_wait_for_status>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	da01      	bge.n	8006dde <STRHAL_QSPI_Indirect_Write+0x12a>
			return i;
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	e01b      	b.n	8006e16 <STRHAL_QSPI_Indirect_Write+0x162>

		*((__IO uint8_t*) data_reg) = data[i];
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	4413      	add	r3, r2
 8006de4:	781a      	ldrb	r2, [r3, #0]
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	3301      	adds	r3, #1
 8006dee:	61bb      	str	r3, [r7, #24]
 8006df0:	69ba      	ldr	r2, [r7, #24]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d3e8      	bcc.n	8006dca <STRHAL_QSPI_Indirect_Write+0x116>

	}

	if (_wait_for_status(QUADSPI_SR_TCF, tot) == 0)
 8006df8:	887b      	ldrh	r3, [r7, #2]
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	2002      	movs	r0, #2
 8006dfe:	f000 f8db 	bl	8006fb8 <_wait_for_status>
 8006e02:	4603      	mov	r3, r0
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d105      	bne.n	8006e14 <STRHAL_QSPI_Indirect_Write+0x160>
	{
		SET_BIT(QUADSPI->FCR, QUADSPI_FCR_CTCF);
 8006e08:	4b06      	ldr	r3, [pc, #24]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	4a05      	ldr	r2, [pc, #20]	; (8006e24 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006e0e:	f043 0302 	orr.w	r3, r3, #2
 8006e12:	60d3      	str	r3, [r2, #12]
	}

	return i;
 8006e14:	69bb      	ldr	r3, [r7, #24]
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3720      	adds	r7, #32
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	a0001020 	.word	0xa0001020
 8006e24:	a0001000 	.word	0xa0001000

08006e28 <STRHAL_QSPI_Indirect_Read>:

uint32_t STRHAL_QSPI_Indirect_Read(const STRHAL_QSPI_Command_t *cmd, uint8_t *data, uint32_t n, uint16_t tot)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b088      	sub	sp, #32
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
 8006e34:	807b      	strh	r3, [r7, #2]
	if (_wait_for_status_clear(QUADSPI_SR_BUSY, tot) < 0)
 8006e36:	887b      	ldrh	r3, [r7, #2]
 8006e38:	4619      	mov	r1, r3
 8006e3a:	2020      	movs	r0, #32
 8006e3c:	f000 f8e6 	bl	800700c <_wait_for_status_clear>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	da02      	bge.n	8006e4c <STRHAL_QSPI_Indirect_Read+0x24>
		return -1;
 8006e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e4a:	e0ad      	b.n	8006fa8 <STRHAL_QSPI_Indirect_Read+0x180>

	__IO uint32_t *data_reg = &QUADSPI->DR;
 8006e4c:	4b58      	ldr	r3, [pc, #352]	; (8006fb0 <STRHAL_QSPI_Indirect_Read+0x188>)
 8006e4e:	617b      	str	r3, [r7, #20]
	_clear_status(QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8006e50:	201b      	movs	r0, #27
 8006e52:	f000 f905 	bl	8007060 <_clear_status>

	uint32_t ccr = 0x00000000;
 8006e56:	2300      	movs	r3, #0
 8006e58:	61fb      	str	r3, [r7, #28]

	ccr |= QUADSPI_CCR_FMODE_0;
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e60:	61fb      	str	r3, [r7, #28]

	if (n > 0)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d007      	beq.n	8006e78 <STRHAL_QSPI_Indirect_Read+0x50>
	{
		ccr |= QUADSPI_CCR_DMODE_0;
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e6e:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->DLR, n - 1U);
 8006e70:	4a50      	ldr	r2, [pc, #320]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	3b01      	subs	r3, #1
 8006e76:	6113      	str	r3, [r2, #16]
	}
	if (cmd->alt_size > 0)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	7a5b      	ldrb	r3, [r3, #9]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d010      	beq.n	8006ea2 <STRHAL_QSPI_Indirect_Read+0x7a>
	{
		ccr |= QUADSPI_CCR_ABMODE_0;
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e86:	61fb      	str	r3, [r7, #28]
		ccr |= ((cmd->alt_size - 1) & 0x3) << QUADSPI_CCR_ABSIZE_Pos;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	7a5b      	ldrb	r3, [r3, #9]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	041b      	lsls	r3, r3, #16
 8006e90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e94:	69fa      	ldr	r2, [r7, #28]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->ABR, cmd->alt);
 8006e9a:	4a46      	ldr	r2, [pc, #280]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	61d3      	str	r3, [r2, #28]
	}

	ccr |= (cmd->dummy_size & 0x1F) << QUADSPI_CCR_DCYC_Pos;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	7c1b      	ldrb	r3, [r3, #16]
 8006ea6:	049b      	lsls	r3, r3, #18
 8006ea8:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
 8006eac:	69fa      	ldr	r2, [r7, #28]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	61fb      	str	r3, [r7, #28]

	if (cmd->instruction_size > 0)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	785b      	ldrb	r3, [r3, #1]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d026      	beq.n	8006f08 <STRHAL_QSPI_Indirect_Read+0xe0>
	{
		ccr |= QUADSPI_CCR_IMODE_0;
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ec0:	61fb      	str	r3, [r7, #28]
		ccr |= cmd->instruction << QUADSPI_CCR_INSTRUCTION_Pos;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	61fb      	str	r3, [r7, #28]
		if (cmd->addr_size > 0)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	7a1b      	ldrb	r3, [r3, #8]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d014      	beq.n	8006f00 <STRHAL_QSPI_Indirect_Read+0xd8>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006edc:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	7a1b      	ldrb	r3, [r3, #8]
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	031b      	lsls	r3, r3, #12
 8006ee6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006eea:	69fa      	ldr	r2, [r7, #28]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006ef0:	4a30      	ldr	r2, [pc, #192]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006ef6:	4a2f      	ldr	r2, [pc, #188]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	6193      	str	r3, [r2, #24]
 8006efe:	e01f      	b.n	8006f40 <STRHAL_QSPI_Indirect_Read+0x118>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f00:	4a2c      	ldr	r2, [pc, #176]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	6153      	str	r3, [r2, #20]
 8006f06:	e01b      	b.n	8006f40 <STRHAL_QSPI_Indirect_Read+0x118>
		}
	}
	else
	{
		if (cmd->addr_size > 0)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	7a1b      	ldrb	r3, [r3, #8]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d014      	beq.n	8006f3a <STRHAL_QSPI_Indirect_Read+0x112>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f16:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	7a1b      	ldrb	r3, [r3, #8]
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	031b      	lsls	r3, r3, #12
 8006f20:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f24:	69fa      	ldr	r2, [r7, #28]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f2a:	4a22      	ldr	r2, [pc, #136]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006f30:	4a20      	ldr	r2, [pc, #128]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	6193      	str	r3, [r2, #24]
 8006f38:	e002      	b.n	8006f40 <STRHAL_QSPI_Indirect_Read+0x118>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f3a:	4a1e      	ldr	r2, [pc, #120]	; (8006fb4 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	6153      	str	r3, [r2, #20]
		}
	}

	if (_wait_for_status(QUADSPI_SR_BUSY, tot) < 0)
 8006f40:	887b      	ldrh	r3, [r7, #2]
 8006f42:	4619      	mov	r1, r3
 8006f44:	2020      	movs	r0, #32
 8006f46:	f000 f837 	bl	8006fb8 <_wait_for_status>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	da01      	bge.n	8006f54 <STRHAL_QSPI_Indirect_Read+0x12c>
		return 0;
 8006f50:	2300      	movs	r3, #0
 8006f52:	e029      	b.n	8006fa8 <STRHAL_QSPI_Indirect_Read+0x180>

	uint32_t i;
	for (i = 0; i < n; ++i)
 8006f54:	2300      	movs	r3, #0
 8006f56:	61bb      	str	r3, [r7, #24]
 8006f58:	e016      	b.n	8006f88 <STRHAL_QSPI_Indirect_Read+0x160>
	{
		if (_wait_for_status(QUADSPI_SR_FTF | QUADSPI_SR_TCF, tot) < 0)
 8006f5a:	887b      	ldrh	r3, [r7, #2]
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	2006      	movs	r0, #6
 8006f60:	f000 f82a 	bl	8006fb8 <_wait_for_status>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	da04      	bge.n	8006f74 <STRHAL_QSPI_Indirect_Read+0x14c>
		{
			_clear_status(QUADSPI_SR_TCF);
 8006f6a:	2002      	movs	r0, #2
 8006f6c:	f000 f878 	bl	8007060 <_clear_status>
			return i;
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	e019      	b.n	8006fa8 <STRHAL_QSPI_Indirect_Read+0x180>
		}
		data[i] = *((__IO uint8_t*) data_reg);
 8006f74:	68ba      	ldr	r2, [r7, #8]
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	4413      	add	r3, r2
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	7812      	ldrb	r2, [r2, #0]
 8006f7e:	b2d2      	uxtb	r2, r2
 8006f80:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	3301      	adds	r3, #1
 8006f86:	61bb      	str	r3, [r7, #24]
 8006f88:	69ba      	ldr	r2, [r7, #24]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d3e4      	bcc.n	8006f5a <STRHAL_QSPI_Indirect_Read+0x132>
	}

	if (_wait_for_status(QUADSPI_SR_TCF, tot) == 0)
 8006f90:	887b      	ldrh	r3, [r7, #2]
 8006f92:	4619      	mov	r1, r3
 8006f94:	2002      	movs	r0, #2
 8006f96:	f000 f80f 	bl	8006fb8 <_wait_for_status>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d102      	bne.n	8006fa6 <STRHAL_QSPI_Indirect_Read+0x17e>
	{
		_clear_status(QUADSPI_SR_TCF);
 8006fa0:	2002      	movs	r0, #2
 8006fa2:	f000 f85d 	bl	8007060 <_clear_status>
	}
	return i;
 8006fa6:	69bb      	ldr	r3, [r7, #24]
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3720      	adds	r7, #32
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	a0001020 	.word	0xa0001020
 8006fb4:	a0001000 	.word	0xa0001000

08006fb8 <_wait_for_status>:

int _wait_for_status(uint32_t flag, uint16_t tot)
{
 8006fb8:	b5b0      	push	{r4, r5, r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	460b      	mov	r3, r1
 8006fc2:	807b      	strh	r3, [r7, #2]
	uint64_t start = STRHAL_Systick_GetTick();
 8006fc4:	f000 f91c 	bl	8007200 <STRHAL_Systick_GetTick>
 8006fc8:	e9c7 0102 	strd	r0, r1, [r7, #8]

	while (!(QUADSPI->SR & flag))
 8006fcc:	e010      	b.n	8006ff0 <_wait_for_status+0x38>
	{
		if (STRHAL_Systick_GetTick() - start > tot)
 8006fce:	f000 f917 	bl	8007200 <STRHAL_Systick_GetTick>
 8006fd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fd6:	1a84      	subs	r4, r0, r2
 8006fd8:	eb61 0503 	sbc.w	r5, r1, r3
 8006fdc:	887a      	ldrh	r2, [r7, #2]
 8006fde:	f04f 0300 	mov.w	r3, #0
 8006fe2:	42ab      	cmp	r3, r5
 8006fe4:	bf08      	it	eq
 8006fe6:	42a2      	cmpeq	r2, r4
 8006fe8:	d202      	bcs.n	8006ff0 <_wait_for_status+0x38>
			return -1;
 8006fea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fee:	e006      	b.n	8006ffe <_wait_for_status+0x46>
	while (!(QUADSPI->SR & flag))
 8006ff0:	4b05      	ldr	r3, [pc, #20]	; (8007008 <_wait_for_status+0x50>)
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d0e8      	beq.n	8006fce <_wait_for_status+0x16>
	}
	return 0;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bdb0      	pop	{r4, r5, r7, pc}
 8007006:	bf00      	nop
 8007008:	a0001000 	.word	0xa0001000

0800700c <_wait_for_status_clear>:

int _wait_for_status_clear(uint32_t flag, uint16_t tot)
{
 800700c:	b5b0      	push	{r4, r5, r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	807b      	strh	r3, [r7, #2]
	uint64_t start = STRHAL_Systick_GetTick();
 8007018:	f000 f8f2 	bl	8007200 <STRHAL_Systick_GetTick>
 800701c:	e9c7 0102 	strd	r0, r1, [r7, #8]

	while (QUADSPI->SR & flag)
 8007020:	e010      	b.n	8007044 <_wait_for_status_clear+0x38>
	{
		if (STRHAL_Systick_GetTick() - start > tot)
 8007022:	f000 f8ed 	bl	8007200 <STRHAL_Systick_GetTick>
 8007026:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800702a:	1a84      	subs	r4, r0, r2
 800702c:	eb61 0503 	sbc.w	r5, r1, r3
 8007030:	887a      	ldrh	r2, [r7, #2]
 8007032:	f04f 0300 	mov.w	r3, #0
 8007036:	42ab      	cmp	r3, r5
 8007038:	bf08      	it	eq
 800703a:	42a2      	cmpeq	r2, r4
 800703c:	d202      	bcs.n	8007044 <_wait_for_status_clear+0x38>
			return -1;
 800703e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007042:	e006      	b.n	8007052 <_wait_for_status_clear+0x46>
	while (QUADSPI->SR & flag)
 8007044:	4b05      	ldr	r3, [pc, #20]	; (800705c <_wait_for_status_clear+0x50>)
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4013      	ands	r3, r2
 800704c:	2b00      	cmp	r3, #0
 800704e:	d1e8      	bne.n	8007022 <_wait_for_status_clear+0x16>
	}
	return 0;
 8007050:	2300      	movs	r3, #0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3710      	adds	r7, #16
 8007056:	46bd      	mov	sp, r7
 8007058:	bdb0      	pop	{r4, r5, r7, pc}
 800705a:	bf00      	nop
 800705c:	a0001000 	.word	0xa0001000

08007060 <_clear_status>:

void _clear_status(uint32_t flags)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
	QUADSPI->FCR |= (flags);
 8007068:	4b05      	ldr	r3, [pc, #20]	; (8007080 <_clear_status+0x20>)
 800706a:	68da      	ldr	r2, [r3, #12]
 800706c:	4904      	ldr	r1, [pc, #16]	; (8007080 <_clear_status+0x20>)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4313      	orrs	r3, r2
 8007072:	60cb      	str	r3, [r1, #12]
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	a0001000 	.word	0xa0001000

08007084 <LL_AHB2_GRP1_EnableClock>:
{
 8007084:	b480      	push	{r7}
 8007086:	b085      	sub	sp, #20
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800708c:	4b08      	ldr	r3, [pc, #32]	; (80070b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800708e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007090:	4907      	ldr	r1, [pc, #28]	; (80070b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4313      	orrs	r3, r2
 8007096:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007098:	4b05      	ldr	r3, [pc, #20]	; (80070b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800709a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4013      	ands	r3, r2
 80070a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80070a2:	68fb      	ldr	r3, [r7, #12]
}
 80070a4:	bf00      	nop
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	40021000 	.word	0x40021000

080070b4 <LL_APB1_GRP1_EnableClock>:
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80070bc:	4b08      	ldr	r3, [pc, #32]	; (80070e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80070be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80070c0:	4907      	ldr	r1, [pc, #28]	; (80070e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80070c8:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80070ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4013      	ands	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80070d2:	68fb      	ldr	r3, [r7, #12]
}
 80070d4:	bf00      	nop
 80070d6:	3714      	adds	r7, #20
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr
 80070e0:	40021000 	.word	0x40021000

080070e4 <LL_APB2_GRP1_EnableClock>:
{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80070ec:	4b08      	ldr	r3, [pc, #32]	; (8007110 <LL_APB2_GRP1_EnableClock+0x2c>)
 80070ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80070f0:	4907      	ldr	r1, [pc, #28]	; (8007110 <LL_APB2_GRP1_EnableClock+0x2c>)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80070f8:	4b05      	ldr	r3, [pc, #20]	; (8007110 <LL_APB2_GRP1_EnableClock+0x2c>)
 80070fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4013      	ands	r3, r2
 8007100:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007102:	68fb      	ldr	r3, [r7, #12]
}
 8007104:	bf00      	nop
 8007106:	3714      	adds	r7, #20
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr
 8007110:	40021000 	.word	0x40021000

08007114 <LL_SPI_Disable>:
  * @rmtoll CR1          SPE           LL_SPI_Disable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	601a      	str	r2, [r3, #0]
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <STRHAL_SPI_Init>:
static inline int _wait_for_rxtxend(SPI_TypeDef *spix, uint16_t tot);
static inline int _wait_for_rxne(SPI_TypeDef *spix, uint16_t tot);
static inline int _rx_flush(SPI_TypeDef *spix, uint16_t tot);

void STRHAL_SPI_Init()
{
 8007134:	b580      	push	{r7, lr}
 8007136:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8007138:	2004      	movs	r0, #4
 800713a:	f7ff ffa3 	bl	8007084 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800713e:	2020      	movs	r0, #32
 8007140:	f7ff ffa0 	bl	8007084 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007144:	2001      	movs	r0, #1
 8007146:	f7ff ff9d 	bl	8007084 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800714a:	2002      	movs	r0, #2
 800714c:	f7ff ff9a 	bl	8007084 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8007150:	2010      	movs	r0, #16
 8007152:	f7ff ff97 	bl	8007084 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8007156:	2008      	movs	r0, #8
 8007158:	f7ff ff94 	bl	8007084 <LL_AHB2_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800715c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007160:	f7ff ffc0 	bl	80070e4 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8007164:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007168:	f7ff ffa4 	bl	80070b4 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800716c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007170:	f7ff ffa0 	bl	80070b4 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI4);
 8007174:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007178:	f7ff ff9c 	bl	80070b4 <LL_APB1_GRP1_EnableClock>

	LL_SPI_DeInit(SPI1);
 800717c:	480c      	ldr	r0, [pc, #48]	; (80071b0 <STRHAL_SPI_Init+0x7c>)
 800717e:	f7fc fc1b 	bl	80039b8 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI2);
 8007182:	480c      	ldr	r0, [pc, #48]	; (80071b4 <STRHAL_SPI_Init+0x80>)
 8007184:	f7fc fc18 	bl	80039b8 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI3);
 8007188:	480b      	ldr	r0, [pc, #44]	; (80071b8 <STRHAL_SPI_Init+0x84>)
 800718a:	f7fc fc15 	bl	80039b8 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI4);
 800718e:	480b      	ldr	r0, [pc, #44]	; (80071bc <STRHAL_SPI_Init+0x88>)
 8007190:	f7fc fc12 	bl	80039b8 <LL_SPI_DeInit>

	LL_SPI_Disable(SPI1);
 8007194:	4806      	ldr	r0, [pc, #24]	; (80071b0 <STRHAL_SPI_Init+0x7c>)
 8007196:	f7ff ffbd 	bl	8007114 <LL_SPI_Disable>
	LL_SPI_Disable(SPI2);
 800719a:	4806      	ldr	r0, [pc, #24]	; (80071b4 <STRHAL_SPI_Init+0x80>)
 800719c:	f7ff ffba 	bl	8007114 <LL_SPI_Disable>
	LL_SPI_Disable(SPI3);
 80071a0:	4805      	ldr	r0, [pc, #20]	; (80071b8 <STRHAL_SPI_Init+0x84>)
 80071a2:	f7ff ffb7 	bl	8007114 <LL_SPI_Disable>
	LL_SPI_Disable(SPI4);
 80071a6:	4805      	ldr	r0, [pc, #20]	; (80071bc <STRHAL_SPI_Init+0x88>)
 80071a8:	f7ff ffb4 	bl	8007114 <LL_SPI_Disable>
}
 80071ac:	bf00      	nop
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	40013000 	.word	0x40013000
 80071b4:	40003800 	.word	0x40003800
 80071b8:	40003c00 	.word	0x40003c00
 80071bc:	40013c00 	.word	0x40013c00

080071c0 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80071c4:	4b05      	ldr	r3, [pc, #20]	; (80071dc <LL_SYSTICK_EnableIT+0x1c>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a04      	ldr	r2, [pc, #16]	; (80071dc <LL_SYSTICK_EnableIT+0x1c>)
 80071ca:	f043 0302 	orr.w	r3, r3, #2
 80071ce:	6013      	str	r3, [r2, #0]
}
 80071d0:	bf00      	nop
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	e000e010 	.word	0xe000e010

080071e0 <STRHAL_SysTick_Init>:
#include <STRHAL_SysTick.h>

static volatile uint64_t systick_count = 0;

void STRHAL_SysTick_Init()
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	af00      	add	r7, sp, #0
	//LL_Init1msTick(SystemCoreClock);
	//1ms tick already in STRHAL.c sysclock init
	LL_SYSTICK_EnableIT();
 80071e4:	f7ff ffec 	bl	80071c0 <LL_SYSTICK_EnableIT>
	systick_count = 0;
 80071e8:	4904      	ldr	r1, [pc, #16]	; (80071fc <STRHAL_SysTick_Init+0x1c>)
 80071ea:	f04f 0200 	mov.w	r2, #0
 80071ee:	f04f 0300 	mov.w	r3, #0
 80071f2:	e9c1 2300 	strd	r2, r3, [r1]
}
 80071f6:	bf00      	nop
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	20000b58 	.word	0x20000b58

08007200 <STRHAL_Systick_GetTick>:
	uint64_t end = systick_count + ticks;
	while (systick_count < end);
}

uint64_t STRHAL_Systick_GetTick()
{
 8007200:	b480      	push	{r7}
 8007202:	af00      	add	r7, sp, #0
	return systick_count;
 8007204:	4b04      	ldr	r3, [pc, #16]	; (8007218 <STRHAL_Systick_GetTick+0x18>)
 8007206:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800720a:	4610      	mov	r0, r2
 800720c:	4619      	mov	r1, r3
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop
 8007218:	20000b58 	.word	0x20000b58

0800721c <SysTick_Handler>:

void SysTick_Handler()
{
 800721c:	b480      	push	{r7}
 800721e:	af00      	add	r7, sp, #0
	systick_count++;
 8007220:	4b06      	ldr	r3, [pc, #24]	; (800723c <SysTick_Handler+0x20>)
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007226:	1c50      	adds	r0, r2, #1
 8007228:	f143 0100 	adc.w	r1, r3, #0
 800722c:	4b03      	ldr	r3, [pc, #12]	; (800723c <SysTick_Handler+0x20>)
 800722e:	e9c3 0100 	strd	r0, r1, [r3]
}
 8007232:	bf00      	nop
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr
 800723c:	20000b58 	.word	0x20000b58

08007240 <__NVIC_GetPriorityGrouping>:
{
 8007240:	b480      	push	{r7}
 8007242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007244:	4b04      	ldr	r3, [pc, #16]	; (8007258 <__NVIC_GetPriorityGrouping+0x18>)
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	0a1b      	lsrs	r3, r3, #8
 800724a:	f003 0307 	and.w	r3, r3, #7
}
 800724e:	4618      	mov	r0, r3
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	e000ed00 	.word	0xe000ed00

0800725c <__NVIC_EnableIRQ>:
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	4603      	mov	r3, r0
 8007264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800726a:	2b00      	cmp	r3, #0
 800726c:	db0b      	blt.n	8007286 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800726e:	79fb      	ldrb	r3, [r7, #7]
 8007270:	f003 021f 	and.w	r2, r3, #31
 8007274:	4907      	ldr	r1, [pc, #28]	; (8007294 <__NVIC_EnableIRQ+0x38>)
 8007276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800727a:	095b      	lsrs	r3, r3, #5
 800727c:	2001      	movs	r0, #1
 800727e:	fa00 f202 	lsl.w	r2, r0, r2
 8007282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007286:	bf00      	nop
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	e000e100 	.word	0xe000e100

08007298 <__NVIC_SetPriority>:
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	4603      	mov	r3, r0
 80072a0:	6039      	str	r1, [r7, #0]
 80072a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	db0a      	blt.n	80072c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	490c      	ldr	r1, [pc, #48]	; (80072e4 <__NVIC_SetPriority+0x4c>)
 80072b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072b6:	0112      	lsls	r2, r2, #4
 80072b8:	b2d2      	uxtb	r2, r2
 80072ba:	440b      	add	r3, r1
 80072bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80072c0:	e00a      	b.n	80072d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	b2da      	uxtb	r2, r3
 80072c6:	4908      	ldr	r1, [pc, #32]	; (80072e8 <__NVIC_SetPriority+0x50>)
 80072c8:	79fb      	ldrb	r3, [r7, #7]
 80072ca:	f003 030f 	and.w	r3, r3, #15
 80072ce:	3b04      	subs	r3, #4
 80072d0:	0112      	lsls	r2, r2, #4
 80072d2:	b2d2      	uxtb	r2, r2
 80072d4:	440b      	add	r3, r1
 80072d6:	761a      	strb	r2, [r3, #24]
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr
 80072e4:	e000e100 	.word	0xe000e100
 80072e8:	e000ed00 	.word	0xe000ed00

080072ec <NVIC_EncodePriority>:
{
 80072ec:	b480      	push	{r7}
 80072ee:	b089      	sub	sp, #36	; 0x24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f003 0307 	and.w	r3, r3, #7
 80072fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	f1c3 0307 	rsb	r3, r3, #7
 8007306:	2b04      	cmp	r3, #4
 8007308:	bf28      	it	cs
 800730a:	2304      	movcs	r3, #4
 800730c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	3304      	adds	r3, #4
 8007312:	2b06      	cmp	r3, #6
 8007314:	d902      	bls.n	800731c <NVIC_EncodePriority+0x30>
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	3b03      	subs	r3, #3
 800731a:	e000      	b.n	800731e <NVIC_EncodePriority+0x32>
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007320:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	fa02 f303 	lsl.w	r3, r2, r3
 800732a:	43da      	mvns	r2, r3
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	401a      	ands	r2, r3
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007334:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	fa01 f303 	lsl.w	r3, r1, r3
 800733e:	43d9      	mvns	r1, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007344:	4313      	orrs	r3, r2
}
 8007346:	4618      	mov	r0, r3
 8007348:	3724      	adds	r7, #36	; 0x24
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
	...

08007354 <LL_AHB2_GRP1_EnableClock>:
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800735c:	4b08      	ldr	r3, [pc, #32]	; (8007380 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800735e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007360:	4907      	ldr	r1, [pc, #28]	; (8007380 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4313      	orrs	r3, r2
 8007366:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007368:	4b05      	ldr	r3, [pc, #20]	; (8007380 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800736a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4013      	ands	r3, r2
 8007370:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007372:	68fb      	ldr	r3, [r7, #12]
}
 8007374:	bf00      	nop
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	40021000 	.word	0x40021000

08007384 <LL_APB1_GRP1_EnableClock>:
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800738c:	4b08      	ldr	r3, [pc, #32]	; (80073b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800738e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007390:	4907      	ldr	r1, [pc, #28]	; (80073b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4313      	orrs	r3, r2
 8007396:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007398:	4b05      	ldr	r3, [pc, #20]	; (80073b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800739a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	4013      	ands	r3, r2
 80073a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073a2:	68fb      	ldr	r3, [r7, #12]
}
 80073a4:	bf00      	nop
 80073a6:	3714      	adds	r7, #20
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr
 80073b0:	40021000 	.word	0x40021000

080073b4 <LL_APB2_GRP1_EnableClock>:
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80073bc:	4b08      	ldr	r3, [pc, #32]	; (80073e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80073be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80073c0:	4907      	ldr	r1, [pc, #28]	; (80073e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80073c8:	4b05      	ldr	r3, [pc, #20]	; (80073e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80073ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4013      	ands	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073d2:	68fb      	ldr	r3, [r7, #12]
}
 80073d4:	bf00      	nop
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	40021000 	.word	0x40021000

080073e4 <LL_TIM_EnableCounter>:
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f043 0201 	orr.w	r2, r3, #1
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	601a      	str	r2, [r3, #0]
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <LL_TIM_IsEnabledCounter>:
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f003 0301 	and.w	r3, r3, #1
 8007414:	2b01      	cmp	r3, #1
 8007416:	d101      	bne.n	800741c <LL_TIM_IsEnabledCounter+0x18>
 8007418:	2301      	movs	r3, #1
 800741a:	e000      	b.n	800741e <LL_TIM_IsEnabledCounter+0x1a>
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <LL_TIM_EnableARRPreload>:
{
 800742a:	b480      	push	{r7}
 800742c:	b083      	sub	sp, #12
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	601a      	str	r2, [r3, #0]
}
 800743e:	bf00      	nop
 8007440:	370c      	adds	r7, #12
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr

0800744a <LL_TIM_CC_EnableChannel>:
{
 800744a:	b480      	push	{r7}
 800744c:	b083      	sub	sp, #12
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
 8007452:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a1a      	ldr	r2, [r3, #32]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	621a      	str	r2, [r3, #32]
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <LL_TIM_CC_DisableChannel>:
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a1a      	ldr	r2, [r3, #32]
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	43db      	mvns	r3, r3
 800747e:	401a      	ands	r2, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	621a      	str	r2, [r3, #32]
}
 8007484:	bf00      	nop
 8007486:	370c      	adds	r7, #12
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr

08007490 <LL_TIM_OC_DisableFast>:
{
 8007490:	b480      	push	{r7}
 8007492:	b085      	sub	sp, #20
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b01      	cmp	r3, #1
 800749e:	d02e      	beq.n	80074fe <LL_TIM_OC_DisableFast+0x6e>
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	2b04      	cmp	r3, #4
 80074a4:	d029      	beq.n	80074fa <LL_TIM_OC_DisableFast+0x6a>
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2b10      	cmp	r3, #16
 80074aa:	d024      	beq.n	80074f6 <LL_TIM_OC_DisableFast+0x66>
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	2b40      	cmp	r3, #64	; 0x40
 80074b0:	d01f      	beq.n	80074f2 <LL_TIM_OC_DisableFast+0x62>
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074b8:	d019      	beq.n	80074ee <LL_TIM_OC_DisableFast+0x5e>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074c0:	d013      	beq.n	80074ea <LL_TIM_OC_DisableFast+0x5a>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074c8:	d00d      	beq.n	80074e6 <LL_TIM_OC_DisableFast+0x56>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074d0:	d007      	beq.n	80074e2 <LL_TIM_OC_DisableFast+0x52>
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074d8:	d101      	bne.n	80074de <LL_TIM_OC_DisableFast+0x4e>
 80074da:	2308      	movs	r3, #8
 80074dc:	e010      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074de:	2309      	movs	r3, #9
 80074e0:	e00e      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074e2:	2307      	movs	r3, #7
 80074e4:	e00c      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074e6:	2306      	movs	r3, #6
 80074e8:	e00a      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074ea:	2305      	movs	r3, #5
 80074ec:	e008      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074ee:	2304      	movs	r3, #4
 80074f0:	e006      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074f2:	2303      	movs	r3, #3
 80074f4:	e004      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074f6:	2302      	movs	r3, #2
 80074f8:	e002      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074fa:	2301      	movs	r3, #1
 80074fc:	e000      	b.n	8007500 <LL_TIM_OC_DisableFast+0x70>
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	3318      	adds	r3, #24
 8007506:	4619      	mov	r1, r3
 8007508:	7bfb      	ldrb	r3, [r7, #15]
 800750a:	4a0b      	ldr	r2, [pc, #44]	; (8007538 <LL_TIM_OC_DisableFast+0xa8>)
 800750c:	5cd3      	ldrb	r3, [r2, r3]
 800750e:	440b      	add	r3, r1
 8007510:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	7bfb      	ldrb	r3, [r7, #15]
 8007518:	4908      	ldr	r1, [pc, #32]	; (800753c <LL_TIM_OC_DisableFast+0xac>)
 800751a:	5ccb      	ldrb	r3, [r1, r3]
 800751c:	4619      	mov	r1, r3
 800751e:	2304      	movs	r3, #4
 8007520:	408b      	lsls	r3, r1
 8007522:	43db      	mvns	r3, r3
 8007524:	401a      	ands	r2, r3
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	601a      	str	r2, [r3, #0]
}
 800752a:	bf00      	nop
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	080097d8 	.word	0x080097d8
 800753c:	080097e4 	.word	0x080097e4

08007540 <LL_TIM_OC_EnablePreload>:
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d02e      	beq.n	80075ae <LL_TIM_OC_EnablePreload+0x6e>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b04      	cmp	r3, #4
 8007554:	d029      	beq.n	80075aa <LL_TIM_OC_EnablePreload+0x6a>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	2b10      	cmp	r3, #16
 800755a:	d024      	beq.n	80075a6 <LL_TIM_OC_EnablePreload+0x66>
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	2b40      	cmp	r3, #64	; 0x40
 8007560:	d01f      	beq.n	80075a2 <LL_TIM_OC_EnablePreload+0x62>
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007568:	d019      	beq.n	800759e <LL_TIM_OC_EnablePreload+0x5e>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007570:	d013      	beq.n	800759a <LL_TIM_OC_EnablePreload+0x5a>
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007578:	d00d      	beq.n	8007596 <LL_TIM_OC_EnablePreload+0x56>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007580:	d007      	beq.n	8007592 <LL_TIM_OC_EnablePreload+0x52>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007588:	d101      	bne.n	800758e <LL_TIM_OC_EnablePreload+0x4e>
 800758a:	2308      	movs	r3, #8
 800758c:	e010      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 800758e:	2309      	movs	r3, #9
 8007590:	e00e      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 8007592:	2307      	movs	r3, #7
 8007594:	e00c      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 8007596:	2306      	movs	r3, #6
 8007598:	e00a      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 800759a:	2305      	movs	r3, #5
 800759c:	e008      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 800759e:	2304      	movs	r3, #4
 80075a0:	e006      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 80075a2:	2303      	movs	r3, #3
 80075a4:	e004      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 80075a6:	2302      	movs	r3, #2
 80075a8:	e002      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 80075aa:	2301      	movs	r3, #1
 80075ac:	e000      	b.n	80075b0 <LL_TIM_OC_EnablePreload+0x70>
 80075ae:	2300      	movs	r3, #0
 80075b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	3318      	adds	r3, #24
 80075b6:	4619      	mov	r1, r3
 80075b8:	7bfb      	ldrb	r3, [r7, #15]
 80075ba:	4a0a      	ldr	r2, [pc, #40]	; (80075e4 <LL_TIM_OC_EnablePreload+0xa4>)
 80075bc:	5cd3      	ldrb	r3, [r2, r3]
 80075be:	440b      	add	r3, r1
 80075c0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	7bfb      	ldrb	r3, [r7, #15]
 80075c8:	4907      	ldr	r1, [pc, #28]	; (80075e8 <LL_TIM_OC_EnablePreload+0xa8>)
 80075ca:	5ccb      	ldrb	r3, [r1, r3]
 80075cc:	4619      	mov	r1, r3
 80075ce:	2308      	movs	r3, #8
 80075d0:	408b      	lsls	r3, r1
 80075d2:	431a      	orrs	r2, r3
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	601a      	str	r2, [r3, #0]
}
 80075d8:	bf00      	nop
 80075da:	3714      	adds	r7, #20
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr
 80075e4:	080097d8 	.word	0x080097d8
 80075e8:	080097e4 	.word	0x080097e4

080075ec <LL_TIM_DisableMasterSlaveMode>:
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	609a      	str	r2, [r3, #8]
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <LL_TIM_EnableAutomaticOutput>:
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007618:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	645a      	str	r2, [r3, #68]	; 0x44
}
 8007620:	bf00      	nop
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <LL_TIM_ClearFlag_UPDATE>:
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f06f 0201 	mvn.w	r2, #1
 800763a:	611a      	str	r2, [r3, #16]
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b01      	cmp	r3, #1
 800765a:	d101      	bne.n	8007660 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800765c:	2301      	movs	r3, #1
 800765e:	e000      	b.n	8007662 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <LL_TIM_EnableIT_UPDATE>:
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	f043 0201 	orr.w	r2, r3, #1
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	60da      	str	r2, [r3, #12]
}
 8007682:	bf00      	nop
 8007684:	370c      	adds	r7, #12
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <STRHAL_TIM_Init>:
 [STRHAL_TIM_TIM8_CH4N_PC13] = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_13, .afn = LL_GPIO_AF_4,  .n = LL_TIM_CHANNEL_CH4N, .ccr = &TIM8->CCR4, },
 [STRHAL_TIM_TIM8_CH4N_PD0]  = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_0,  .afn = LL_GPIO_AF_6,  .n = LL_TIM_CHANNEL_CH4N, .ccr = &TIM8->CCR4, },
 [STRHAL_TIM_TIM8_CH4_PD1]   = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_1,  .afn = LL_GPIO_AF_4,  .n = LL_TIM_CHANNEL_CH4,  .ccr = &TIM8->CCR4, }, };

void STRHAL_TIM_Init()
{
 800768e:	b580      	push	{r7, lr}
 8007690:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007692:	2001      	movs	r0, #1
 8007694:	f7ff fe5e 	bl	8007354 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8007698:	2002      	movs	r0, #2
 800769a:	f7ff fe5b 	bl	8007354 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800769e:	2004      	movs	r0, #4
 80076a0:	f7ff fe58 	bl	8007354 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 80076a4:	2008      	movs	r0, #8
 80076a6:	f7ff fe55 	bl	8007354 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 80076aa:	2010      	movs	r0, #16
 80076ac:	f7ff fe52 	bl	8007354 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80076b0:	2020      	movs	r0, #32
 80076b2:	f7ff fe4f 	bl	8007354 <LL_AHB2_GRP1_EnableClock>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80076b6:	2001      	movs	r0, #1
 80076b8:	f7ff fe64 	bl	8007384 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80076bc:	2002      	movs	r0, #2
 80076be:	f7ff fe61 	bl	8007384 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80076c2:	2004      	movs	r0, #4
 80076c4:	f7ff fe5e 	bl	8007384 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80076c8:	2010      	movs	r0, #16
 80076ca:	f7ff fe5b 	bl	8007384 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 80076ce:	2020      	movs	r0, #32
 80076d0:	f7ff fe58 	bl	8007384 <LL_APB1_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80076d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80076d8:	f7ff fe6c 	bl	80073b4 <LL_APB2_GRP1_EnableClock>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 80076dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80076e0:	f7ff fe68 	bl	80073b4 <LL_APB2_GRP1_EnableClock>

	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80076e4:	2036      	movs	r0, #54	; 0x36
 80076e6:	f7ff fdb9 	bl	800725c <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80076ea:	2037      	movs	r0, #55	; 0x37
 80076ec:	f7ff fdb6 	bl	800725c <__NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 3));
 80076f0:	f7ff fda6 	bl	8007240 <__NVIC_GetPriorityGrouping>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2203      	movs	r2, #3
 80076f8:	2101      	movs	r1, #1
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7ff fdf6 	bl	80072ec <NVIC_EncodePriority>
 8007700:	4603      	mov	r3, r0
 8007702:	4619      	mov	r1, r3
 8007704:	2036      	movs	r0, #54	; 0x36
 8007706:	f7ff fdc7 	bl	8007298 <__NVIC_SetPriority>
	NVIC_SetPriority(TIM7_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 2)); //TODO check priorities
 800770a:	f7ff fd99 	bl	8007240 <__NVIC_GetPriorityGrouping>
 800770e:	4603      	mov	r3, r0
 8007710:	2202      	movs	r2, #2
 8007712:	2101      	movs	r1, #1
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff fde9 	bl	80072ec <NVIC_EncodePriority>
 800771a:	4603      	mov	r3, r0
 800771c:	4619      	mov	r1, r3
 800771e:	2037      	movs	r0, #55	; 0x37
 8007720:	f7ff fdba 	bl	8007298 <__NVIC_SetPriority>
}
 8007724:	bf00      	nop
 8007726:	bd80      	pop	{r7, pc}

08007728 <STRHAL_TIM_PWM_Init>:

int32_t STRHAL_TIM_PWM_Init(STRHAL_TIM_TimerId_t id, uint16_t psc, uint16_t res)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	; 0x28
 800772c:	af00      	add	r7, sp, #0
 800772e:	4603      	mov	r3, r0
 8007730:	71fb      	strb	r3, [r7, #7]
 8007732:	460b      	mov	r3, r1
 8007734:	80bb      	strh	r3, [r7, #4]
 8007736:	4613      	mov	r3, r2
 8007738:	807b      	strh	r3, [r7, #2]
	if (id > STRHAL_TIM_N_TIM || id < 0)
 800773a:	79fb      	ldrb	r3, [r7, #7]
 800773c:	2b05      	cmp	r3, #5
 800773e:	d902      	bls.n	8007746 <STRHAL_TIM_PWM_Init+0x1e>
		return -1;
 8007740:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007744:	e06e      	b.n	8007824 <STRHAL_TIM_PWM_Init+0xfc>

	STRHAL_TIM_Timer_t *tim = &_tims[id];
 8007746:	79fb      	ldrb	r3, [r7, #7]
 8007748:	00db      	lsls	r3, r3, #3
 800774a:	4a38      	ldr	r2, [pc, #224]	; (800782c <STRHAL_TIM_PWM_Init+0x104>)
 800774c:	4413      	add	r3, r2
 800774e:	627b      	str	r3, [r7, #36]	; 0x24
	if (tim->utype == STRHAL_TIM_USAGE_PWM)
 8007750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007752:	79db      	ldrb	r3, [r3, #7]
 8007754:	2b02      	cmp	r3, #2
 8007756:	d101      	bne.n	800775c <STRHAL_TIM_PWM_Init+0x34>
		return 0; //TODO: return actual hardware Frequency
 8007758:	2300      	movs	r3, #0
 800775a:	e063      	b.n	8007824 <STRHAL_TIM_PWM_Init+0xfc>

	if (tim->utype != STRHAL_TIM_USAGE_000)
 800775c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775e:	79db      	ldrb	r3, [r3, #7]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d002      	beq.n	800776a <STRHAL_TIM_PWM_Init+0x42>
		return -1;
 8007764:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007768:	e05c      	b.n	8007824 <STRHAL_TIM_PWM_Init+0xfc>

	LL_TIM_InitTypeDef TIM_InitStruct =
 800776a:	f107 030c 	add.w	r3, r7, #12
 800776e:	2200      	movs	r2, #0
 8007770:	601a      	str	r2, [r3, #0]
 8007772:	605a      	str	r2, [r3, #4]
 8007774:	609a      	str	r2, [r3, #8]
 8007776:	60da      	str	r2, [r3, #12]
 8007778:	611a      	str	r2, [r3, #16]
	{ 0 };
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800777a:	2300      	movs	r3, #0
 800777c:	61bb      	str	r3, [r7, #24]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERDIRECTION_UP;
 800777e:	2300      	movs	r3, #0
 8007780:	613b      	str	r3, [r7, #16]
	TIM_InitStruct.Autoreload = res - 1;
 8007782:	887b      	ldrh	r3, [r7, #2]
 8007784:	3b01      	subs	r3, #1
 8007786:	617b      	str	r3, [r7, #20]
	TIM_InitStruct.Prescaler = psc > 0 ? psc - 1 : psc;
 8007788:	88bb      	ldrh	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d003      	beq.n	8007796 <STRHAL_TIM_PWM_Init+0x6e>
 800778e:	88bb      	ldrh	r3, [r7, #4]
 8007790:	3b01      	subs	r3, #1
 8007792:	b29b      	uxth	r3, r3
 8007794:	e000      	b.n	8007798 <STRHAL_TIM_PWM_Init+0x70>
 8007796:	88bb      	ldrh	r3, [r7, #4]
 8007798:	81bb      	strh	r3, [r7, #12]
	LL_TIM_Init(tim->timx, &TIM_InitStruct);
 800779a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f107 020c 	add.w	r2, r7, #12
 80077a2:	4611      	mov	r1, r2
 80077a4:	4618      	mov	r0, r3
 80077a6:	f7fc f9e3 	bl	8003b70 <LL_TIM_Init>

	LL_TIM_EnableARRPreload(tim->timx);
 80077aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7ff fe3b 	bl	800742a <LL_TIM_EnableARRPreload>
	if (IS_TIM_BREAK_INSTANCE(tim->timx))
 80077b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a1d      	ldr	r2, [pc, #116]	; (8007830 <STRHAL_TIM_PWM_Init+0x108>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d018      	beq.n	80077f0 <STRHAL_TIM_PWM_Init+0xc8>
 80077be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a1c      	ldr	r2, [pc, #112]	; (8007834 <STRHAL_TIM_PWM_Init+0x10c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d013      	beq.n	80077f0 <STRHAL_TIM_PWM_Init+0xc8>
 80077c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a1a      	ldr	r2, [pc, #104]	; (8007838 <STRHAL_TIM_PWM_Init+0x110>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d00e      	beq.n	80077f0 <STRHAL_TIM_PWM_Init+0xc8>
 80077d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a19      	ldr	r2, [pc, #100]	; (800783c <STRHAL_TIM_PWM_Init+0x114>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d009      	beq.n	80077f0 <STRHAL_TIM_PWM_Init+0xc8>
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a17      	ldr	r2, [pc, #92]	; (8007840 <STRHAL_TIM_PWM_Init+0x118>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d004      	beq.n	80077f0 <STRHAL_TIM_PWM_Init+0xc8>
 80077e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a16      	ldr	r2, [pc, #88]	; (8007844 <STRHAL_TIM_PWM_Init+0x11c>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d104      	bne.n	80077fa <STRHAL_TIM_PWM_Init+0xd2>
		LL_TIM_EnableAutomaticOutput(tim->timx);
 80077f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f7ff ff09 	bl	800760c <LL_TIM_EnableAutomaticOutput>

	LL_TIM_DisableMasterSlaveMode(tim->timx);
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4618      	mov	r0, r3
 8007800:	f7ff fef4 	bl	80075ec <LL_TIM_DisableMasterSlaveMode>

	tim->cfreq = 0;
 8007804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007806:	2200      	movs	r2, #0
 8007808:	809a      	strh	r2, [r3, #4]
	tim->utype = STRHAL_TIM_USAGE_PWM;
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	2202      	movs	r2, #2
 800780e:	71da      	strb	r2, [r3, #7]

	uint16_t freq = SystemCoreClock / (res * psc);
 8007810:	4b0d      	ldr	r3, [pc, #52]	; (8007848 <STRHAL_TIM_PWM_Init+0x120>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	887a      	ldrh	r2, [r7, #2]
 8007816:	88b9      	ldrh	r1, [r7, #4]
 8007818:	fb01 f202 	mul.w	r2, r1, r2
 800781c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007820:	847b      	strh	r3, [r7, #34]	; 0x22
	return freq;
 8007822:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
}
 8007824:	4618      	mov	r0, r3
 8007826:	3728      	adds	r7, #40	; 0x28
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	2000004c 	.word	0x2000004c
 8007830:	40012c00 	.word	0x40012c00
 8007834:	40013400 	.word	0x40013400
 8007838:	40014000 	.word	0x40014000
 800783c:	40014400 	.word	0x40014400
 8007840:	40014800 	.word	0x40014800
 8007844:	40015000 	.word	0x40015000
 8007848:	20000000 	.word	0x20000000

0800784c <STRHAL_TIM_PWM_AddChannel>:

int STRHAL_TIM_PWM_AddChannel(STRHAL_TIM_PWM_Channel_t *pwmChannel, STRHAL_TIM_ChannelId_t channelId, STRHAL_TIM_PWM_ChannelType_t pwmType)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b092      	sub	sp, #72	; 0x48
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	460b      	mov	r3, r1
 8007856:	70fb      	strb	r3, [r7, #3]
 8007858:	4613      	mov	r3, r2
 800785a:	70bb      	strb	r3, [r7, #2]
	if (channelId > STRHAL_TIM_N_TIM_CHANNELS)
 800785c:	78fb      	ldrb	r3, [r7, #3]
 800785e:	2b5b      	cmp	r3, #91	; 0x5b
 8007860:	d902      	bls.n	8007868 <STRHAL_TIM_PWM_AddChannel+0x1c>
		return -1;
 8007862:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007866:	e060      	b.n	800792a <STRHAL_TIM_PWM_AddChannel+0xde>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[channelId];
 8007868:	78fa      	ldrb	r2, [r7, #3]
 800786a:	4613      	mov	r3, r2
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	4413      	add	r3, r2
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	4a30      	ldr	r2, [pc, #192]	; (8007934 <STRHAL_TIM_PWM_AddChannel+0xe8>)
 8007874:	4413      	add	r3, r2
 8007876:	647b      	str	r3, [r7, #68]	; 0x44
	if (pwmType == STRHAL_TIM_PWM_CHANNELTYPE_SO)
 8007878:	78bb      	ldrb	r3, [r7, #2]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d14e      	bne.n	800791c <STRHAL_TIM_PWM_AddChannel+0xd0>
	{

		LL_GPIO_InitTypeDef GPIO_InitStruct =
 800787e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007882:	2200      	movs	r2, #0
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	605a      	str	r2, [r3, #4]
 8007888:	609a      	str	r2, [r3, #8]
 800788a:	60da      	str	r2, [r3, #12]
 800788c:	611a      	str	r2, [r3, #16]
 800788e:	615a      	str	r2, [r3, #20]
		{ 0 };
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007890:	2302      	movs	r3, #2
 8007892:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = ch->afn;
 8007894:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	643b      	str	r3, [r7, #64]	; 0x40
		GPIO_InitStruct.Pin = ch->pin;
 800789a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80078a0:	2300      	movs	r3, #0
 80078a2:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80078a4:	2300      	movs	r3, #0
 80078a6:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80078a8:	2302      	movs	r3, #2
 80078aa:	637b      	str	r3, [r7, #52]	; 0x34
		LL_GPIO_Init(ch->port, &GPIO_InitStruct);
 80078ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80078b4:	4611      	mov	r1, r2
 80078b6:	4618      	mov	r0, r3
 80078b8:	f7fb fd15 	bl	80032e6 <LL_GPIO_Init>

		LL_TIM_OC_InitTypeDef OC_InitStruct =
 80078bc:	f107 030c 	add.w	r3, r7, #12
 80078c0:	2220      	movs	r2, #32
 80078c2:	2100      	movs	r1, #0
 80078c4:	4618      	mov	r0, r3
 80078c6:	f001 f9d5 	bl	8008c74 <memset>
		{ 0 };
		OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80078ca:	2360      	movs	r3, #96	; 0x60
 80078cc:	60fb      	str	r3, [r7, #12]
		OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 80078ce:	2301      	movs	r3, #1
 80078d0:	613b      	str	r3, [r7, #16]
		OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80078d2:	2300      	movs	r3, #0
 80078d4:	61fb      	str	r3, [r7, #28]
		OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_LOW;
 80078d6:	2302      	movs	r3, #2
 80078d8:	623b      	str	r3, [r7, #32]
		OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80078da:	2300      	movs	r3, #0
 80078dc:	627b      	str	r3, [r7, #36]	; 0x24
		OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_HIGH;
 80078de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078e2:	62bb      	str	r3, [r7, #40]	; 0x28
		LL_TIM_OC_Init(ch->tim->timx, ch->n, &OC_InitStruct);
 80078e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	f107 020c 	add.w	r2, r7, #12
 80078f2:	4619      	mov	r1, r3
 80078f4:	f7fc f9de 	bl	8003cb4 <LL_TIM_OC_Init>
		LL_TIM_OC_EnablePreload(ch->tim->timx, ch->n);
 80078f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	4619      	mov	r1, r3
 8007904:	4610      	mov	r0, r2
 8007906:	f7ff fe1b 	bl	8007540 <LL_TIM_OC_EnablePreload>
		LL_TIM_OC_DisableFast(ch->tim->timx, ch->n);
 800790a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	4619      	mov	r1, r3
 8007916:	4610      	mov	r0, r2
 8007918:	f7ff fdba 	bl	8007490 <LL_TIM_OC_DisableFast>
	else if (pwmType == STRHAL_TIM_PWM_CHANNELTYPE_IN)
	{
		//LL_TIM_IC_InitTypeDef IC_InitStruct = {0};
	}

	pwmChannel->channelId = channelId;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	78fa      	ldrb	r2, [r7, #3]
 8007920:	701a      	strb	r2, [r3, #0]
	pwmChannel->type = pwmType;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	78ba      	ldrb	r2, [r7, #2]
 8007926:	705a      	strb	r2, [r3, #1]
	return 0;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	3748      	adds	r7, #72	; 0x48
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	080097f0 	.word	0x080097f0

08007938 <STRHAL_TIM_PWM_SetDuty>:
	LL_TIM_SetAutoReload(tim->timx, res - 1);
	return SystemCoreClock / (psc * res);
}

int32_t STRHAL_TIM_PWM_SetDuty(STRHAL_TIM_PWM_Channel_t *pwmChannel, uint16_t duty)
{
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	460b      	mov	r3, r1
 8007942:	807b      	strh	r3, [r7, #2]
	if (pwmChannel->channelId > STRHAL_TIM_N_TIM_CHANNELS)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	2b5b      	cmp	r3, #91	; 0x5b
 800794a:	d902      	bls.n	8007952 <STRHAL_TIM_PWM_SetDuty+0x1a>
		return -1;
 800794c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007950:	e016      	b.n	8007980 <STRHAL_TIM_PWM_SetDuty+0x48>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[pwmChannel->channelId];
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	461a      	mov	r2, r3
 8007958:	4613      	mov	r3, r2
 800795a:	005b      	lsls	r3, r3, #1
 800795c:	4413      	add	r3, r2
 800795e:	00db      	lsls	r3, r3, #3
 8007960:	4a0a      	ldr	r2, [pc, #40]	; (800798c <STRHAL_TIM_PWM_SetDuty+0x54>)
 8007962:	4413      	add	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]
	if (ch->tim->utype != STRHAL_TIM_USAGE_PWM)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	79db      	ldrb	r3, [r3, #7]
 800796c:	2b02      	cmp	r3, #2
 800796e:	d002      	beq.n	8007976 <STRHAL_TIM_PWM_SetDuty+0x3e>
		return -1;
 8007970:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007974:	e004      	b.n	8007980 <STRHAL_TIM_PWM_SetDuty+0x48>

	*ch->ccr = duty;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	887a      	ldrh	r2, [r7, #2]
 800797c:	601a      	str	r2, [r3, #0]
	return duty;
 800797e:	887b      	ldrh	r3, [r7, #2]
}
 8007980:	4618      	mov	r0, r3
 8007982:	3714      	adds	r7, #20
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	080097f0 	.word	0x080097f0

08007990 <STRHAL_TIM_PWM_Enable>:

int STRHAL_TIM_PWM_Enable(STRHAL_TIM_PWM_Channel_t *pwmChannel, int enable)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
	if (pwmChannel->channelId > STRHAL_TIM_N_TIM_CHANNELS)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	781b      	ldrb	r3, [r3, #0]
 800799e:	2b5b      	cmp	r3, #91	; 0x5b
 80079a0:	d902      	bls.n	80079a8 <STRHAL_TIM_PWM_Enable+0x18>
		return -1;
 80079a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079a6:	e037      	b.n	8007a18 <STRHAL_TIM_PWM_Enable+0x88>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[pwmChannel->channelId];
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	461a      	mov	r2, r3
 80079ae:	4613      	mov	r3, r2
 80079b0:	005b      	lsls	r3, r3, #1
 80079b2:	4413      	add	r3, r2
 80079b4:	00db      	lsls	r3, r3, #3
 80079b6:	4a1a      	ldr	r2, [pc, #104]	; (8007a20 <STRHAL_TIM_PWM_Enable+0x90>)
 80079b8:	4413      	add	r3, r2
 80079ba:	60fb      	str	r3, [r7, #12]
	if (ch->tim->utype != STRHAL_TIM_USAGE_PWM)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	79db      	ldrb	r3, [r3, #7]
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d002      	beq.n	80079cc <STRHAL_TIM_PWM_Enable+0x3c>
		return -1;
 80079c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079ca:	e025      	b.n	8007a18 <STRHAL_TIM_PWM_Enable+0x88>

	if (enable)
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d018      	beq.n	8007a04 <STRHAL_TIM_PWM_Enable+0x74>
	{
		LL_TIM_CC_EnableChannel(ch->tim->timx, ch->n);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	4619      	mov	r1, r3
 80079de:	4610      	mov	r0, r2
 80079e0:	f7ff fd33 	bl	800744a <LL_TIM_CC_EnableChannel>
		if (!LL_TIM_IsEnabledCounter(ch->tim->timx))
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7ff fd0a 	bl	8007404 <LL_TIM_IsEnabledCounter>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d10f      	bne.n	8007a16 <STRHAL_TIM_PWM_Enable+0x86>
			LL_TIM_EnableCounter(ch->tim->timx);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f7ff fcf1 	bl	80073e4 <LL_TIM_EnableCounter>
 8007a02:	e008      	b.n	8007a16 <STRHAL_TIM_PWM_Enable+0x86>
	}
	else
	{
		LL_TIM_CC_DisableChannel(ch->tim->timx, ch->n);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	4619      	mov	r1, r3
 8007a10:	4610      	mov	r0, r2
 8007a12:	f7ff fd2b 	bl	800746c <LL_TIM_CC_DisableChannel>
	}

	return enable;
 8007a16:	683b      	ldr	r3, [r7, #0]
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	080097f0 	.word	0x080097f0

08007a24 <STRHAL_TIM_Heartbeat_Init>:

int32_t STRHAL_TIM_Heartbeat_Init(STRHAL_TIM_BasicTimerId_t id, uint16_t psc, uint16_t res)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b08a      	sub	sp, #40	; 0x28
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	71fb      	strb	r3, [r7, #7]
 8007a2e:	460b      	mov	r3, r1
 8007a30:	80bb      	strh	r3, [r7, #4]
 8007a32:	4613      	mov	r3, r2
 8007a34:	807b      	strh	r3, [r7, #2]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007a36:	79fb      	ldrb	r3, [r7, #7]
 8007a38:	2b02      	cmp	r3, #2
 8007a3a:	d902      	bls.n	8007a42 <STRHAL_TIM_Heartbeat_Init+0x1e>
		return -1;
 8007a3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a40:	e043      	b.n	8007aca <STRHAL_TIM_Heartbeat_Init+0xa6>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007a42:	79fa      	ldrb	r2, [r7, #7]
 8007a44:	4613      	mov	r3, r2
 8007a46:	005b      	lsls	r3, r3, #1
 8007a48:	4413      	add	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	4a21      	ldr	r2, [pc, #132]	; (8007ad4 <STRHAL_TIM_Heartbeat_Init+0xb0>)
 8007a4e:	4413      	add	r3, r2
 8007a50:	627b      	str	r3, [r7, #36]	; 0x24
	if (tim->utype != STRHAL_TIM_USAGE_000)
 8007a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a54:	799b      	ldrb	r3, [r3, #6]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d002      	beq.n	8007a60 <STRHAL_TIM_Heartbeat_Init+0x3c>
		return -1;
 8007a5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a5e:	e034      	b.n	8007aca <STRHAL_TIM_Heartbeat_Init+0xa6>

	LL_TIM_InitTypeDef TIM_InitStruct =
 8007a60:	f107 030c 	add.w	r3, r7, #12
 8007a64:	2200      	movs	r2, #0
 8007a66:	601a      	str	r2, [r3, #0]
 8007a68:	605a      	str	r2, [r3, #4]
 8007a6a:	609a      	str	r2, [r3, #8]
 8007a6c:	60da      	str	r2, [r3, #12]
 8007a6e:	611a      	str	r2, [r3, #16]
	{ 0 };
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007a70:	2300      	movs	r3, #0
 8007a72:	61bb      	str	r3, [r7, #24]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERDIRECTION_UP;
 8007a74:	2300      	movs	r3, #0
 8007a76:	613b      	str	r3, [r7, #16]
	TIM_InitStruct.Autoreload = res - 1;
 8007a78:	887b      	ldrh	r3, [r7, #2]
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	617b      	str	r3, [r7, #20]
	TIM_InitStruct.Prescaler = psc > 0 ? psc - 1 : psc;
 8007a7e:	88bb      	ldrh	r3, [r7, #4]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d003      	beq.n	8007a8c <STRHAL_TIM_Heartbeat_Init+0x68>
 8007a84:	88bb      	ldrh	r3, [r7, #4]
 8007a86:	3b01      	subs	r3, #1
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	e000      	b.n	8007a8e <STRHAL_TIM_Heartbeat_Init+0x6a>
 8007a8c:	88bb      	ldrh	r3, [r7, #4]
 8007a8e:	81bb      	strh	r3, [r7, #12]
	LL_TIM_Init(tim->timx, &TIM_InitStruct);
 8007a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f107 020c 	add.w	r2, r7, #12
 8007a98:	4611      	mov	r1, r2
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7fc f868 	bl	8003b70 <LL_TIM_Init>

	LL_TIM_EnableARRPreload(tim->timx);
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7ff fcc0 	bl	800742a <LL_TIM_EnableARRPreload>

	tim->cfreq = 0;
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aac:	2200      	movs	r2, #0
 8007aae:	809a      	strh	r2, [r3, #4]
	tim->utype = STRHAL_TIM_USAGE_BRN;
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab2:	2203      	movs	r2, #3
 8007ab4:	719a      	strb	r2, [r3, #6]

	uint16_t freq = SystemCoreClock / (res * psc);
 8007ab6:	4b08      	ldr	r3, [pc, #32]	; (8007ad8 <STRHAL_TIM_Heartbeat_Init+0xb4>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	887a      	ldrh	r2, [r7, #2]
 8007abc:	88b9      	ldrh	r1, [r7, #4]
 8007abe:	fb01 f202 	mul.w	r2, r1, r2
 8007ac2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ac6:	847b      	strh	r3, [r7, #34]	; 0x22
	return freq;
 8007ac8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3728      	adds	r7, #40	; 0x28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	20000034 	.word	0x20000034
 8007ad8:	20000000 	.word	0x20000000

08007adc <STRHAL_TIM_Heartbeat_Subscribe>:

int STRHAL_TIM_Heartbeat_Subscribe(STRHAL_TIM_BasicTimerId_t id, STRHAL_TIM_Burnable_t burn)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	6039      	str	r1, [r7, #0]
 8007ae6:	71fb      	strb	r3, [r7, #7]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007ae8:	79fb      	ldrb	r3, [r7, #7]
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d902      	bls.n	8007af4 <STRHAL_TIM_Heartbeat_Subscribe+0x18>
		return -1;
 8007aee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007af2:	e012      	b.n	8007b1a <STRHAL_TIM_Heartbeat_Subscribe+0x3e>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007af4:	79fa      	ldrb	r2, [r7, #7]
 8007af6:	4613      	mov	r3, r2
 8007af8:	005b      	lsls	r3, r3, #1
 8007afa:	4413      	add	r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	4a0a      	ldr	r2, [pc, #40]	; (8007b28 <STRHAL_TIM_Heartbeat_Subscribe+0x4c>)
 8007b00:	4413      	add	r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
	if (tim->utype != STRHAL_TIM_USAGE_BRN)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	799b      	ldrb	r3, [r3, #6]
 8007b08:	2b03      	cmp	r3, #3
 8007b0a:	d002      	beq.n	8007b12 <STRHAL_TIM_Heartbeat_Subscribe+0x36>
		return -1;
 8007b0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b10:	e003      	b.n	8007b1a <STRHAL_TIM_Heartbeat_Subscribe+0x3e>

	tim->burnie = burn;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	609a      	str	r2, [r3, #8]
	return 0;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3714      	adds	r7, #20
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	20000034 	.word	0x20000034

08007b2c <STRHAL_TIM_Heartbeat_StartHeartbeat>:

int STRHAL_TIM_Heartbeat_StartHeartbeat(STRHAL_TIM_BasicTimerId_t id)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	4603      	mov	r3, r0
 8007b34:	71fb      	strb	r3, [r7, #7]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d902      	bls.n	8007b42 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x16>
		return -1;
 8007b3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b40:	e01e      	b.n	8007b80 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x54>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007b42:	79fa      	ldrb	r2, [r7, #7]
 8007b44:	4613      	mov	r3, r2
 8007b46:	005b      	lsls	r3, r3, #1
 8007b48:	4413      	add	r3, r2
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	4a0e      	ldr	r2, [pc, #56]	; (8007b88 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x5c>)
 8007b4e:	4413      	add	r3, r2
 8007b50:	60fb      	str	r3, [r7, #12]
	if (tim->utype != STRHAL_TIM_USAGE_BRN)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	799b      	ldrb	r3, [r3, #6]
 8007b56:	2b03      	cmp	r3, #3
 8007b58:	d002      	beq.n	8007b60 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x34>
		return -1;
 8007b5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b5e:	e00f      	b.n	8007b80 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x54>

	LL_TIM_ClearFlag_UPDATE(tim->timx);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7ff fd61 	bl	800762c <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableIT_UPDATE(tim->timx);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7ff fd7d 	bl	800766e <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(tim->timx);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f7ff fc33 	bl	80073e4 <LL_TIM_EnableCounter>
	return 0;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	20000034 	.word	0x20000034

08007b8c <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b082      	sub	sp, #8
 8007b90:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM6))
 8007b92:	480b      	ldr	r0, [pc, #44]	; (8007bc0 <TIM6_DAC_IRQHandler+0x34>)
 8007b94:	f7ff fd58 	bl	8007648 <LL_TIM_IsActiveFlag_UPDATE>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00b      	beq.n	8007bb6 <TIM6_DAC_IRQHandler+0x2a>
	{
		STRHAL_TIM_BasicTimer_t *tim = &_basicTims[STRHAL_TIM_TIM6];
 8007b9e:	4b09      	ldr	r3, [pc, #36]	; (8007bc4 <TIM6_DAC_IRQHandler+0x38>)
 8007ba0:	607b      	str	r3, [r7, #4]

		if (tim->burnie != NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d002      	beq.n	8007bb0 <TIM6_DAC_IRQHandler+0x24>
			tim->burnie();
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	4798      	blx	r3

		LL_TIM_ClearFlag_UPDATE(TIM6);
 8007bb0:	4803      	ldr	r0, [pc, #12]	; (8007bc0 <TIM6_DAC_IRQHandler+0x34>)
 8007bb2:	f7ff fd3b 	bl	800762c <LL_TIM_ClearFlag_UPDATE>
	}
}
 8007bb6:	bf00      	nop
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	40001000 	.word	0x40001000
 8007bc4:	20000034 	.word	0x20000034

08007bc8 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM7))
 8007bce:	480b      	ldr	r0, [pc, #44]	; (8007bfc <TIM7_IRQHandler+0x34>)
 8007bd0:	f7ff fd3a 	bl	8007648 <LL_TIM_IsActiveFlag_UPDATE>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d00b      	beq.n	8007bf2 <TIM7_IRQHandler+0x2a>
	{
		STRHAL_TIM_BasicTimer_t *tim = &_basicTims[STRHAL_TIM_TIM7];
 8007bda:	4b09      	ldr	r3, [pc, #36]	; (8007c00 <TIM7_IRQHandler+0x38>)
 8007bdc:	607b      	str	r3, [r7, #4]

		if (tim->burnie != NULL)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <TIM7_IRQHandler+0x24>
			tim->burnie();
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	4798      	blx	r3

		LL_TIM_ClearFlag_UPDATE(TIM7);
 8007bec:	4803      	ldr	r0, [pc, #12]	; (8007bfc <TIM7_IRQHandler+0x34>)
 8007bee:	f7ff fd1d 	bl	800762c <LL_TIM_ClearFlag_UPDATE>
	}
}
 8007bf2:	bf00      	nop
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	40001400 	.word	0x40001400
 8007c00:	20000040 	.word	0x20000040

08007c04 <__NVIC_GetPriorityGrouping>:
{
 8007c04:	b480      	push	{r7}
 8007c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c08:	4b04      	ldr	r3, [pc, #16]	; (8007c1c <__NVIC_GetPriorityGrouping+0x18>)
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	0a1b      	lsrs	r3, r3, #8
 8007c0e:	f003 0307 	and.w	r3, r3, #7
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	e000ed00 	.word	0xe000ed00

08007c20 <__NVIC_EnableIRQ>:
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	4603      	mov	r3, r0
 8007c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	db0b      	blt.n	8007c4a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c32:	79fb      	ldrb	r3, [r7, #7]
 8007c34:	f003 021f 	and.w	r2, r3, #31
 8007c38:	4907      	ldr	r1, [pc, #28]	; (8007c58 <__NVIC_EnableIRQ+0x38>)
 8007c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c3e:	095b      	lsrs	r3, r3, #5
 8007c40:	2001      	movs	r0, #1
 8007c42:	fa00 f202 	lsl.w	r2, r0, r2
 8007c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007c4a:	bf00      	nop
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
 8007c56:	bf00      	nop
 8007c58:	e000e100 	.word	0xe000e100

08007c5c <__NVIC_SetPriority>:
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	4603      	mov	r3, r0
 8007c64:	6039      	str	r1, [r7, #0]
 8007c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	db0a      	blt.n	8007c86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	b2da      	uxtb	r2, r3
 8007c74:	490c      	ldr	r1, [pc, #48]	; (8007ca8 <__NVIC_SetPriority+0x4c>)
 8007c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c7a:	0112      	lsls	r2, r2, #4
 8007c7c:	b2d2      	uxtb	r2, r2
 8007c7e:	440b      	add	r3, r1
 8007c80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007c84:	e00a      	b.n	8007c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	b2da      	uxtb	r2, r3
 8007c8a:	4908      	ldr	r1, [pc, #32]	; (8007cac <__NVIC_SetPriority+0x50>)
 8007c8c:	79fb      	ldrb	r3, [r7, #7]
 8007c8e:	f003 030f 	and.w	r3, r3, #15
 8007c92:	3b04      	subs	r3, #4
 8007c94:	0112      	lsls	r2, r2, #4
 8007c96:	b2d2      	uxtb	r2, r2
 8007c98:	440b      	add	r3, r1
 8007c9a:	761a      	strb	r2, [r3, #24]
}
 8007c9c:	bf00      	nop
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr
 8007ca8:	e000e100 	.word	0xe000e100
 8007cac:	e000ed00 	.word	0xe000ed00

08007cb0 <NVIC_EncodePriority>:
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b089      	sub	sp, #36	; 0x24
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f003 0307 	and.w	r3, r3, #7
 8007cc2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	f1c3 0307 	rsb	r3, r3, #7
 8007cca:	2b04      	cmp	r3, #4
 8007ccc:	bf28      	it	cs
 8007cce:	2304      	movcs	r3, #4
 8007cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	2b06      	cmp	r3, #6
 8007cd8:	d902      	bls.n	8007ce0 <NVIC_EncodePriority+0x30>
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	3b03      	subs	r3, #3
 8007cde:	e000      	b.n	8007ce2 <NVIC_EncodePriority+0x32>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ce4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	fa02 f303 	lsl.w	r3, r2, r3
 8007cee:	43da      	mvns	r2, r3
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	401a      	ands	r2, r3
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007cf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8007d02:	43d9      	mvns	r1, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d08:	4313      	orrs	r3, r2
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3724      	adds	r7, #36	; 0x24
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
	...

08007d18 <LL_AHB1_GRP1_EnableClock>:
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007d20:	4b08      	ldr	r3, [pc, #32]	; (8007d44 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007d22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d24:	4907      	ldr	r1, [pc, #28]	; (8007d44 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007d2c:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007d2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4013      	ands	r3, r2
 8007d34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d36:	68fb      	ldr	r3, [r7, #12]
}
 8007d38:	bf00      	nop
 8007d3a:	3714      	adds	r7, #20
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	40021000 	.word	0x40021000

08007d48 <LL_AHB2_GRP1_EnableClock>:
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b085      	sub	sp, #20
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007d50:	4b08      	ldr	r3, [pc, #32]	; (8007d74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007d52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d54:	4907      	ldr	r1, [pc, #28]	; (8007d74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007d5c:	4b05      	ldr	r3, [pc, #20]	; (8007d74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007d5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4013      	ands	r3, r2
 8007d64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d66:	68fb      	ldr	r3, [r7, #12]
}
 8007d68:	bf00      	nop
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	40021000 	.word	0x40021000

08007d78 <LL_APB1_GRP1_EnableClock>:
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b085      	sub	sp, #20
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007d80:	4b08      	ldr	r3, [pc, #32]	; (8007da4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007d82:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d84:	4907      	ldr	r1, [pc, #28]	; (8007da4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007d8c:	4b05      	ldr	r3, [pc, #20]	; (8007da4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007d8e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4013      	ands	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d96:	68fb      	ldr	r3, [r7, #12]
}
 8007d98:	bf00      	nop
 8007d9a:	3714      	adds	r7, #20
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	40021000 	.word	0x40021000

08007da8 <LL_DMA_EnableChannel>:
{
 8007da8:	b480      	push	{r7}
 8007daa:	b085      	sub	sp, #20
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8007db6:	4a0c      	ldr	r2, [pc, #48]	; (8007de8 <LL_DMA_EnableChannel+0x40>)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	4413      	add	r3, r2
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	4413      	add	r3, r2
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4908      	ldr	r1, [pc, #32]	; (8007de8 <LL_DMA_EnableChannel+0x40>)
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	440a      	add	r2, r1
 8007dcc:	7812      	ldrb	r2, [r2, #0]
 8007dce:	4611      	mov	r1, r2
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	440a      	add	r2, r1
 8007dd4:	f043 0301 	orr.w	r3, r3, #1
 8007dd8:	6013      	str	r3, [r2, #0]
}
 8007dda:	bf00      	nop
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	0800a078 	.word	0x0800a078

08007dec <LL_DMA_DisableChannel>:
{
 8007dec:	b480      	push	{r7}
 8007dee:	b085      	sub	sp, #20
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8007dfa:	4a0c      	ldr	r2, [pc, #48]	; (8007e2c <LL_DMA_DisableChannel+0x40>)
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	4413      	add	r3, r2
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4908      	ldr	r1, [pc, #32]	; (8007e2c <LL_DMA_DisableChannel+0x40>)
 8007e0c:	683a      	ldr	r2, [r7, #0]
 8007e0e:	440a      	add	r2, r1
 8007e10:	7812      	ldrb	r2, [r2, #0]
 8007e12:	4611      	mov	r1, r2
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	440a      	add	r2, r1
 8007e18:	f023 0301 	bic.w	r3, r3, #1
 8007e1c:	6013      	str	r3, [r2, #0]
}
 8007e1e:	bf00      	nop
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	0800a078 	.word	0x0800a078

08007e30 <LL_DMA_IsEnabledChannel>:
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8007e3e:	4a0a      	ldr	r2, [pc, #40]	; (8007e68 <LL_DMA_IsEnabledChannel+0x38>)
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	4413      	add	r3, r2
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	461a      	mov	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0301 	and.w	r3, r3, #1
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d101      	bne.n	8007e5a <LL_DMA_IsEnabledChannel+0x2a>
 8007e56:	2301      	movs	r3, #1
 8007e58:	e000      	b.n	8007e5c <LL_DMA_IsEnabledChannel+0x2c>
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3714      	adds	r7, #20
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr
 8007e68:	0800a078 	.word	0x0800a078

08007e6c <LL_DMA_SetDataLength>:
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8007e7c:	4a0d      	ldr	r2, [pc, #52]	; (8007eb4 <LL_DMA_SetDataLength+0x48>)
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4413      	add	r3, r2
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	461a      	mov	r2, r3
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	4413      	add	r3, r2
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	0c1b      	lsrs	r3, r3, #16
 8007e8e:	041b      	lsls	r3, r3, #16
 8007e90:	4908      	ldr	r1, [pc, #32]	; (8007eb4 <LL_DMA_SetDataLength+0x48>)
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	440a      	add	r2, r1
 8007e96:	7812      	ldrb	r2, [r2, #0]
 8007e98:	4611      	mov	r1, r2
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	440a      	add	r2, r1
 8007e9e:	4611      	mov	r1, r2
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	604b      	str	r3, [r1, #4]
}
 8007ea6:	bf00      	nop
 8007ea8:	371c      	adds	r7, #28
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	0800a078 	.word	0x0800a078

08007eb8 <LL_DMA_GetDataLength>:
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8007ec6:	4a07      	ldr	r2, [pc, #28]	; (8007ee4 <LL_DMA_GetDataLength+0x2c>)
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	4413      	add	r3, r2
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	b29b      	uxth	r3, r3
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3714      	adds	r7, #20
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr
 8007ee4:	0800a078 	.word	0x0800a078

08007ee8 <LL_DMA_SetMemoryAddress>:
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b087      	sub	sp, #28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8007ef8:	4a07      	ldr	r2, [pc, #28]	; (8007f18 <LL_DMA_SetMemoryAddress+0x30>)
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	4413      	add	r3, r2
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	461a      	mov	r2, r3
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	4413      	add	r3, r2
 8007f06:	461a      	mov	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	60d3      	str	r3, [r2, #12]
}
 8007f0c:	bf00      	nop
 8007f0e:	371c      	adds	r7, #28
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	0800a078 	.word	0x0800a078

08007f1c <LL_DMA_IsActiveFlag_TC1>:
  * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 0302 	and.w	r3, r3, #2
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d101      	bne.n	8007f34 <LL_DMA_IsActiveFlag_TC1+0x18>
 8007f30:	2301      	movs	r3, #1
 8007f32:	e000      	b.n	8007f36 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	370c      	adds	r7, #12
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr

08007f42 <LL_DMA_IsActiveFlag_TC2>:
  * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
{
 8007f42:	b480      	push	{r7}
 8007f44:	b083      	sub	sp, #12
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f003 0320 	and.w	r3, r3, #32
 8007f52:	2b20      	cmp	r3, #32
 8007f54:	d101      	bne.n	8007f5a <LL_DMA_IsActiveFlag_TC2+0x18>
 8007f56:	2301      	movs	r3, #1
 8007f58:	e000      	b.n	8007f5c <LL_DMA_IsActiveFlag_TC2+0x1a>
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <LL_DMA_IsActiveFlag_TE1>:
  * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0308 	and.w	r3, r3, #8
 8007f78:	2b08      	cmp	r3, #8
 8007f7a:	d101      	bne.n	8007f80 <LL_DMA_IsActiveFlag_TE1+0x18>
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e000      	b.n	8007f82 <LL_DMA_IsActiveFlag_TE1+0x1a>
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	370c      	adds	r7, #12
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr

08007f8e <LL_DMA_IsActiveFlag_TE2>:
  * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
{
 8007f8e:	b480      	push	{r7}
 8007f90:	b083      	sub	sp, #12
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f9e:	2b80      	cmp	r3, #128	; 0x80
 8007fa0:	d101      	bne.n	8007fa6 <LL_DMA_IsActiveFlag_TE2+0x18>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e000      	b.n	8007fa8 <LL_DMA_IsActiveFlag_TE2+0x1a>
 8007fa6:	2300      	movs	r3, #0
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	605a      	str	r2, [r3, #4]
}
 8007fc2:	bf00      	nop
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr

08007fce <LL_DMA_ClearFlag_TC2>:
  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
 8007fce:	b480      	push	{r7}
 8007fd0:	b083      	sub	sp, #12
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	605a      	str	r2, [r3, #4]
}
 8007fdc:	bf00      	nop
 8007fde:	370c      	adds	r7, #12
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <LL_DMA_ClearFlag_TC4>:
  * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b083      	sub	sp, #12
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007ff6:	605a      	str	r2, [r3, #4]
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <LL_DMA_ClearFlag_TE1>:
  * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2208      	movs	r2, #8
 8008010:	605a      	str	r2, [r3, #4]
}
 8008012:	bf00      	nop
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <LL_DMA_ClearFlag_TE2>:
  * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
{
 800801e:	b480      	push	{r7}
 8008020:	b083      	sub	sp, #12
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2280      	movs	r2, #128	; 0x80
 800802a:	605a      	str	r2, [r3, #4]
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <LL_DMA_ClearFlag_TE4>:
  * @rmtoll IFCR         CTEIF4        LL_DMA_ClearFlag_TE4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008046:	605a      	str	r2, [r3, #4]
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8008054:	b480      	push	{r7}
 8008056:	b085      	sub	sp, #20
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8008062:	4a0c      	ldr	r2, [pc, #48]	; (8008094 <LL_DMA_EnableIT_TC+0x40>)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	4413      	add	r3, r2
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	4413      	add	r3, r2
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4908      	ldr	r1, [pc, #32]	; (8008094 <LL_DMA_EnableIT_TC+0x40>)
 8008074:	683a      	ldr	r2, [r7, #0]
 8008076:	440a      	add	r2, r1
 8008078:	7812      	ldrb	r2, [r2, #0]
 800807a:	4611      	mov	r1, r2
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	440a      	add	r2, r1
 8008080:	f043 0302 	orr.w	r3, r3, #2
 8008084:	6013      	str	r3, [r2, #0]
}
 8008086:	bf00      	nop
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	0800a078 	.word	0x0800a078

08008098 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80080a6:	4a0c      	ldr	r2, [pc, #48]	; (80080d8 <LL_DMA_EnableIT_TE+0x40>)
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	4413      	add	r3, r2
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	461a      	mov	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	4413      	add	r3, r2
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4908      	ldr	r1, [pc, #32]	; (80080d8 <LL_DMA_EnableIT_TE+0x40>)
 80080b8:	683a      	ldr	r2, [r7, #0]
 80080ba:	440a      	add	r2, r1
 80080bc:	7812      	ldrb	r2, [r2, #0]
 80080be:	4611      	mov	r1, r2
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	440a      	add	r2, r1
 80080c4:	f043 0308 	orr.w	r3, r3, #8
 80080c8:	6013      	str	r3, [r2, #0]
}
 80080ca:	bf00      	nop
 80080cc:	3714      	adds	r7, #20
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	0800a078 	.word	0x0800a078

080080dc <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80080ea:	4a0a      	ldr	r2, [pc, #40]	; (8008114 <LL_DMA_IsEnabledIT_TC+0x38>)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	4413      	add	r3, r2
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	461a      	mov	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4413      	add	r3, r2
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 0302 	and.w	r3, r3, #2
                    DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d101      	bne.n	8008106 <LL_DMA_IsEnabledIT_TC+0x2a>
 8008102:	2301      	movs	r3, #1
 8008104:	e000      	b.n	8008108 <LL_DMA_IsEnabledIT_TC+0x2c>
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	3714      	adds	r7, #20
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr
 8008114:	0800a078 	.word	0x0800a078

08008118 <LL_DMA_IsEnabledIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8008126:	4a0a      	ldr	r2, [pc, #40]	; (8008150 <LL_DMA_IsEnabledIT_TE+0x38>)
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	4413      	add	r3, r2
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	461a      	mov	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4413      	add	r3, r2
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f003 0308 	and.w	r3, r3, #8
                    DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL);
 800813a:	2b08      	cmp	r3, #8
 800813c:	d101      	bne.n	8008142 <LL_DMA_IsEnabledIT_TE+0x2a>
 800813e:	2301      	movs	r3, #1
 8008140:	e000      	b.n	8008144 <LL_DMA_IsEnabledIT_TE+0x2c>
 8008142:	2300      	movs	r3, #0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3714      	adds	r7, #20
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr
 8008150:	0800a078 	.word	0x0800a078

08008154 <LL_USART_Enable>:
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f043 0201 	orr.w	r2, r3, #1
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	601a      	str	r2, [r3, #0]
}
 8008168:	bf00      	nop
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <LL_USART_Disable>:
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f023 0201 	bic.w	r2, r3, #1
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	601a      	str	r2, [r3, #0]
}
 8008188:	bf00      	nop
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <LL_USART_DisableFIFO>:
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	601a      	str	r2, [r3, #0]
}
 80081a8:	bf00      	nop
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <LL_USART_SetTXFIFOThreshold>:
{
 80081b4:	b480      	push	{r7}
 80081b6:	b089      	sub	sp, #36	; 0x24
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	3308      	adds	r3, #8
 80081c2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	e853 3f00 	ldrex	r3, [r3]
 80081ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	075b      	lsls	r3, r3, #29
 80081d6:	4313      	orrs	r3, r2
 80081d8:	61fb      	str	r3, [r7, #28]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	3308      	adds	r3, #8
 80081de:	69fa      	ldr	r2, [r7, #28]
 80081e0:	61ba      	str	r2, [r7, #24]
 80081e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e4:	6979      	ldr	r1, [r7, #20]
 80081e6:	69ba      	ldr	r2, [r7, #24]
 80081e8:	e841 2300 	strex	r3, r2, [r1]
 80081ec:	613b      	str	r3, [r7, #16]
   return(result);
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e4      	bne.n	80081be <LL_USART_SetTXFIFOThreshold+0xa>
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	3724      	adds	r7, #36	; 0x24
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr

08008202 <LL_USART_SetRXFIFOThreshold>:
{
 8008202:	b480      	push	{r7}
 8008204:	b089      	sub	sp, #36	; 0x24
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3308      	adds	r3, #8
 8008210:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	e853 3f00 	ldrex	r3, [r3]
 8008218:	60bb      	str	r3, [r7, #8]
   return(result);
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	065b      	lsls	r3, r3, #25
 8008224:	4313      	orrs	r3, r2
 8008226:	61fb      	str	r3, [r7, #28]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3308      	adds	r3, #8
 800822c:	69fa      	ldr	r2, [r7, #28]
 800822e:	61ba      	str	r2, [r7, #24]
 8008230:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	6979      	ldr	r1, [r7, #20]
 8008234:	69ba      	ldr	r2, [r7, #24]
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	613b      	str	r3, [r7, #16]
   return(result);
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1e4      	bne.n	800820c <LL_USART_SetRXFIFOThreshold+0xa>
}
 8008242:	bf00      	nop
 8008244:	bf00      	nop
 8008246:	3724      	adds	r7, #36	; 0x24
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <LL_USART_EnableDirectionRx>:
{
 8008250:	b480      	push	{r7}
 8008252:	b089      	sub	sp, #36	; 0x24
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	e853 3f00 	ldrex	r3, [r3]
 8008262:	60bb      	str	r3, [r7, #8]
   return(result);
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f043 0304 	orr.w	r3, r3, #4
 800826a:	61fb      	str	r3, [r7, #28]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	69fa      	ldr	r2, [r7, #28]
 8008270:	61ba      	str	r2, [r7, #24]
 8008272:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008274:	6979      	ldr	r1, [r7, #20]
 8008276:	69ba      	ldr	r2, [r7, #24]
 8008278:	e841 2300 	strex	r3, r2, [r1]
 800827c:	613b      	str	r3, [r7, #16]
   return(result);
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e9      	bne.n	8008258 <LL_USART_EnableDirectionRx+0x8>
}
 8008284:	bf00      	nop
 8008286:	bf00      	nop
 8008288:	3724      	adds	r7, #36	; 0x24
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr

08008292 <LL_USART_EnableDirectionTx>:
{
 8008292:	b480      	push	{r7}
 8008294:	b089      	sub	sp, #36	; 0x24
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	e853 3f00 	ldrex	r3, [r3]
 80082a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f043 0308 	orr.w	r3, r3, #8
 80082ac:	61fb      	str	r3, [r7, #28]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	69fa      	ldr	r2, [r7, #28]
 80082b2:	61ba      	str	r2, [r7, #24]
 80082b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b6:	6979      	ldr	r1, [r7, #20]
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	e841 2300 	strex	r3, r2, [r1]
 80082be:	613b      	str	r3, [r7, #16]
   return(result);
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1e9      	bne.n	800829a <LL_USART_EnableDirectionTx+0x8>
}
 80082c6:	bf00      	nop
 80082c8:	bf00      	nop
 80082ca:	3724      	adds	r7, #36	; 0x24
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <LL_USART_SetTXRXSwap>:
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	431a      	orrs	r2, r3
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	605a      	str	r2, [r3, #4]
}
 80082ee:	bf00      	nop
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80082fa:	b480      	push	{r7}
 80082fc:	b083      	sub	sp, #12
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	609a      	str	r2, [r3, #8]
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr

08008326 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8008326:	b480      	push	{r7}
 8008328:	b083      	sub	sp, #12
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	69db      	ldr	r3, [r3, #28]
 8008332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008336:	2b40      	cmp	r3, #64	; 0x40
 8008338:	d101      	bne.n	800833e <LL_USART_IsActiveFlag_TC+0x18>
 800833a:	2301      	movs	r3, #1
 800833c:	e000      	b.n	8008340 <LL_USART_IsActiveFlag_TC+0x1a>
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	69db      	ldr	r3, [r3, #28]
 8008358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800835c:	2b80      	cmp	r3, #128	; 0x80
 800835e:	d101      	bne.n	8008364 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8008360:	2301      	movs	r3, #1
 8008362:	e000      	b.n	8008366 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr

08008372 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8008372:	b480      	push	{r7}
 8008374:	b089      	sub	sp, #36	; 0x24
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	3308      	adds	r3, #8
 800837e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	e853 3f00 	ldrex	r3, [r3]
 8008386:	60bb      	str	r3, [r7, #8]
   return(result);
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800838e:	61fb      	str	r3, [r7, #28]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	3308      	adds	r3, #8
 8008394:	69fa      	ldr	r2, [r7, #28]
 8008396:	61ba      	str	r2, [r7, #24]
 8008398:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839a:	6979      	ldr	r1, [r7, #20]
 800839c:	69ba      	ldr	r2, [r7, #24]
 800839e:	e841 2300 	strex	r3, r2, [r1]
 80083a2:	613b      	str	r3, [r7, #16]
   return(result);
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d1e7      	bne.n	800837a <LL_USART_EnableDMAReq_RX+0x8>
}
 80083aa:	bf00      	nop
 80083ac:	bf00      	nop
 80083ae:	3724      	adds	r7, #36	; 0x24
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b089      	sub	sp, #36	; 0x24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3308      	adds	r3, #8
 80083c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	e853 3f00 	ldrex	r3, [r3]
 80083cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083d4:	61fb      	str	r3, [r7, #28]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	3308      	adds	r3, #8
 80083da:	69fa      	ldr	r2, [r7, #28]
 80083dc:	61ba      	str	r2, [r7, #24]
 80083de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e0:	6979      	ldr	r1, [r7, #20]
 80083e2:	69ba      	ldr	r2, [r7, #24]
 80083e4:	e841 2300 	strex	r3, r2, [r1]
 80083e8:	613b      	str	r3, [r7, #16]
   return(result);
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e7      	bne.n	80083c0 <LL_USART_EnableDMAReq_TX+0x8>
}
 80083f0:	bf00      	nop
 80083f2:	bf00      	nop
 80083f4:	3724      	adds	r7, #36	; 0x24
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
	...

08008400 <STRHAL_UART_Init>:
//{ .uart = USART3, .dma_rx_channel = LL_DMA_CHANNEL_1, .dma_tx_channel = LL_DMA_CHANNEL_2, .dma_rx_request = LL_DMAMUX_REQ_USART3_RX, .dma_tx_request = LL_DMAMUX_REQ_USART3_TX, .it_rx_handler = DMA1_Channel3_IRQn, .it_tx_handler = DMA1_Channel4_IRQn, .baud_rate = 115200, .swap = 0 },
[STRHAL_UART4] =
{ .uart = UART4, .dma_rx_channel = LL_DMA_CHANNEL_1, .dma_tx_channel = LL_DMA_CHANNEL_2, .dma_rx_request = LL_DMAMUX_REQ_UART4_RX, .dma_tx_request = LL_DMAMUX_REQ_UART4_TX, .it_rx_handler = DMA1_Channel3_IRQn, .it_tx_handler = DMA1_Channel4_IRQn, .baud_rate = 115200, .swap = 0 } };

void STRHAL_UART_Init()
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
	//LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART3);
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8008406:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800840a:	f7ff fcb5 	bl	8007d78 <LL_APB1_GRP1_EnableClock>
	//LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800840e:	2004      	movs	r0, #4
 8008410:	f7ff fc9a 	bl	8007d48 <LL_AHB2_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8008414:	2004      	movs	r0, #4
 8008416:	f7ff fc7f 	bl	8007d18 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800841a:	2001      	movs	r0, #1
 800841c:	f7ff fc7c 	bl	8007d18 <LL_AHB1_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8008420:	463b      	mov	r3, r7
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	605a      	str	r2, [r3, #4]
 8008428:	609a      	str	r2, [r3, #8]
 800842a:	60da      	str	r2, [r3, #12]
 800842c:	611a      	str	r2, [r3, #16]
 800842e:	615a      	str	r2, [r3, #20]
	{ 0 };
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10 | LL_GPIO_PIN_11;
 8008430:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008434:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008436:	2302      	movs	r3, #2
 8008438:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800843a:	2302      	movs	r3, #2
 800843c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800843e:	2300      	movs	r3, #0
 8008440:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8008442:	2301      	movs	r3, #1
 8008444:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8008446:	2305      	movs	r3, #5
 8008448:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800844a:	463b      	mov	r3, r7
 800844c:	4619      	mov	r1, r3
 800844e:	4803      	ldr	r0, [pc, #12]	; (800845c <STRHAL_UART_Init+0x5c>)
 8008450:	f7fa ff49 	bl	80032e6 <LL_GPIO_Init>

//	GPIO_InitStruct.Pin = LL_GPIO_PIN_3 | LL_GPIO_PIN_4;
//	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}
 8008454:	bf00      	nop
 8008456:	3718      	adds	r7, #24
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	48000800 	.word	0x48000800

08008460 <STRHAL_UART_Instance_Init>:

int STRHAL_UART_Instance_Init(STRHAL_UART_Id_t uart_id)
{
 8008460:	b590      	push	{r4, r7, lr}
 8008462:	b097      	sub	sp, #92	; 0x5c
 8008464:	af00      	add	r7, sp, #0
 8008466:	4603      	mov	r3, r0
 8008468:	71fb      	strb	r3, [r7, #7]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 800846a:	79fb      	ldrb	r3, [r7, #7]
 800846c:	2b02      	cmp	r3, #2
 800846e:	d902      	bls.n	8008476 <STRHAL_UART_Instance_Init+0x16>
		return -1;
 8008470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008474:	e126      	b.n	80086c4 <STRHAL_UART_Instance_Init+0x264>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 8008476:	79fb      	ldrb	r3, [r7, #7]
 8008478:	f44f 720e 	mov.w	r2, #568	; 0x238
 800847c:	fb02 f303 	mul.w	r3, r2, r3
 8008480:	4a92      	ldr	r2, [pc, #584]	; (80086cc <STRHAL_UART_Instance_Init+0x26c>)
 8008482:	4413      	add	r3, r2
 8008484:	657b      	str	r3, [r7, #84]	; 0x54

	LL_USART_Disable(_uart->uart);
 8008486:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4618      	mov	r0, r3
 800848c:	f7ff fe72 	bl	8008174 <LL_USART_Disable>

	LL_USART_InitTypeDef UART_InitStruct =
 8008490:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008494:	2220      	movs	r2, #32
 8008496:	2100      	movs	r1, #0
 8008498:	4618      	mov	r0, r3
 800849a:	f000 fbeb 	bl	8008c74 <memset>
	{ 0 };
	UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800849e:	2300      	movs	r3, #0
 80084a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80084a2:	2300      	movs	r3, #0
 80084a4:	643b      	str	r3, [r7, #64]	; 0x40
	UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80084a6:	2300      	movs	r3, #0
 80084a8:	647b      	str	r3, [r7, #68]	; 0x44
	UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80084aa:	230c      	movs	r3, #12
 80084ac:	64bb      	str	r3, [r7, #72]	; 0x48
	UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80084ae:	2300      	movs	r3, #0
 80084b0:	64fb      	str	r3, [r7, #76]	; 0x4c
	UART_InitStruct.BaudRate = _uart->baud_rate;
 80084b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084b4:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 80084b8:	63bb      	str	r3, [r7, #56]	; 0x38
	UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80084ba:	2300      	movs	r3, #0
 80084bc:	637b      	str	r3, [r7, #52]	; 0x34
	UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80084be:	2300      	movs	r3, #0
 80084c0:	653b      	str	r3, [r7, #80]	; 0x50
	LL_USART_Init(_uart->uart, &UART_InitStruct);
 80084c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80084ca:	4611      	mov	r1, r2
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7fb ffe7 	bl	80044a0 <LL_USART_Init>

	LL_USART_SetTXFIFOThreshold(_uart->uart, LL_USART_FIFOTHRESHOLD_1_8);
 80084d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2100      	movs	r1, #0
 80084d8:	4618      	mov	r0, r3
 80084da:	f7ff fe6b 	bl	80081b4 <LL_USART_SetTXFIFOThreshold>
	LL_USART_SetRXFIFOThreshold(_uart->uart, LL_USART_FIFOTHRESHOLD_1_8);
 80084de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2100      	movs	r1, #0
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7ff fe8c 	bl	8008202 <LL_USART_SetRXFIFOThreshold>
	LL_USART_DisableFIFO(_uart->uart);
 80084ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff fe50 	bl	8008194 <LL_USART_DisableFIFO>
	LL_USART_ConfigAsyncMode(_uart->uart);
 80084f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7ff fefe 	bl	80082fa <LL_USART_ConfigAsyncMode>
	if (_uart->swap)
 80084fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008500:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8008504:	2b00      	cmp	r3, #0
 8008506:	d006      	beq.n	8008516 <STRHAL_UART_Instance_Init+0xb6>
		LL_USART_SetTXRXSwap(_uart->uart, LL_USART_TXRX_SWAPPED);
 8008508:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff fedf 	bl	80082d4 <LL_USART_SetTXRXSwap>

	LL_DMA_InitTypeDef DMA_InitStruct =
 8008516:	f107 0308 	add.w	r3, r7, #8
 800851a:	222c      	movs	r2, #44	; 0x2c
 800851c:	2100      	movs	r1, #0
 800851e:	4618      	mov	r0, r3
 8008520:	f000 fba8 	bl	8008c74 <memset>
	{ 0 };

	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8008524:	2300      	movs	r3, #0
 8008526:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t) _uart->rx_buf.data;
 8008528:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800852a:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800852e:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8008530:	2300      	movs	r3, #0
 8008532:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8008534:	2380      	movs	r3, #128	; 0x80
 8008536:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 8008538:	2320      	movs	r3, #32
 800853a:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.NbData = STRHAL_UART_BUF_SIZE;
 800853c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008540:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t) &(_uart->uart->RDR);
 8008542:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	3324      	adds	r3, #36	; 0x24
 8008548:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = (uint32_t) LL_DMA_PDATAALIGN_BYTE;
 800854a:	2300      	movs	r3, #0
 800854c:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_MEMORY_NOINCREMENT;
 800854e:	2300      	movs	r3, #0
 8008550:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.PeriphRequest = _uart->dma_rx_request;
 8008552:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008554:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8008558:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 800855a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800855e:	633b      	str	r3, [r7, #48]	; 0x30

	LL_DMA_Init(DMA1, _uart->dma_rx_channel, &DMA_InitStruct);
 8008560:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008562:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008566:	f107 0208 	add.w	r2, r7, #8
 800856a:	4619      	mov	r1, r3
 800856c:	4858      	ldr	r0, [pc, #352]	; (80086d0 <STRHAL_UART_Instance_Init+0x270>)
 800856e:	f7fa fd2f 	bl	8002fd0 <LL_DMA_Init>

	LL_USART_EnableDMAReq_RX(_uart->uart);
 8008572:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f7ff fefb 	bl	8008372 <LL_USART_EnableDMAReq_RX>

	LL_DMA_EnableIT_TC(DMA1, _uart->dma_rx_channel);
 800857c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800857e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008582:	4619      	mov	r1, r3
 8008584:	4852      	ldr	r0, [pc, #328]	; (80086d0 <STRHAL_UART_Instance_Init+0x270>)
 8008586:	f7ff fd65 	bl	8008054 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1, _uart->dma_rx_channel);
 800858a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800858c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008590:	4619      	mov	r1, r3
 8008592:	484f      	ldr	r0, [pc, #316]	; (80086d0 <STRHAL_UART_Instance_Init+0x270>)
 8008594:	f7ff fd80 	bl	8008098 <LL_DMA_EnableIT_TE>

	NVIC_SetPriority(_uart->it_rx_handler, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 1));
 8008598:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800859a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800859e:	b25c      	sxtb	r4, r3
 80085a0:	f7ff fb30 	bl	8007c04 <__NVIC_GetPriorityGrouping>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2201      	movs	r2, #1
 80085a8:	2101      	movs	r1, #1
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7ff fb80 	bl	8007cb0 <NVIC_EncodePriority>
 80085b0:	4603      	mov	r3, r0
 80085b2:	4619      	mov	r1, r3
 80085b4:	4620      	mov	r0, r4
 80085b6:	f7ff fb51 	bl	8007c5c <__NVIC_SetPriority>
	NVIC_EnableIRQ(_uart->it_rx_handler);
 80085ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085bc:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80085c0:	b25b      	sxtb	r3, r3
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7ff fb2c 	bl	8007c20 <__NVIC_EnableIRQ>

	/*DMA configuration for TX */
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 80085c8:	2310      	movs	r3, #16
 80085ca:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t) _uart->tx_buf.data;
 80085cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085ce:	3304      	adds	r3, #4
 80085d0:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80085d2:	2300      	movs	r3, #0
 80085d4:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80085d6:	2380      	movs	r3, #128	; 0x80
 80085d8:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80085da:	2300      	movs	r3, #0
 80085dc:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.NbData = STRHAL_UART_BUF_SIZE;
 80085de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085e2:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t) &(_uart->uart->TDR);
 80085e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3328      	adds	r3, #40	; 0x28
 80085ea:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80085ec:	2300      	movs	r3, #0
 80085ee:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_MEMORY_NOINCREMENT;
 80085f0:	2300      	movs	r3, #0
 80085f2:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.PeriphRequest = _uart->dma_tx_request;
 80085f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80085fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 80085fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008600:	633b      	str	r3, [r7, #48]	; 0x30
	LL_DMA_Init(DMA1, _uart->dma_tx_channel, &DMA_InitStruct);
 8008602:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008604:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008608:	f107 0208 	add.w	r2, r7, #8
 800860c:	4619      	mov	r1, r3
 800860e:	4830      	ldr	r0, [pc, #192]	; (80086d0 <STRHAL_UART_Instance_Init+0x270>)
 8008610:	f7fa fcde 	bl	8002fd0 <LL_DMA_Init>

	LL_USART_EnableDMAReq_TX(_uart->uart);
 8008614:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4618      	mov	r0, r3
 800861a:	f7ff fecd 	bl	80083b8 <LL_USART_EnableDMAReq_TX>

	LL_DMA_EnableIT_TC(DMA1, _uart->dma_tx_channel);
 800861e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008620:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008624:	4619      	mov	r1, r3
 8008626:	482a      	ldr	r0, [pc, #168]	; (80086d0 <STRHAL_UART_Instance_Init+0x270>)
 8008628:	f7ff fd14 	bl	8008054 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1, _uart->dma_tx_channel);
 800862c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800862e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008632:	4619      	mov	r1, r3
 8008634:	4826      	ldr	r0, [pc, #152]	; (80086d0 <STRHAL_UART_Instance_Init+0x270>)
 8008636:	f7ff fd2f 	bl	8008098 <LL_DMA_EnableIT_TE>

	NVIC_SetPriority(_uart->it_tx_handler, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 2));
 800863a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800863c:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8008640:	b25c      	sxtb	r4, r3
 8008642:	f7ff fadf 	bl	8007c04 <__NVIC_GetPriorityGrouping>
 8008646:	4603      	mov	r3, r0
 8008648:	2202      	movs	r2, #2
 800864a:	2101      	movs	r1, #1
 800864c:	4618      	mov	r0, r3
 800864e:	f7ff fb2f 	bl	8007cb0 <NVIC_EncodePriority>
 8008652:	4603      	mov	r3, r0
 8008654:	4619      	mov	r1, r3
 8008656:	4620      	mov	r0, r4
 8008658:	f7ff fb00 	bl	8007c5c <__NVIC_SetPriority>
	NVIC_EnableIRQ(_uart->it_tx_handler);
 800865c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800865e:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8008662:	b25b      	sxtb	r3, r3
 8008664:	4618      	mov	r0, r3
 8008666:	f7ff fadb 	bl	8007c20 <__NVIC_EnableIRQ>

	LL_USART_EnableDirectionTx(_uart->uart);
 800866a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4618      	mov	r0, r3
 8008670:	f7ff fe0f 	bl	8008292 <LL_USART_EnableDirectionTx>
	LL_USART_EnableDirectionRx(_uart->uart);
 8008674:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4618      	mov	r0, r3
 800867a:	f7ff fde9 	bl	8008250 <LL_USART_EnableDirectionRx>
	LL_USART_Enable(_uart->uart);
 800867e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4618      	mov	r0, r3
 8008684:	f7ff fd66 	bl	8008154 <LL_USART_Enable>

	_uart->state = STRHAL_UART_STATE_00;
 8008688:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800868a:	2200      	movs	r2, #0
 800868c:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->rx_buf.h = _uart->rx_buf.n = _uart->tx_buf.n = 0;
 8008690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008692:	2200      	movs	r2, #0
 8008694:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8008698:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800869a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800869e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
 80086a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086a6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80086aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086ac:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	_uart->rx_buf.n_dma = STRHAL_UART_BUF_SIZE;
 80086b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80086b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	_uart->tx_buf.n = 0;
 80086ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086bc:	2200      	movs	r2, #0
 80086be:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	return 0;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	375c      	adds	r7, #92	; 0x5c
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd90      	pop	{r4, r7, pc}
 80086cc:	20000074 	.word	0x20000074
 80086d0:	40020000 	.word	0x40020000

080086d4 <STRHAL_UART_Debug_Write_DMA>:

int32_t STRHAL_UART_Debug_Write_DMA(const char *data, uint32_t n)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
	return STRHAL_UART_Write_DMA(STRHAL_UART_DEBUG, data, n);
 80086de:	683a      	ldr	r2, [r7, #0]
 80086e0:	6879      	ldr	r1, [r7, #4]
 80086e2:	2002      	movs	r0, #2
 80086e4:	f000 f818 	bl	8008718 <STRHAL_UART_Write_DMA>
 80086e8:	4603      	mov	r3, r0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <STRHAL_UART_Debug_Write_Blocking>:

int32_t STRHAL_UART_Debug_Write_Blocking(const char *data, uint32_t n, uint16_t timeout)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	60f8      	str	r0, [r7, #12]
 80086fa:	60b9      	str	r1, [r7, #8]
 80086fc:	4613      	mov	r3, r2
 80086fe:	80fb      	strh	r3, [r7, #6]
	return STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, data, n, timeout);
 8008700:	88fb      	ldrh	r3, [r7, #6]
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	68f9      	ldr	r1, [r7, #12]
 8008706:	2002      	movs	r0, #2
 8008708:	f000 f8a8 	bl	800885c <STRHAL_UART_Write_Blocking>
 800870c:	4603      	mov	r3, r0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
	...

08008718 <STRHAL_UART_Write_DMA>:

int32_t STRHAL_UART_Write_DMA(STRHAL_UART_Id_t uart_id, const char *data, uint32_t n)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	4603      	mov	r3, r0
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	607a      	str	r2, [r7, #4]
 8008724:	73fb      	strb	r3, [r7, #15]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 8008726:	7bfb      	ldrb	r3, [r7, #15]
 8008728:	2b02      	cmp	r3, #2
 800872a:	d902      	bls.n	8008732 <STRHAL_UART_Write_DMA+0x1a>
		return -1;
 800872c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008730:	e08b      	b.n	800884a <STRHAL_UART_Write_DMA+0x132>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 8008732:	7bfb      	ldrb	r3, [r7, #15]
 8008734:	f44f 720e 	mov.w	r2, #568	; 0x238
 8008738:	fb02 f303 	mul.w	r3, r2, r3
 800873c:	4a45      	ldr	r2, [pc, #276]	; (8008854 <STRHAL_UART_Write_DMA+0x13c>)
 800873e:	4413      	add	r3, r2
 8008740:	613b      	str	r3, [r7, #16]

	if (_uart->state & (STRHAL_UART_STATE_TX | STRHAL_UART_STATE_TE) || n > STRHAL_UART_BUF_SIZE)
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008748:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d103      	bne.n	8008758 <STRHAL_UART_Write_DMA+0x40>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008756:	d901      	bls.n	800875c <STRHAL_UART_Write_DMA+0x44>
		return 0;
 8008758:	2300      	movs	r3, #0
 800875a:	e076      	b.n	800884a <STRHAL_UART_Write_DMA+0x132>

	uint32_t i;
	for (i = 0; i < n; ++i)
 800875c:	2300      	movs	r3, #0
 800875e:	617b      	str	r3, [r7, #20]
 8008760:	e00c      	b.n	800877c <STRHAL_UART_Write_DMA+0x64>
		_uart->tx_buf.data[i] = data[i];
 8008762:	68ba      	ldr	r2, [r7, #8]
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	4413      	add	r3, r2
 8008768:	7819      	ldrb	r1, [r3, #0]
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	4413      	add	r3, r2
 8008770:	3304      	adds	r3, #4
 8008772:	460a      	mov	r2, r1
 8008774:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	3301      	adds	r3, #1
 800877a:	617b      	str	r3, [r7, #20]
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	429a      	cmp	r2, r3
 8008782:	d3ee      	bcc.n	8008762 <STRHAL_UART_Write_DMA+0x4a>

	_uart->tx_buf.n = n;
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	LL_DMA_DisableChannel(DMA1, _uart->dma_tx_channel);
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008792:	4619      	mov	r1, r3
 8008794:	4830      	ldr	r0, [pc, #192]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 8008796:	f7ff fb29 	bl	8007dec <LL_DMA_DisableChannel>
	while (LL_DMA_IsEnabledChannel(DMA1, _uart->dma_tx_channel));
 800879a:	bf00      	nop
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087a2:	4619      	mov	r1, r3
 80087a4:	482c      	ldr	r0, [pc, #176]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 80087a6:	f7ff fb43 	bl	8007e30 <LL_DMA_IsEnabledChannel>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1f5      	bne.n	800879c <STRHAL_UART_Write_DMA+0x84>

	if (_uart->dma_tx_channel == 1U)
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d106      	bne.n	80087c8 <STRHAL_UART_Write_DMA+0xb0>
	{
		LL_DMA_ClearFlag_TC2(DMA1);
 80087ba:	4827      	ldr	r0, [pc, #156]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 80087bc:	f7ff fc07 	bl	8007fce <LL_DMA_ClearFlag_TC2>
		LL_DMA_ClearFlag_TE2(DMA1);
 80087c0:	4825      	ldr	r0, [pc, #148]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 80087c2:	f7ff fc2c 	bl	800801e <LL_DMA_ClearFlag_TE2>
 80087c6:	e00a      	b.n	80087de <STRHAL_UART_Write_DMA+0xc6>
	}
	else if (_uart->dma_tx_channel == 3U)
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087ce:	2b03      	cmp	r3, #3
 80087d0:	d105      	bne.n	80087de <STRHAL_UART_Write_DMA+0xc6>
	{
		LL_DMA_ClearFlag_TC4(DMA1);
 80087d2:	4821      	ldr	r0, [pc, #132]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 80087d4:	f7ff fc08 	bl	8007fe8 <LL_DMA_ClearFlag_TC4>
		LL_DMA_ClearFlag_TE4(DMA1);
 80087d8:	481f      	ldr	r0, [pc, #124]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 80087da:	f7ff fc2d 	bl	8008038 <LL_DMA_ClearFlag_TE4>
	}

	_uart->state &= ~STRHAL_UART_STATE_TC;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80087e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TX;
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80087f6:	f043 0320 	orr.w	r3, r3, #32
 80087fa:	b2da      	uxtb	r2, r3
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	LL_DMA_SetMemoryAddress(DMA1, _uart->dma_tx_channel, (uint32_t) _uart->tx_buf.data);
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	3304      	adds	r3, #4
 800880c:	461a      	mov	r2, r3
 800880e:	4812      	ldr	r0, [pc, #72]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 8008810:	f7ff fb6a 	bl	8007ee8 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, _uart->dma_tx_channel, n);
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	4619      	mov	r1, r3
 800881e:	480e      	ldr	r0, [pc, #56]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 8008820:	f7ff fb24 	bl	8007e6c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1, _uart->dma_tx_channel);
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800882a:	4619      	mov	r1, r3
 800882c:	480a      	ldr	r0, [pc, #40]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 800882e:	f7ff fabb 	bl	8007da8 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(DMA1, _uart->dma_tx_channel));
 8008832:	bf00      	nop
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800883a:	4619      	mov	r1, r3
 800883c:	4806      	ldr	r0, [pc, #24]	; (8008858 <STRHAL_UART_Write_DMA+0x140>)
 800883e:	f7ff faf7 	bl	8007e30 <LL_DMA_IsEnabledChannel>
 8008842:	4603      	mov	r3, r0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0f5      	beq.n	8008834 <STRHAL_UART_Write_DMA+0x11c>

	return n;
 8008848:	687b      	ldr	r3, [r7, #4]
}
 800884a:	4618      	mov	r0, r3
 800884c:	3718      	adds	r7, #24
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	20000074 	.word	0x20000074
 8008858:	40020000 	.word	0x40020000

0800885c <STRHAL_UART_Write_Blocking>:

int32_t STRHAL_UART_Write_Blocking(STRHAL_UART_Id_t uart_id, const char *data, uint32_t n, uint16_t timeout)
{
 800885c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008860:	b08a      	sub	sp, #40	; 0x28
 8008862:	af00      	add	r7, sp, #0
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	607a      	str	r2, [r7, #4]
 8008868:	461a      	mov	r2, r3
 800886a:	4603      	mov	r3, r0
 800886c:	73fb      	strb	r3, [r7, #15]
 800886e:	4613      	mov	r3, r2
 8008870:	81bb      	strh	r3, [r7, #12]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 8008872:	7bfb      	ldrb	r3, [r7, #15]
 8008874:	2b02      	cmp	r3, #2
 8008876:	d902      	bls.n	800887e <STRHAL_UART_Write_Blocking+0x22>
		return -1;
 8008878:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800887c:	e0a1      	b.n	80089c2 <STRHAL_UART_Write_Blocking+0x166>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 800887e:	7bfb      	ldrb	r3, [r7, #15]
 8008880:	f44f 720e 	mov.w	r2, #568	; 0x238
 8008884:	fb02 f303 	mul.w	r3, r2, r3
 8008888:	4a50      	ldr	r2, [pc, #320]	; (80089cc <STRHAL_UART_Write_Blocking+0x170>)
 800888a:	4413      	add	r3, r2
 800888c:	61fb      	str	r3, [r7, #28]

	if (_uart->state & (STRHAL_UART_STATE_TX | STRHAL_UART_STATE_TE) || n > STRHAL_UART_BUF_SIZE)
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008894:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d103      	bne.n	80088a4 <STRHAL_UART_Write_Blocking+0x48>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088a2:	d901      	bls.n	80088a8 <STRHAL_UART_Write_Blocking+0x4c>
		return 0;
 80088a4:	2300      	movs	r3, #0
 80088a6:	e08c      	b.n	80089c2 <STRHAL_UART_Write_Blocking+0x166>

	uint32_t i;
	for (i = 0; i < n; ++i)
 80088a8:	2300      	movs	r3, #0
 80088aa:	627b      	str	r3, [r7, #36]	; 0x24
 80088ac:	e00c      	b.n	80088c8 <STRHAL_UART_Write_Blocking+0x6c>
		_uart->tx_buf.data[i] = data[i];
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b2:	4413      	add	r3, r2
 80088b4:	7819      	ldrb	r1, [r3, #0]
 80088b6:	69fa      	ldr	r2, [r7, #28]
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ba:	4413      	add	r3, r2
 80088bc:	3304      	adds	r3, #4
 80088be:	460a      	mov	r2, r1
 80088c0:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	3301      	adds	r3, #1
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
 80088c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d3ee      	bcc.n	80088ae <STRHAL_UART_Write_Blocking+0x52>

	_uart->tx_buf.n = n;
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	_uart->state &= ~STRHAL_UART_STATE_TC;
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80088de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088e2:	b2da      	uxtb	r2, r3
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TX;
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80088f0:	f043 0320 	orr.w	r3, r3, #32
 80088f4:	b2da      	uxtb	r2, r3
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	uint8_t *tx_data = (uint8_t*) _uart->tx_buf.data;
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	3304      	adds	r3, #4
 8008900:	623b      	str	r3, [r7, #32]

	uint64_t tx_starttime = STRHAL_Systick_GetTick();
 8008902:	f7fe fc7d 	bl	8007200 <STRHAL_Systick_GetTick>
 8008906:	e9c7 0104 	strd	r0, r1, [r7, #16]

	while (_uart->tx_buf.n > 0)
 800890a:	e028      	b.n	800895e <STRHAL_UART_Write_Blocking+0x102>
	{
		// wait until byte transmitted, or timeout
		while (!LL_USART_IsActiveFlag_TXE_TXFNF(_uart->uart))
		{
			if (STRHAL_Systick_GetTick() - tx_starttime > timeout)
 800890c:	f7fe fc78 	bl	8007200 <STRHAL_Systick_GetTick>
 8008910:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008914:	ebb0 0802 	subs.w	r8, r0, r2
 8008918:	eb61 0903 	sbc.w	r9, r1, r3
 800891c:	89ba      	ldrh	r2, [r7, #12]
 800891e:	f04f 0300 	mov.w	r3, #0
 8008922:	454b      	cmp	r3, r9
 8008924:	bf08      	it	eq
 8008926:	4542      	cmpeq	r2, r8
 8008928:	d202      	bcs.n	8008930 <STRHAL_UART_Write_Blocking+0xd4>
				return -1;
 800892a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800892e:	e048      	b.n	80089c2 <STRHAL_UART_Write_Blocking+0x166>
		while (!LL_USART_IsActiveFlag_TXE_TXFNF(_uart->uart))
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4618      	mov	r0, r3
 8008936:	f7ff fd09 	bl	800834c <LL_USART_IsActiveFlag_TXE_TXFNF>
 800893a:	4603      	mov	r3, r0
 800893c:	2b00      	cmp	r3, #0
 800893e:	d0e5      	beq.n	800890c <STRHAL_UART_Write_Blocking+0xb0>
		}
		_uart->uart->TDR = (uint8_t) (*tx_data & 0xFFU);
 8008940:	6a3b      	ldr	r3, [r7, #32]
 8008942:	781a      	ldrb	r2, [r3, #0]
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	629a      	str	r2, [r3, #40]	; 0x28
		tx_data++;
 800894a:	6a3b      	ldr	r3, [r7, #32]
 800894c:	3301      	adds	r3, #1
 800894e:	623b      	str	r3, [r7, #32]
		_uart->tx_buf.n--;
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008956:	1e5a      	subs	r2, r3, #1
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	while (_uart->tx_buf.n > 0)
 800895e:	69fb      	ldr	r3, [r7, #28]
 8008960:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1e3      	bne.n	8008930 <STRHAL_UART_Write_Blocking+0xd4>
	}

	// wait until transmission complete, or timeout
	while (!LL_USART_IsActiveFlag_TC(_uart->uart))
 8008968:	e010      	b.n	800898c <STRHAL_UART_Write_Blocking+0x130>
	{
		if (STRHAL_Systick_GetTick() - tx_starttime > timeout)
 800896a:	f7fe fc49 	bl	8007200 <STRHAL_Systick_GetTick>
 800896e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008972:	1a84      	subs	r4, r0, r2
 8008974:	eb61 0503 	sbc.w	r5, r1, r3
 8008978:	89ba      	ldrh	r2, [r7, #12]
 800897a:	f04f 0300 	mov.w	r3, #0
 800897e:	42ab      	cmp	r3, r5
 8008980:	bf08      	it	eq
 8008982:	42a2      	cmpeq	r2, r4
 8008984:	d202      	bcs.n	800898c <STRHAL_UART_Write_Blocking+0x130>
			return -1;
 8008986:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800898a:	e01a      	b.n	80089c2 <STRHAL_UART_Write_Blocking+0x166>
	while (!LL_USART_IsActiveFlag_TC(_uart->uart))
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4618      	mov	r0, r3
 8008992:	f7ff fcc8 	bl	8008326 <LL_USART_IsActiveFlag_TC>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d0e6      	beq.n	800896a <STRHAL_UART_Write_Blocking+0x10e>
	}

	_uart->state &= ~STRHAL_UART_STATE_TX;
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80089a2:	f023 0320 	bic.w	r3, r3, #32
 80089a6:	b2da      	uxtb	r2, r3
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TC;
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80089b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089b8:	b2da      	uxtb	r2, r3
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	return n;
 80089c0:	687b      	ldr	r3, [r7, #4]
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3728      	adds	r7, #40	; 0x28
 80089c6:	46bd      	mov	sp, r7
 80089c8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80089cc:	20000074 	.word	0x20000074

080089d0 <DMA1_Channel1_IRQHandler>:
{
	return _uarts[uart_id].state;
}

void DMA1_Channel1_IRQHandler(void)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
	STRHAL_UART_Handle_t *_uart = &_uarts[STRHAL_UART4];
 80089d6:	4b3f      	ldr	r3, [pc, #252]	; (8008ad4 <DMA1_Channel1_IRQHandler+0x104>)
 80089d8:	607b      	str	r3, [r7, #4]
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_1) && LL_DMA_IsActiveFlag_TC1(DMA1))
 80089da:	2100      	movs	r1, #0
 80089dc:	483e      	ldr	r0, [pc, #248]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 80089de:	f7ff fb7d 	bl	80080dc <LL_DMA_IsEnabledIT_TC>
 80089e2:	4603      	mov	r3, r0
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d037      	beq.n	8008a58 <DMA1_Channel1_IRQHandler+0x88>
 80089e8:	483b      	ldr	r0, [pc, #236]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 80089ea:	f7ff fa97 	bl	8007f1c <LL_DMA_IsActiveFlag_TC1>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d031      	beq.n	8008a58 <DMA1_Channel1_IRQHandler+0x88>
	{
		LL_DMA_ClearFlag_TC1(DMA1);
 80089f4:	4838      	ldr	r0, [pc, #224]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 80089f6:	f7ff fadd 	bl	8007fb4 <LL_DMA_ClearFlag_TC1>
		_uart->rx_buf.n += _uart->rx_buf.n_dma;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008a06:	441a      	add	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		_uart->rx_buf.n_dma = STRHAL_UART_BUF_SIZE;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a14:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (_uart->rx_buf.n > STRHAL_UART_BUF_SIZE)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a22:	d953      	bls.n	8008acc <DMA1_Channel1_IRQHandler+0xfc>
		{
			_uart->rx_buf.h += _uart->rx_buf.n % STRHAL_UART_BUF_SIZE;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	441a      	add	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			_uart->rx_buf.n = STRHAL_UART_BUF_SIZE;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a40:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

			_uart->state |= STRHAL_UART_STATE_RO;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008a4a:	f043 0308 	orr.w	r3, r3, #8
 8008a4e:	b2da      	uxtb	r2, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		if (_uart->rx_buf.n > STRHAL_UART_BUF_SIZE)
 8008a56:	e039      	b.n	8008acc <DMA1_Channel1_IRQHandler+0xfc>
		}
	}

	else if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_CHANNEL_1) && LL_DMA_IsActiveFlag_TE1(DMA1))
 8008a58:	2100      	movs	r1, #0
 8008a5a:	481f      	ldr	r0, [pc, #124]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 8008a5c:	f7ff fb5c 	bl	8008118 <LL_DMA_IsEnabledIT_TE>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d032      	beq.n	8008acc <DMA1_Channel1_IRQHandler+0xfc>
 8008a66:	481c      	ldr	r0, [pc, #112]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 8008a68:	f7ff fa7e 	bl	8007f68 <LL_DMA_IsActiveFlag_TE1>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d02c      	beq.n	8008acc <DMA1_Channel1_IRQHandler+0xfc>
	{
		LL_DMA_ClearFlag_TE1(DMA1);
 8008a72:	4819      	ldr	r0, [pc, #100]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 8008a74:	f7ff fac6 	bl	8008004 <LL_DMA_ClearFlag_TE1>
		_uart->rx_buf.n = STRHAL_UART_BUF_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_1);
 8008a78:	2100      	movs	r1, #0
 8008a7a:	4817      	ldr	r0, [pc, #92]	; (8008ad8 <DMA1_Channel1_IRQHandler+0x108>)
 8008a7c:	f7ff fa1c 	bl	8007eb8 <LL_DMA_GetDataLength>
 8008a80:	4603      	mov	r3, r0
 8008a82:	f5c3 7280 	rsb	r2, r3, #256	; 0x100
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

		_uart->state &= ~STRHAL_UART_STATE_RX;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008a92:	f023 0302 	bic.w	r3, r3, #2
 8008a96:	b2da      	uxtb	r2, r3
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state &= ~STRHAL_UART_STATE_RC;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008aa4:	f023 0304 	bic.w	r3, r3, #4
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_RE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008ab6:	f043 0310 	orr.w	r3, r3, #16
 8008aba:	b2da      	uxtb	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

		STRHAL_OofHandler(STRHAL_OOF_UART, "DMA FAIL");
 8008ac2:	4906      	ldr	r1, [pc, #24]	; (8008adc <DMA1_Channel1_IRQHandler+0x10c>)
 8008ac4:	2008      	movs	r0, #8
 8008ac6:	f7f8 fac3 	bl	8001050 <STRHAL_OofHandler>
	}
}
 8008aca:	e7ff      	b.n	8008acc <DMA1_Channel1_IRQHandler+0xfc>
 8008acc:	bf00      	nop
 8008ace:	3708      	adds	r7, #8
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	200004e4 	.word	0x200004e4
 8008ad8:	40020000 	.word	0x40020000
 8008adc:	08008ef8 	.word	0x08008ef8

08008ae0 <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
	STRHAL_UART_Handle_t *_uart = &_uarts[STRHAL_UART4];
 8008ae6:	4b2a      	ldr	r3, [pc, #168]	; (8008b90 <DMA1_Channel2_IRQHandler+0xb0>)
 8008ae8:	607b      	str	r3, [r7, #4]
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_2) && LL_DMA_IsActiveFlag_TC2(DMA1))
 8008aea:	2101      	movs	r1, #1
 8008aec:	4829      	ldr	r0, [pc, #164]	; (8008b94 <DMA1_Channel2_IRQHandler+0xb4>)
 8008aee:	f7ff faf5 	bl	80080dc <LL_DMA_IsEnabledIT_TC>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d01b      	beq.n	8008b30 <DMA1_Channel2_IRQHandler+0x50>
 8008af8:	4826      	ldr	r0, [pc, #152]	; (8008b94 <DMA1_Channel2_IRQHandler+0xb4>)
 8008afa:	f7ff fa22 	bl	8007f42 <LL_DMA_IsActiveFlag_TC2>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d015      	beq.n	8008b30 <DMA1_Channel2_IRQHandler+0x50>
	{
		LL_DMA_ClearFlag_TC2(DMA1);
 8008b04:	4823      	ldr	r0, [pc, #140]	; (8008b94 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b06:	f7ff fa62 	bl	8007fce <LL_DMA_ClearFlag_TC2>
		_uart->state &= ~STRHAL_UART_STATE_TX;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b10:	f023 0320 	bic.w	r3, r3, #32
 8008b14:	b2da      	uxtb	r2, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_TC;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		LL_DMA_ClearFlag_TE2(DMA1);
		_uart->state &= ~STRHAL_UART_STATE_TX;
		_uart->state &= ~STRHAL_UART_STATE_TC;
		_uart->state |= STRHAL_UART_STATE_TE;
	}
}
 8008b2e:	e02a      	b.n	8008b86 <DMA1_Channel2_IRQHandler+0xa6>
	else if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_CHANNEL_2) && LL_DMA_IsActiveFlag_TE2(DMA1))
 8008b30:	2101      	movs	r1, #1
 8008b32:	4818      	ldr	r0, [pc, #96]	; (8008b94 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b34:	f7ff faf0 	bl	8008118 <LL_DMA_IsEnabledIT_TE>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d023      	beq.n	8008b86 <DMA1_Channel2_IRQHandler+0xa6>
 8008b3e:	4815      	ldr	r0, [pc, #84]	; (8008b94 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b40:	f7ff fa25 	bl	8007f8e <LL_DMA_IsActiveFlag_TE2>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d01d      	beq.n	8008b86 <DMA1_Channel2_IRQHandler+0xa6>
		LL_DMA_ClearFlag_TE2(DMA1);
 8008b4a:	4812      	ldr	r0, [pc, #72]	; (8008b94 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b4c:	f7ff fa67 	bl	800801e <LL_DMA_ClearFlag_TE2>
		_uart->state &= ~STRHAL_UART_STATE_TX;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b56:	f023 0320 	bic.w	r3, r3, #32
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state &= ~STRHAL_UART_STATE_TC;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_TE;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b7a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
}
 8008b86:	bf00      	nop
 8008b88:	3708      	adds	r7, #8
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	200004e4 	.word	0x200004e4
 8008b94:	40020000 	.word	0x40020000

08008b98 <_ZdlPvj>:
 8008b98:	f000 b812 	b.w	8008bc0 <_ZdlPv>

08008b9c <__cxa_guard_acquire>:
 8008b9c:	6803      	ldr	r3, [r0, #0]
 8008b9e:	07db      	lsls	r3, r3, #31
 8008ba0:	d406      	bmi.n	8008bb0 <__cxa_guard_acquire+0x14>
 8008ba2:	7843      	ldrb	r3, [r0, #1]
 8008ba4:	b103      	cbz	r3, 8008ba8 <__cxa_guard_acquire+0xc>
 8008ba6:	deff      	udf	#255	; 0xff
 8008ba8:	2301      	movs	r3, #1
 8008baa:	7043      	strb	r3, [r0, #1]
 8008bac:	4618      	mov	r0, r3
 8008bae:	4770      	bx	lr
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	4770      	bx	lr

08008bb4 <__cxa_guard_release>:
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	6003      	str	r3, [r0, #0]
 8008bb8:	4770      	bx	lr

08008bba <__cxa_pure_virtual>:
 8008bba:	b508      	push	{r3, lr}
 8008bbc:	f000 f80e 	bl	8008bdc <_ZSt9terminatev>

08008bc0 <_ZdlPv>:
 8008bc0:	f000 b842 	b.w	8008c48 <free>

08008bc4 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8008bc4:	b508      	push	{r3, lr}
 8008bc6:	4780      	blx	r0
 8008bc8:	f000 f80d 	bl	8008be6 <abort>

08008bcc <_ZSt13get_terminatev>:
 8008bcc:	4b02      	ldr	r3, [pc, #8]	; (8008bd8 <_ZSt13get_terminatev+0xc>)
 8008bce:	6818      	ldr	r0, [r3, #0]
 8008bd0:	f3bf 8f5b 	dmb	ish
 8008bd4:	4770      	bx	lr
 8008bd6:	bf00      	nop
 8008bd8:	2000071c 	.word	0x2000071c

08008bdc <_ZSt9terminatev>:
 8008bdc:	b508      	push	{r3, lr}
 8008bde:	f7ff fff5 	bl	8008bcc <_ZSt13get_terminatev>
 8008be2:	f7ff ffef 	bl	8008bc4 <_ZN10__cxxabiv111__terminateEPFvvE>

08008be6 <abort>:
 8008be6:	b508      	push	{r3, lr}
 8008be8:	2006      	movs	r0, #6
 8008bea:	f000 f8c3 	bl	8008d74 <raise>
 8008bee:	2001      	movs	r0, #1
 8008bf0:	f7f8 fa90 	bl	8001114 <_exit>

08008bf4 <__errno>:
 8008bf4:	4b01      	ldr	r3, [pc, #4]	; (8008bfc <__errno+0x8>)
 8008bf6:	6818      	ldr	r0, [r3, #0]
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	20000720 	.word	0x20000720

08008c00 <__libc_init_array>:
 8008c00:	b570      	push	{r4, r5, r6, lr}
 8008c02:	4d0d      	ldr	r5, [pc, #52]	; (8008c38 <__libc_init_array+0x38>)
 8008c04:	4c0d      	ldr	r4, [pc, #52]	; (8008c3c <__libc_init_array+0x3c>)
 8008c06:	1b64      	subs	r4, r4, r5
 8008c08:	10a4      	asrs	r4, r4, #2
 8008c0a:	2600      	movs	r6, #0
 8008c0c:	42a6      	cmp	r6, r4
 8008c0e:	d109      	bne.n	8008c24 <__libc_init_array+0x24>
 8008c10:	4d0b      	ldr	r5, [pc, #44]	; (8008c40 <__libc_init_array+0x40>)
 8008c12:	4c0c      	ldr	r4, [pc, #48]	; (8008c44 <__libc_init_array+0x44>)
 8008c14:	f000 f8d8 	bl	8008dc8 <_init>
 8008c18:	1b64      	subs	r4, r4, r5
 8008c1a:	10a4      	asrs	r4, r4, #2
 8008c1c:	2600      	movs	r6, #0
 8008c1e:	42a6      	cmp	r6, r4
 8008c20:	d105      	bne.n	8008c2e <__libc_init_array+0x2e>
 8008c22:	bd70      	pop	{r4, r5, r6, pc}
 8008c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c28:	4798      	blx	r3
 8008c2a:	3601      	adds	r6, #1
 8008c2c:	e7ee      	b.n	8008c0c <__libc_init_array+0xc>
 8008c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c32:	4798      	blx	r3
 8008c34:	3601      	adds	r6, #1
 8008c36:	e7f2      	b.n	8008c1e <__libc_init_array+0x1e>
 8008c38:	0800a080 	.word	0x0800a080
 8008c3c:	0800a080 	.word	0x0800a080
 8008c40:	0800a080 	.word	0x0800a080
 8008c44:	0800a084 	.word	0x0800a084

08008c48 <free>:
 8008c48:	4b02      	ldr	r3, [pc, #8]	; (8008c54 <free+0xc>)
 8008c4a:	4601      	mov	r1, r0
 8008c4c:	6818      	ldr	r0, [r3, #0]
 8008c4e:	f000 b819 	b.w	8008c84 <_free_r>
 8008c52:	bf00      	nop
 8008c54:	20000720 	.word	0x20000720

08008c58 <memcpy>:
 8008c58:	440a      	add	r2, r1
 8008c5a:	4291      	cmp	r1, r2
 8008c5c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008c60:	d100      	bne.n	8008c64 <memcpy+0xc>
 8008c62:	4770      	bx	lr
 8008c64:	b510      	push	{r4, lr}
 8008c66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c6e:	4291      	cmp	r1, r2
 8008c70:	d1f9      	bne.n	8008c66 <memcpy+0xe>
 8008c72:	bd10      	pop	{r4, pc}

08008c74 <memset>:
 8008c74:	4402      	add	r2, r0
 8008c76:	4603      	mov	r3, r0
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d100      	bne.n	8008c7e <memset+0xa>
 8008c7c:	4770      	bx	lr
 8008c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8008c82:	e7f9      	b.n	8008c78 <memset+0x4>

08008c84 <_free_r>:
 8008c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c86:	2900      	cmp	r1, #0
 8008c88:	d048      	beq.n	8008d1c <_free_r+0x98>
 8008c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c8e:	9001      	str	r0, [sp, #4]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f1a1 0404 	sub.w	r4, r1, #4
 8008c96:	bfb8      	it	lt
 8008c98:	18e4      	addlt	r4, r4, r3
 8008c9a:	f000 f887 	bl	8008dac <__malloc_lock>
 8008c9e:	4a20      	ldr	r2, [pc, #128]	; (8008d20 <_free_r+0x9c>)
 8008ca0:	9801      	ldr	r0, [sp, #4]
 8008ca2:	6813      	ldr	r3, [r2, #0]
 8008ca4:	4615      	mov	r5, r2
 8008ca6:	b933      	cbnz	r3, 8008cb6 <_free_r+0x32>
 8008ca8:	6063      	str	r3, [r4, #4]
 8008caa:	6014      	str	r4, [r2, #0]
 8008cac:	b003      	add	sp, #12
 8008cae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cb2:	f000 b881 	b.w	8008db8 <__malloc_unlock>
 8008cb6:	42a3      	cmp	r3, r4
 8008cb8:	d90b      	bls.n	8008cd2 <_free_r+0x4e>
 8008cba:	6821      	ldr	r1, [r4, #0]
 8008cbc:	1862      	adds	r2, r4, r1
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	bf04      	itt	eq
 8008cc2:	681a      	ldreq	r2, [r3, #0]
 8008cc4:	685b      	ldreq	r3, [r3, #4]
 8008cc6:	6063      	str	r3, [r4, #4]
 8008cc8:	bf04      	itt	eq
 8008cca:	1852      	addeq	r2, r2, r1
 8008ccc:	6022      	streq	r2, [r4, #0]
 8008cce:	602c      	str	r4, [r5, #0]
 8008cd0:	e7ec      	b.n	8008cac <_free_r+0x28>
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	b10b      	cbz	r3, 8008cdc <_free_r+0x58>
 8008cd8:	42a3      	cmp	r3, r4
 8008cda:	d9fa      	bls.n	8008cd2 <_free_r+0x4e>
 8008cdc:	6811      	ldr	r1, [r2, #0]
 8008cde:	1855      	adds	r5, r2, r1
 8008ce0:	42a5      	cmp	r5, r4
 8008ce2:	d10b      	bne.n	8008cfc <_free_r+0x78>
 8008ce4:	6824      	ldr	r4, [r4, #0]
 8008ce6:	4421      	add	r1, r4
 8008ce8:	1854      	adds	r4, r2, r1
 8008cea:	42a3      	cmp	r3, r4
 8008cec:	6011      	str	r1, [r2, #0]
 8008cee:	d1dd      	bne.n	8008cac <_free_r+0x28>
 8008cf0:	681c      	ldr	r4, [r3, #0]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	6053      	str	r3, [r2, #4]
 8008cf6:	4421      	add	r1, r4
 8008cf8:	6011      	str	r1, [r2, #0]
 8008cfa:	e7d7      	b.n	8008cac <_free_r+0x28>
 8008cfc:	d902      	bls.n	8008d04 <_free_r+0x80>
 8008cfe:	230c      	movs	r3, #12
 8008d00:	6003      	str	r3, [r0, #0]
 8008d02:	e7d3      	b.n	8008cac <_free_r+0x28>
 8008d04:	6825      	ldr	r5, [r4, #0]
 8008d06:	1961      	adds	r1, r4, r5
 8008d08:	428b      	cmp	r3, r1
 8008d0a:	bf04      	itt	eq
 8008d0c:	6819      	ldreq	r1, [r3, #0]
 8008d0e:	685b      	ldreq	r3, [r3, #4]
 8008d10:	6063      	str	r3, [r4, #4]
 8008d12:	bf04      	itt	eq
 8008d14:	1949      	addeq	r1, r1, r5
 8008d16:	6021      	streq	r1, [r4, #0]
 8008d18:	6054      	str	r4, [r2, #4]
 8008d1a:	e7c7      	b.n	8008cac <_free_r+0x28>
 8008d1c:	b003      	add	sp, #12
 8008d1e:	bd30      	pop	{r4, r5, pc}
 8008d20:	20000b60 	.word	0x20000b60

08008d24 <_raise_r>:
 8008d24:	291f      	cmp	r1, #31
 8008d26:	b538      	push	{r3, r4, r5, lr}
 8008d28:	4604      	mov	r4, r0
 8008d2a:	460d      	mov	r5, r1
 8008d2c:	d904      	bls.n	8008d38 <_raise_r+0x14>
 8008d2e:	2316      	movs	r3, #22
 8008d30:	6003      	str	r3, [r0, #0]
 8008d32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d36:	bd38      	pop	{r3, r4, r5, pc}
 8008d38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008d3a:	b112      	cbz	r2, 8008d42 <_raise_r+0x1e>
 8008d3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d40:	b94b      	cbnz	r3, 8008d56 <_raise_r+0x32>
 8008d42:	4620      	mov	r0, r4
 8008d44:	f000 f830 	bl	8008da8 <_getpid_r>
 8008d48:	462a      	mov	r2, r5
 8008d4a:	4601      	mov	r1, r0
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d52:	f000 b817 	b.w	8008d84 <_kill_r>
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d00a      	beq.n	8008d70 <_raise_r+0x4c>
 8008d5a:	1c59      	adds	r1, r3, #1
 8008d5c:	d103      	bne.n	8008d66 <_raise_r+0x42>
 8008d5e:	2316      	movs	r3, #22
 8008d60:	6003      	str	r3, [r0, #0]
 8008d62:	2001      	movs	r0, #1
 8008d64:	e7e7      	b.n	8008d36 <_raise_r+0x12>
 8008d66:	2400      	movs	r4, #0
 8008d68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	4798      	blx	r3
 8008d70:	2000      	movs	r0, #0
 8008d72:	e7e0      	b.n	8008d36 <_raise_r+0x12>

08008d74 <raise>:
 8008d74:	4b02      	ldr	r3, [pc, #8]	; (8008d80 <raise+0xc>)
 8008d76:	4601      	mov	r1, r0
 8008d78:	6818      	ldr	r0, [r3, #0]
 8008d7a:	f7ff bfd3 	b.w	8008d24 <_raise_r>
 8008d7e:	bf00      	nop
 8008d80:	20000720 	.word	0x20000720

08008d84 <_kill_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d07      	ldr	r5, [pc, #28]	; (8008da4 <_kill_r+0x20>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	4611      	mov	r1, r2
 8008d90:	602b      	str	r3, [r5, #0]
 8008d92:	f7f8 f9af 	bl	80010f4 <_kill>
 8008d96:	1c43      	adds	r3, r0, #1
 8008d98:	d102      	bne.n	8008da0 <_kill_r+0x1c>
 8008d9a:	682b      	ldr	r3, [r5, #0]
 8008d9c:	b103      	cbz	r3, 8008da0 <_kill_r+0x1c>
 8008d9e:	6023      	str	r3, [r4, #0]
 8008da0:	bd38      	pop	{r3, r4, r5, pc}
 8008da2:	bf00      	nop
 8008da4:	20000b64 	.word	0x20000b64

08008da8 <_getpid_r>:
 8008da8:	f7f8 b99c 	b.w	80010e4 <_getpid>

08008dac <__malloc_lock>:
 8008dac:	4801      	ldr	r0, [pc, #4]	; (8008db4 <__malloc_lock+0x8>)
 8008dae:	f000 b809 	b.w	8008dc4 <__retarget_lock_acquire_recursive>
 8008db2:	bf00      	nop
 8008db4:	20000b6c 	.word	0x20000b6c

08008db8 <__malloc_unlock>:
 8008db8:	4801      	ldr	r0, [pc, #4]	; (8008dc0 <__malloc_unlock+0x8>)
 8008dba:	f000 b804 	b.w	8008dc6 <__retarget_lock_release_recursive>
 8008dbe:	bf00      	nop
 8008dc0:	20000b6c 	.word	0x20000b6c

08008dc4 <__retarget_lock_acquire_recursive>:
 8008dc4:	4770      	bx	lr

08008dc6 <__retarget_lock_release_recursive>:
 8008dc6:	4770      	bx	lr

08008dc8 <_init>:
 8008dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dca:	bf00      	nop
 8008dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dce:	bc08      	pop	{r3}
 8008dd0:	469e      	mov	lr, r3
 8008dd2:	4770      	bx	lr

08008dd4 <_fini>:
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd6:	bf00      	nop
 8008dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dda:	bc08      	pop	{r3}
 8008ddc:	469e      	mov	lr, r3
 8008dde:	4770      	bx	lr
