# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name tile2_V_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_62 \
    op interface \
    ports { tile2_V_62_address1 { O 5 vector } tile2_V_62_ce1 { O 1 bit } tile2_V_62_we1 { O 1 bit } tile2_V_62_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name tile2_V_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_61 \
    op interface \
    ports { tile2_V_61_address1 { O 5 vector } tile2_V_61_ce1 { O 1 bit } tile2_V_61_we1 { O 1 bit } tile2_V_61_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 549 \
    name tile2_V_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_60 \
    op interface \
    ports { tile2_V_60_address1 { O 5 vector } tile2_V_60_ce1 { O 1 bit } tile2_V_60_we1 { O 1 bit } tile2_V_60_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 550 \
    name tile2_V_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_59 \
    op interface \
    ports { tile2_V_59_address1 { O 5 vector } tile2_V_59_ce1 { O 1 bit } tile2_V_59_we1 { O 1 bit } tile2_V_59_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 551 \
    name tile2_V_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_58 \
    op interface \
    ports { tile2_V_58_address1 { O 5 vector } tile2_V_58_ce1 { O 1 bit } tile2_V_58_we1 { O 1 bit } tile2_V_58_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 552 \
    name tile2_V_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_57 \
    op interface \
    ports { tile2_V_57_address1 { O 5 vector } tile2_V_57_ce1 { O 1 bit } tile2_V_57_we1 { O 1 bit } tile2_V_57_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 553 \
    name tile2_V_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_56 \
    op interface \
    ports { tile2_V_56_address1 { O 5 vector } tile2_V_56_ce1 { O 1 bit } tile2_V_56_we1 { O 1 bit } tile2_V_56_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 554 \
    name tile2_V_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_55 \
    op interface \
    ports { tile2_V_55_address1 { O 5 vector } tile2_V_55_ce1 { O 1 bit } tile2_V_55_we1 { O 1 bit } tile2_V_55_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 555 \
    name tile2_V_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_54 \
    op interface \
    ports { tile2_V_54_address1 { O 5 vector } tile2_V_54_ce1 { O 1 bit } tile2_V_54_we1 { O 1 bit } tile2_V_54_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 556 \
    name tile2_V_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_53 \
    op interface \
    ports { tile2_V_53_address1 { O 5 vector } tile2_V_53_ce1 { O 1 bit } tile2_V_53_we1 { O 1 bit } tile2_V_53_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 557 \
    name tile2_V_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_52 \
    op interface \
    ports { tile2_V_52_address1 { O 5 vector } tile2_V_52_ce1 { O 1 bit } tile2_V_52_we1 { O 1 bit } tile2_V_52_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 558 \
    name tile2_V_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_51 \
    op interface \
    ports { tile2_V_51_address1 { O 5 vector } tile2_V_51_ce1 { O 1 bit } tile2_V_51_we1 { O 1 bit } tile2_V_51_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 559 \
    name tile2_V_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_50 \
    op interface \
    ports { tile2_V_50_address1 { O 5 vector } tile2_V_50_ce1 { O 1 bit } tile2_V_50_we1 { O 1 bit } tile2_V_50_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 560 \
    name tile2_V_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_49 \
    op interface \
    ports { tile2_V_49_address1 { O 5 vector } tile2_V_49_ce1 { O 1 bit } tile2_V_49_we1 { O 1 bit } tile2_V_49_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 561 \
    name tile2_V_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_48 \
    op interface \
    ports { tile2_V_48_address1 { O 5 vector } tile2_V_48_ce1 { O 1 bit } tile2_V_48_we1 { O 1 bit } tile2_V_48_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 562 \
    name tile2_V_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_47 \
    op interface \
    ports { tile2_V_47_address1 { O 5 vector } tile2_V_47_ce1 { O 1 bit } tile2_V_47_we1 { O 1 bit } tile2_V_47_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 563 \
    name tile2_V_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_46 \
    op interface \
    ports { tile2_V_46_address1 { O 5 vector } tile2_V_46_ce1 { O 1 bit } tile2_V_46_we1 { O 1 bit } tile2_V_46_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 564 \
    name tile2_V_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_45 \
    op interface \
    ports { tile2_V_45_address1 { O 5 vector } tile2_V_45_ce1 { O 1 bit } tile2_V_45_we1 { O 1 bit } tile2_V_45_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 565 \
    name tile2_V_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_44 \
    op interface \
    ports { tile2_V_44_address1 { O 5 vector } tile2_V_44_ce1 { O 1 bit } tile2_V_44_we1 { O 1 bit } tile2_V_44_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 566 \
    name tile2_V_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_43 \
    op interface \
    ports { tile2_V_43_address1 { O 5 vector } tile2_V_43_ce1 { O 1 bit } tile2_V_43_we1 { O 1 bit } tile2_V_43_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 567 \
    name tile2_V_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_42 \
    op interface \
    ports { tile2_V_42_address1 { O 5 vector } tile2_V_42_ce1 { O 1 bit } tile2_V_42_we1 { O 1 bit } tile2_V_42_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 568 \
    name tile2_V_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_41 \
    op interface \
    ports { tile2_V_41_address1 { O 5 vector } tile2_V_41_ce1 { O 1 bit } tile2_V_41_we1 { O 1 bit } tile2_V_41_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 569 \
    name tile2_V_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_40 \
    op interface \
    ports { tile2_V_40_address1 { O 5 vector } tile2_V_40_ce1 { O 1 bit } tile2_V_40_we1 { O 1 bit } tile2_V_40_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 570 \
    name tile2_V_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_39 \
    op interface \
    ports { tile2_V_39_address1 { O 5 vector } tile2_V_39_ce1 { O 1 bit } tile2_V_39_we1 { O 1 bit } tile2_V_39_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 571 \
    name tile2_V_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_38 \
    op interface \
    ports { tile2_V_38_address1 { O 5 vector } tile2_V_38_ce1 { O 1 bit } tile2_V_38_we1 { O 1 bit } tile2_V_38_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 572 \
    name tile2_V_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_37 \
    op interface \
    ports { tile2_V_37_address1 { O 5 vector } tile2_V_37_ce1 { O 1 bit } tile2_V_37_we1 { O 1 bit } tile2_V_37_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 573 \
    name tile2_V_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_36 \
    op interface \
    ports { tile2_V_36_address1 { O 5 vector } tile2_V_36_ce1 { O 1 bit } tile2_V_36_we1 { O 1 bit } tile2_V_36_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 574 \
    name tile2_V_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_35 \
    op interface \
    ports { tile2_V_35_address1 { O 5 vector } tile2_V_35_ce1 { O 1 bit } tile2_V_35_we1 { O 1 bit } tile2_V_35_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 575 \
    name tile2_V_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_34 \
    op interface \
    ports { tile2_V_34_address1 { O 5 vector } tile2_V_34_ce1 { O 1 bit } tile2_V_34_we1 { O 1 bit } tile2_V_34_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 576 \
    name tile2_V_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_33 \
    op interface \
    ports { tile2_V_33_address1 { O 5 vector } tile2_V_33_ce1 { O 1 bit } tile2_V_33_we1 { O 1 bit } tile2_V_33_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 577 \
    name tile2_V_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V_32 \
    op interface \
    ports { tile2_V_32_address1 { O 5 vector } tile2_V_32_ce1 { O 1 bit } tile2_V_32_we1 { O 1 bit } tile2_V_32_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 578 \
    name tile2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile2_V \
    op interface \
    ports { tile2_V_address1 { O 5 vector } tile2_V_ce1 { O 1 bit } tile2_V_we1 { O 1 bit } tile2_V_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 579 \
    name xt \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt \
    op interface \
    ports { xt_address0 { O 5 vector } xt_ce0 { O 1 bit } xt_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 580 \
    name xt_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_32 \
    op interface \
    ports { xt_32_address0 { O 5 vector } xt_32_ce0 { O 1 bit } xt_32_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 581 \
    name xt_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_33 \
    op interface \
    ports { xt_33_address0 { O 5 vector } xt_33_ce0 { O 1 bit } xt_33_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 582 \
    name xt_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_34 \
    op interface \
    ports { xt_34_address0 { O 5 vector } xt_34_ce0 { O 1 bit } xt_34_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 583 \
    name xt_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_35 \
    op interface \
    ports { xt_35_address0 { O 5 vector } xt_35_ce0 { O 1 bit } xt_35_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 584 \
    name xt_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_36 \
    op interface \
    ports { xt_36_address0 { O 5 vector } xt_36_ce0 { O 1 bit } xt_36_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 585 \
    name xt_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_37 \
    op interface \
    ports { xt_37_address0 { O 5 vector } xt_37_ce0 { O 1 bit } xt_37_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 586 \
    name xt_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_38 \
    op interface \
    ports { xt_38_address0 { O 5 vector } xt_38_ce0 { O 1 bit } xt_38_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 587 \
    name xt_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_39 \
    op interface \
    ports { xt_39_address0 { O 5 vector } xt_39_ce0 { O 1 bit } xt_39_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 588 \
    name xt_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_40 \
    op interface \
    ports { xt_40_address0 { O 5 vector } xt_40_ce0 { O 1 bit } xt_40_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 589 \
    name xt_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_41 \
    op interface \
    ports { xt_41_address0 { O 5 vector } xt_41_ce0 { O 1 bit } xt_41_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 590 \
    name xt_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_42 \
    op interface \
    ports { xt_42_address0 { O 5 vector } xt_42_ce0 { O 1 bit } xt_42_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 591 \
    name xt_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_43 \
    op interface \
    ports { xt_43_address0 { O 5 vector } xt_43_ce0 { O 1 bit } xt_43_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 592 \
    name xt_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_44 \
    op interface \
    ports { xt_44_address0 { O 5 vector } xt_44_ce0 { O 1 bit } xt_44_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 593 \
    name xt_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_45 \
    op interface \
    ports { xt_45_address0 { O 5 vector } xt_45_ce0 { O 1 bit } xt_45_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 594 \
    name xt_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_46 \
    op interface \
    ports { xt_46_address0 { O 5 vector } xt_46_ce0 { O 1 bit } xt_46_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 595 \
    name xt_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_47 \
    op interface \
    ports { xt_47_address0 { O 5 vector } xt_47_ce0 { O 1 bit } xt_47_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 596 \
    name xt_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_48 \
    op interface \
    ports { xt_48_address0 { O 5 vector } xt_48_ce0 { O 1 bit } xt_48_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 597 \
    name xt_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_49 \
    op interface \
    ports { xt_49_address0 { O 5 vector } xt_49_ce0 { O 1 bit } xt_49_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 598 \
    name xt_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_50 \
    op interface \
    ports { xt_50_address0 { O 5 vector } xt_50_ce0 { O 1 bit } xt_50_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 599 \
    name xt_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_51 \
    op interface \
    ports { xt_51_address0 { O 5 vector } xt_51_ce0 { O 1 bit } xt_51_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 600 \
    name xt_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_52 \
    op interface \
    ports { xt_52_address0 { O 5 vector } xt_52_ce0 { O 1 bit } xt_52_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 601 \
    name xt_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_53 \
    op interface \
    ports { xt_53_address0 { O 5 vector } xt_53_ce0 { O 1 bit } xt_53_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 602 \
    name xt_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_54 \
    op interface \
    ports { xt_54_address0 { O 5 vector } xt_54_ce0 { O 1 bit } xt_54_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 603 \
    name xt_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_55 \
    op interface \
    ports { xt_55_address0 { O 5 vector } xt_55_ce0 { O 1 bit } xt_55_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 604 \
    name xt_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_56 \
    op interface \
    ports { xt_56_address0 { O 5 vector } xt_56_ce0 { O 1 bit } xt_56_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 605 \
    name xt_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_57 \
    op interface \
    ports { xt_57_address0 { O 5 vector } xt_57_ce0 { O 1 bit } xt_57_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 606 \
    name xt_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_58 \
    op interface \
    ports { xt_58_address0 { O 5 vector } xt_58_ce0 { O 1 bit } xt_58_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 607 \
    name xt_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_59 \
    op interface \
    ports { xt_59_address0 { O 5 vector } xt_59_ce0 { O 1 bit } xt_59_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 608 \
    name xt_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_60 \
    op interface \
    ports { xt_60_address0 { O 5 vector } xt_60_ce0 { O 1 bit } xt_60_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 609 \
    name xt_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_61 \
    op interface \
    ports { xt_61_address0 { O 5 vector } xt_61_ce0 { O 1 bit } xt_61_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 610 \
    name xt_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename xt_62 \
    op interface \
    ports { xt_62_address0 { O 5 vector } xt_62_ce0 { O 1 bit } xt_62_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xt_62'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name mean \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mean \
    op interface \
    ports { mean { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name inv_std \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inv_std \
    op interface \
    ports { inv_std { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


