

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Wed Jun 16 13:43:01 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- WHILE   |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    209|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      66|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      66|    269|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |count_V_fu_100_p2  |     +    |      0|  0|   6|           6|           1|
    |tmp_5_i_fu_106_p2  |     +    |      0|  0|  49|          49|           2|
    |tmp_6_i_fu_112_p2  |    and   |      0|  0|  67|          49|          49|
    |tmp_1_fu_118_p2    |   icmp   |      0|  0|   3|           6|           6|
    |tmp_i_fu_94_p2     |   icmp   |      0|  0|  17|          49|           1|
    |r_V_fu_88_p2       |    xor   |      0|  0|  67|          49|          49|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 209|         208|         108|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          4|    1|          4|
    |distance_V_reg_58           |   6|          2|    6|         12|
    |min_distances_0_V_address0  |   4|          3|    4|         12|
    |n_V_buf_i_reg_71            |  49|          2|   49|         98|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  60|         11|   60|        126|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |distance_V_reg_58               |   6|   0|    6|          0|
    |min_distances_0_V_addr_reg_147  |   4|   0|    4|          0|
    |n_V_buf_i_reg_71                |  49|   0|   49|          0|
    |tmp_4_cast_reg_124              |   4|   0|   64|         60|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  66|   0|  126|         60|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | digitrec_update_knn | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | digitrec_update_knn | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | digitrec_update_knn | return value |
|ap_done                     | out |    1| ap_ctrl_hs | digitrec_update_knn | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | digitrec_update_knn | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | digitrec_update_knn | return value |
|test_inst_V                 |  in |   49|   ap_none  |     test_inst_V     |    scalar    |
|train_inst_V                |  in |   48|   ap_none  |     train_inst_V    |    scalar    |
|min_distances_0_V_address0  | out |    4|  ap_memory |  min_distances_0_V  |     array    |
|min_distances_0_V_ce0       | out |    1|  ap_memory |  min_distances_0_V  |     array    |
|min_distances_0_V_we0       | out |    1|  ap_memory |  min_distances_0_V  |     array    |
|min_distances_0_V_d0        | out |    6|  ap_memory |  min_distances_0_V  |     array    |
|min_distances_0_V_q0        |  in |    6|  ap_memory |  min_distances_0_V  |     array    |
|tmp_4                       |  in |    4|   ap_none  |        tmp_4        |    scalar    |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
	2  / (!tmp_i)
3 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: tmp_4_read [1/1] 0.00ns
:0  %tmp_4_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_4)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_4_cast [1/1] 0.00ns
:3  %tmp_4_cast = zext i4 %tmp_4_read to i64

ST_1: train_inst_V_cast [1/1] 0.00ns
:4  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V [1/1] 1.37ns
:5  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_10 [1/1] 1.57ns
:6  br label %1


 <State 2>: 4.41ns
ST_2: distance_V [1/1] 0.00ns
:0  %distance_V = phi i6 [ 0, %0 ], [ %count_V, %2 ]

ST_2: n_V_buf_i [1/1] 0.00ns
:1  %n_V_buf_i = phi i49 [ %r_V, %0 ], [ %tmp_6_i, %2 ]

ST_2: tmp_i [1/1] 2.62ns
:2  %tmp_i = icmp eq i49 %n_V_buf_i, 0

ST_2: count_V [1/1] 1.72ns
:3  %count_V = add i6 %distance_V, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %tmp_i, label %bitcount.exit, label %2

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

ST_2: tmp_5_i [1/1] 3.04ns
:1  %tmp_5_i = add i49 %n_V_buf_i, -1

ST_2: tmp_6_i [1/1] 1.37ns
:2  %tmp_6_i = and i49 %tmp_5_i, %n_V_buf_i

ST_2: stg_19 [1/1] 0.00ns
:3  br label %1

ST_2: min_distances_0_V_addr [1/1] 0.00ns
bitcount.exit:0  %min_distances_0_V_addr = getelementptr [10 x i6]* %min_distances_0_V, i64 0, i64 %tmp_4_cast

ST_2: min_distances_0_V_load [2/2] 2.39ns
bitcount.exit:1  %min_distances_0_V_load = load i6* %min_distances_0_V_addr, align 1


 <State 3>: 4.33ns
ST_3: min_distances_0_V_load [1/2] 2.39ns
bitcount.exit:1  %min_distances_0_V_load = load i6* %min_distances_0_V_addr, align 1

ST_3: tmp_1 [1/1] 1.94ns
bitcount.exit:2  %tmp_1 = icmp ult i6 %distance_V, %min_distances_0_V_load

ST_3: stg_24 [1/1] 0.00ns
bitcount.exit:3  br i1 %tmp_1, label %3, label %._crit_edge54

ST_3: stg_25 [1/1] 2.39ns
:0  store i6 %distance_V, i6* %min_distances_0_V_addr, align 1

ST_3: stg_26 [1/1] 0.00ns
:1  br label %._crit_edge54

ST_3: stg_27 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_4_read             (read         ) [ 0000]
train_inst_V_read      (read         ) [ 0000]
test_inst_V_read       (read         ) [ 0000]
tmp_4_cast             (zext         ) [ 0010]
train_inst_V_cast      (zext         ) [ 0000]
r_V                    (xor          ) [ 0110]
stg_10                 (br           ) [ 0110]
distance_V             (phi          ) [ 0011]
n_V_buf_i              (phi          ) [ 0010]
tmp_i                  (icmp         ) [ 0010]
count_V                (add          ) [ 0110]
stg_15                 (br           ) [ 0000]
stg_16                 (specloopname ) [ 0000]
tmp_5_i                (add          ) [ 0000]
tmp_6_i                (and          ) [ 0110]
stg_19                 (br           ) [ 0110]
min_distances_0_V_addr (getelementptr) [ 0001]
min_distances_0_V_load (load         ) [ 0000]
tmp_1                  (icmp         ) [ 0001]
stg_24                 (br           ) [ 0000]
stg_25                 (store        ) [ 0000]
stg_26                 (br           ) [ 0000]
stg_27                 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="tmp_4_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="4" slack="0"/>
<pin id="30" dir="0" index="1" bw="4" slack="0"/>
<pin id="31" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="train_inst_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="48" slack="0"/>
<pin id="36" dir="0" index="1" bw="48" slack="0"/>
<pin id="37" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="test_inst_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="49" slack="0"/>
<pin id="42" dir="0" index="1" bw="49" slack="0"/>
<pin id="43" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="min_distances_0_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="1"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_0_V_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="6" slack="1"/>
<pin id="56" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_distances_0_V_load/2 stg_25/3 "/>
</bind>
</comp>

<comp id="58" class="1005" name="distance_V_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="1"/>
<pin id="60" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="distance_V (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="distance_V_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="distance_V/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="n_V_buf_i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="49" slack="2147483647"/>
<pin id="73" dir="1" index="1" bw="49" slack="2147483647"/>
</pin_list>
<bind>
<opset="n_V_buf_i (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="n_V_buf_i_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="49" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="49" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V_buf_i/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_4_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="train_inst_V_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="48" slack="0"/>
<pin id="86" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="49" slack="0"/>
<pin id="90" dir="0" index="1" bw="49" slack="0"/>
<pin id="91" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="49" slack="0"/>
<pin id="96" dir="0" index="1" bw="49" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="count_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_V/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_5_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="49" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_6_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="49" slack="0"/>
<pin id="114" dir="0" index="1" bw="49" slack="0"/>
<pin id="115" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_4_cast_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="129" class="1005" name="r_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="49" slack="1"/>
<pin id="131" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="137" class="1005" name="count_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="count_V "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_6_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="49" slack="0"/>
<pin id="144" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="147" class="1005" name="min_distances_0_V_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_0_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="69"><net_src comp="58" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="63" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="83"><net_src comp="28" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="40" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="74" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="63" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="74" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="74" pin="4"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="58" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="53" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="80" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="132"><net_src comp="88" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="140"><net_src comp="100" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="145"><net_src comp="112" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="150"><net_src comp="46" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_0_V | {3 }
 - Input state : 
	Port: digitrec_update_knn : test_inst_V | {1 }
	Port: digitrec_update_knn : train_inst_V | {1 }
	Port: digitrec_update_knn : min_distances_0_V | {2 3 }
	Port: digitrec_update_knn : tmp_4 | {1 }
  - Chain level:
	State 1
		r_V : 1
	State 2
		tmp_i : 1
		count_V : 1
		stg_15 : 2
		tmp_5_i : 1
		tmp_6_i : 2
		min_distances_0_V_load : 1
	State 3
		tmp_1 : 1
		stg_24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    xor   |           r_V_fu_88          |    0    |    67   |
|----------|------------------------------|---------|---------|
|    and   |        tmp_6_i_fu_112        |    0    |    67   |
|----------|------------------------------|---------|---------|
|    add   |        count_V_fu_100        |    0    |    6    |
|          |        tmp_5_i_fu_106        |    0    |    49   |
|----------|------------------------------|---------|---------|
|   icmp   |          tmp_i_fu_94         |    0    |    17   |
|          |         tmp_1_fu_118         |    0    |    3    |
|----------|------------------------------|---------|---------|
|          |     tmp_4_read_read_fu_28    |    0    |    0    |
|   read   | train_inst_V_read_read_fu_34 |    0    |    0    |
|          |  test_inst_V_read_read_fu_40 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       tmp_4_cast_fu_80       |    0    |    0    |
|          |    train_inst_V_cast_fu_84   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   209   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        count_V_reg_137       |    6   |
|       distance_V_reg_58      |    6   |
|min_distances_0_V_addr_reg_147|    4   |
|       n_V_buf_i_reg_71       |   49   |
|          r_V_reg_129         |   49   |
|      tmp_4_cast_reg_124      |   64   |
|        tmp_6_i_reg_142       |   49   |
+------------------------------+--------+
|             Total            |   227  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_53 |  p0  |   2  |   4  |    8   ||    4    |
| distance_V_reg_58 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  3.142  ||    10   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   209  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   10   |
|  Register |    -   |   227  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   227  |   219  |
+-----------+--------+--------+--------+
