# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Web Edition
# Date created = 13:28:13  November 18, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		final_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY Cyclone
set_global_assignment -name DEVICE EP1C6Q240C8
set_global_assignment -name TOP_LEVEL_ENTITY final
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:28:13  NOVEMBER 18, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name VERILOG_FILE final.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name CYCLONE_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_location_assignment PIN_28 -to clk
set_location_assignment PIN_61 -to lcd_db[7]
set_location_assignment PIN_62 -to lcd_db[6]
set_location_assignment PIN_63 -to lcd_db[5]
set_location_assignment PIN_64 -to lcd_db[4]
set_location_assignment PIN_65 -to lcd_db[3]
set_location_assignment PIN_66 -to lcd_db[2]
set_location_assignment PIN_67 -to lcd_db[1]
set_location_assignment PIN_68 -to lcd_db[0]
set_location_assignment PIN_60 -to led_col[0]
set_location_assignment PIN_59 -to led_col[1]
set_location_assignment PIN_58 -to led_col[2]
set_location_assignment PIN_57 -to led_col[3]
set_location_assignment PIN_56 -to led_col[4]
set_location_assignment PIN_55 -to led_col[5]
set_location_assignment PIN_54 -to led_col[6]
set_location_assignment PIN_53 -to led_col[7]
set_location_assignment PIN_50 -to led_col[8]
set_location_assignment PIN_49 -to led_col[9]
set_location_assignment PIN_48 -to led_col[10]
set_location_assignment PIN_47 -to led_col[11]
set_location_assignment PIN_46 -to led_col[12]
set_location_assignment PIN_45 -to led_col[13]
set_location_assignment PIN_44 -to led_col[14]
set_location_assignment PIN_43 -to led_col[15]
set_location_assignment PIN_23 -to led_row[0]
set_location_assignment PIN_21 -to led_row[1]
set_location_assignment PIN_20 -to led_row[2]
set_location_assignment PIN_19 -to led_row[3]
set_location_assignment PIN_18 -to led_row[4]
set_location_assignment PIN_17 -to led_row[5]
set_location_assignment PIN_16 -to led_row[6]
set_location_assignment PIN_15 -to led_row[7]
set_location_assignment PIN_14 -to led_row[8]
set_location_assignment PIN_13 -to led_row[9]
set_location_assignment PIN_12 -to led_row[10]
set_location_assignment PIN_11 -to led_row[11]
set_location_assignment PIN_8 -to led_row[12]
set_location_assignment PIN_7 -to led_row[13]
set_location_assignment PIN_6 -to led_row[14]
set_location_assignment PIN_5 -to led_row[15]
set_location_assignment PIN_73 -to lcd_en
set_location_assignment PIN_74 -to lcd_rs
set_location_assignment PIN_75 -to lcd_rst
set_location_assignment PIN_76 -to lcd_rw
set_location_assignment PIN_226 -to rst
set_global_assignment -name MISC_FILE "c:/altera/90/quartus/final/final.dpf"
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT 300
set_global_assignment -name MISC_FILE "C:/Documents and Settings/Administrator/Desktop/final/final.dpf"
set_location_assignment PIN_225 -to up
set_location_assignment PIN_224 -to down
set_location_assignment PIN_223 -to left
set_location_assignment PIN_222 -to right