Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 21 19:34:51 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4dpath_timing_summary_routed.rpt -pb lab4dpath_timing_summary_routed.pb -rpx lab4dpath_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4dpath
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (30)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (30)
-------------------------------------
 There are 30 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.628        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          5.628        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.628ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[9]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.372ns  (logic 7.568ns (52.662%)  route 6.803ns (47.338%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=2 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.545    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.669    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.070 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.070    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.404 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.459     3.863    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.746 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[2]
                         net (fo=1, routed)           0.797     5.543    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[6]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.302     5.845 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.845    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.272 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__1/O[1]
                         net (fo=2, routed)           0.946     7.218    t1[17]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.335     7.553 r  y_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.708     8.261    y_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331     8.592 r  y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.592    y_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.968 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    y_OBUF[5]_inst_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.283 r  y_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           2.298    11.580    y_OBUF[9]
    K15                  OBUF (Prop_obuf_I_O)         2.791    14.372 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.372    y[9]
    K15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.263ns  (logic 7.473ns (52.398%)  route 6.789ns (47.602%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=2 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.545    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.669    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.070 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.070    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.404 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.459     3.863    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.746 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[2]
                         net (fo=1, routed)           0.797     5.543    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[6]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.302     5.845 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.845    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.272 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__1/O[1]
                         net (fo=2, routed)           0.946     7.218    t1[17]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.335     7.553 r  y_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.708     8.261    y_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331     8.592 r  y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.592    y_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.968 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    y_OBUF[5]_inst_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.207 r  y_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           2.284    11.490    y_OBUF[8]
    L15                  OBUF (Prop_obuf_I_O)         2.772    14.263 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.263    y[8]
    L15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.209ns  (logic 7.564ns (53.235%)  route 6.645ns (46.765%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=2 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.545    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.669    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.070 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.070    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.404 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.459     3.863    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.746 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[2]
                         net (fo=1, routed)           0.797     5.543    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[6]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.302     5.845 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.845    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.272 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__1/O[1]
                         net (fo=2, routed)           0.946     7.218    t1[17]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.335     7.553 r  y_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.708     8.261    y_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331     8.592 r  y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.592    y_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.968 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    y_OBUF[5]_inst_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.291 r  y_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           2.139    11.430    y_OBUF[7]
    M15                  OBUF (Prop_obuf_I_O)         2.779    14.209 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.209    y[7]
    M15                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.093ns  (logic 7.461ns (52.943%)  route 6.632ns (47.057%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=2 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.545    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.669    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.070 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.070    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.404 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.459     3.863    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.746 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[2]
                         net (fo=1, routed)           0.797     5.543    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[6]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.302     5.845 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.845    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.272 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__1/O[1]
                         net (fo=2, routed)           0.946     7.218    t1[17]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.335     7.553 r  y_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.708     8.261    y_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.331     8.592 r  y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.592    y_OBUF[5]_inst_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.968 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    y_OBUF[5]_inst_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.187 r  y_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           2.126    11.313    y_OBUF[6]
    M16                  OBUF (Prop_obuf_I_O)         2.780    14.093 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.093    y[6]
    M16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        13.864ns  (logic 7.017ns (50.615%)  route 6.847ns (49.385%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.595     2.544    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.668 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.668    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.916 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/O[2]
                         net (fo=1, routed)           0.431     3.346    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.000 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.878     4.878    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.306     5.184 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.184    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.827 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[3]
                         net (fo=2, routed)           0.949     6.777    t1[15]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     7.108 r  y_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.857     7.964    y_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.328     8.292 r  y_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.292    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.935 r  y_OBUF[5]_inst_i_1/O[3]
                         net (fo=1, routed)           2.137    11.073    y_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         2.791    13.864 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.864    y[5]
    M17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        13.809ns  (logic 6.954ns (50.360%)  route 6.855ns (49.640%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.595     2.544    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.668 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.668    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.916 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/O[2]
                         net (fo=1, routed)           0.431     3.346    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.000 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.878     4.878    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.306     5.184 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.184    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.827 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[3]
                         net (fo=2, routed)           0.949     6.777    t1[15]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.331     7.108 r  y_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.857     7.964    y_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.328     8.292 r  y_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.292    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.870 r  y_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           2.145    11.016    y_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         2.793    13.809 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.809    y[4]
    M14                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        13.548ns  (logic 6.770ns (49.968%)  route 6.778ns (50.032%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.595     2.544    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.668 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.668    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.916 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/O[2]
                         net (fo=1, routed)           0.431     3.346    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.000 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.878     4.878    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.306     5.184 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.184    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.762 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[2]
                         net (fo=2, routed)           1.150     6.913    t1[14]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.327     7.240 r  y_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.607     7.846    y_OBUF[5]_inst_i_5_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.355     8.201 r  y_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.201    y_OBUF[5]_inst_i_9_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.628 r  y_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           2.118    10.746    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         2.802    13.548 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.548    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        13.350ns  (logic 6.557ns (49.114%)  route 6.793ns (50.886%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.595     2.544    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.668 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.668    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.916 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/O[2]
                         net (fo=1, routed)           0.431     3.346    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.000 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.878     4.878    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.306     5.184 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.184    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.414 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[1]
                         net (fo=2, routed)           1.084     6.499    t1[13]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.335     6.834 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.708     7.542    y_OBUF[1]_inst_i_2_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.331     7.873 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.873    y_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.249 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    y_OBUF[1]_inst_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.468 r  y_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           2.098    10.565    y_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         2.785    13.350 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.350    y[2]
    N16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 x1[0]
                            (input port)
  Destination:            y[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        13.036ns  (logic 6.229ns (47.781%)  route 6.807ns (52.219%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  x1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.595     2.544    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.668 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.668    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[2].ppsub.stageN.lut_sig
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.916 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/O[2]
                         net (fo=1, routed)           0.431     3.346    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.000 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.878     4.878    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.306     5.184 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.184    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.414 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[1]
                         net (fo=2, routed)           1.084     6.499    t1[13]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.335     6.834 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.708     7.542    y_OBUF[1]_inst_i_2_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.331     7.873 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.873    y_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.128 r  y_OBUF[1]_inst_i_1/O[3]
                         net (fo=1, routed)           2.112    10.239    y_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.797    13.036 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.036    y[1]
    N17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 x2[0]
                            (input port)
  Destination:            y[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.489ns  (logic 6.639ns (53.161%)  route 5.850ns (46.839%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  x2[0] (IN)
                         net (fo=0)                   0.000     0.000    x2[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  x2_IBUF[0]_inst/O
                         net (fo=3, routed)           1.210     2.169    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374     2.543 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.510     3.053    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[2]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725     3.778 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[1]
                         net (fo=1, routed)           0.556     4.334    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.303     4.637 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1/O
                         net (fo=1, routed)           0.000     4.637    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.885 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry/O[3]
                         net (fo=2, routed)           0.598     5.483    t2[11]
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.332     5.815 r  y_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.857     6.672    y_OBUF[1]_inst_i_4_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.328     7.000 r  y_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.000    y_OBUF[1]_inst_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.578 r  y_OBUF[1]_inst_i_1/O[2]
                         net (fo=1, routed)           2.119     9.697    y_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         2.792    12.489 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.489    y[0]
    N18                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  7.511    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             0 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.391ns  (logic 2.012ns (59.349%)  route 1.378ns (40.651%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.409     0.584    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.708 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.118     0.827    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.107     0.934 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.934    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_3_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.999 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[1]
                         net (fo=1, routed)           0.186     1.185    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.107     1.292 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.292    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.355 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[3]
                         net (fo=2, routed)           0.145     1.499    t2[15]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.110     1.609 r  y_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.609    y_OBUF[5]_inst_i_9_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.679 r  y_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           0.521     2.200    y_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.191     3.391 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.391    y[2]
    N16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.431ns  (logic 2.057ns (59.962%)  route 1.374ns (40.038%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.409     0.584    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.741 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.140     0.881    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[6]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.108     0.989 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.989    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.055 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[2]
                         net (fo=1, routed)           0.129     1.184    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[6]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.108     1.292 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.292    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.362 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__1/O[0]
                         net (fo=2, routed)           0.152     1.513    t2[16]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.107     1.620 r  y_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.620    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.686 r  y_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           0.545     2.231    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.199     3.431 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.431    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.467ns  (logic 2.064ns (59.536%)  route 1.403ns (40.464%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  x2[1] (IN)
                         net (fo=0)                   0.000     0.000    x2[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  x2_IBUF[1]_inst/O
                         net (fo=3, routed)           0.445     0.625    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.734 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.114     0.847    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[3]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.233     1.080 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.130     1.210    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.110     1.320 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.320    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.385 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[1]
                         net (fo=2, routed)           0.166     1.551    t2[13]
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.107     1.658 r  y_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.658    y_OBUF[1]_inst_i_6_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.723 r  y_OBUF[1]_inst_i_1/O[2]
                         net (fo=1, routed)           0.549     2.272    y_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.195     3.467 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.467    y[0]
    N18                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.506ns  (logic 2.102ns (59.941%)  route 1.405ns (40.059%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  x2[1] (IN)
                         net (fo=0)                   0.000     0.000    x2[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  x2_IBUF[1]_inst/O
                         net (fo=3, routed)           0.445     0.625    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.734 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.114     0.847    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[3]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.233     1.080 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry/O[3]
                         net (fo=1, routed)           0.130     1.210    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[3]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.110     1.320 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.320    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.385 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[1]
                         net (fo=2, routed)           0.166     1.551    t2[13]
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.107     1.658 r  y_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.658    y_OBUF[1]_inst_i_6_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.759 r  y_OBUF[1]_inst_i_1/O[3]
                         net (fo=1, routed)           0.551     2.310    y_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.197     3.506 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.506    y[1]
    N17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 2.093ns (59.626%)  route 1.417ns (40.374%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.409     0.584    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.708 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.118     0.827    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.107     0.934 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.934    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_3_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.999 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[1]
                         net (fo=1, routed)           0.186     1.185    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.107     1.292 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.292    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.355 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[3]
                         net (fo=2, routed)           0.145     1.499    t2[15]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.110     1.609 r  y_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.609    y_OBUF[5]_inst_i_9_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.754 r  y_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           0.559     2.314    y_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         1.196     3.510 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.510    y[4]
    M14                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.512ns  (logic 2.108ns (60.024%)  route 1.404ns (39.976%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.409     0.584    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.708 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.118     0.827    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.107     0.934 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.934    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0_i_3_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.999 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__0/O[1]
                         net (fo=1, routed)           0.186     1.185    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.107     1.292 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.292    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.355 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__0/O[3]
                         net (fo=2, routed)           0.145     1.499    t2[15]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.110     1.609 r  y_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.609    y_OBUF[5]_inst_i_9_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.774 r  y_OBUF[5]_inst_i_1/O[3]
                         net (fo=1, routed)           0.546     2.321    y_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         1.191     3.512 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.512    y[5]
    M17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[6]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.515ns  (logic 2.054ns (58.441%)  route 1.461ns (41.559%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  x2[6] (IN)
                         net (fo=0)                   0.000     0.000    x2[6]
    U15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  x2_IBUF[6]_inst/O
                         net (fo=3, routed)           0.401     0.596    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[8]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.753 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.140     0.893    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[10]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.108     1.001 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.001    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1_i_3_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.067 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1/O[2]
                         net (fo=3, routed)           0.154     1.220    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[10]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.108     1.328 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_5/O
                         net (fo=1, routed)           0.000     1.328    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.398 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__2/O[0]
                         net (fo=2, routed)           0.227     1.625    t2[20]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.107     1.732 r  y_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.732    y_OBUF[9]_inst_i_7_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.798 r  y_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           0.540     2.338    y_OBUF[7]
    M15                  OBUF (Prop_obuf_I_O)         1.177     3.515 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.515    y[7]
    M15                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[6]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.527ns  (logic 2.027ns (57.475%)  route 1.500ns (42.525%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  x2[6] (IN)
                         net (fo=0)                   0.000     0.000    x2[6]
    U15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  x2_IBUF[6]_inst/O
                         net (fo=3, routed)           0.401     0.596    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[8]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.720 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.118     0.839    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[9]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.107     0.946 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.946    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1_i_4_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.011 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1/O[1]
                         net (fo=1, routed)           0.184     1.195    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.107     1.302 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.302    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_1__1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.365 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__1/O[3]
                         net (fo=2, routed)           0.255     1.619    t2[19]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.110     1.729 r  y_OBUF[9]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.729    y_OBUF[9]_inst_i_8_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.799 r  y_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           0.542     2.341    y_OBUF[6]
    M16                  OBUF (Prop_obuf_I_O)         1.186     3.527 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.527    y[6]
    M16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x3[5]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.553ns  (logic 2.056ns (57.856%)  route 1.497ns (42.144%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  x3[5] (IN)
                         net (fo=0)                   0.000     0.000    x3[5]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  x3_IBUF[5]_inst/O
                         net (fo=3, routed)           0.370     0.551    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/A[7]
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.664 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.664    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.729 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.176     0.905    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[10]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.174     1.079 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1/O[2]
                         net (fo=3, routed)           0.121     1.201    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[10]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.108     1.309 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__2/O
                         net (fo=1, routed)           0.000     1.309    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.375 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__2/O[1]
                         net (fo=2, routed)           0.221     1.595    t3[21]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.108     1.703 r  y_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.703    y_OBUF[9]_inst_i_6_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.768 r  y_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           0.609     2.377    y_OBUF[8]
    L15                  OBUF (Prop_obuf_I_O)         1.176     3.553 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.553    y[8]
    L15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x3[5]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 2.070ns (58.197%)  route 1.487ns (41.803%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  x3[5] (IN)
                         net (fo=0)                   0.000     0.000    x3[5]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  x3_IBUF[5]_inst/O
                         net (fo=3, routed)           0.370     0.551    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/A[7]
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.664 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.664    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.729 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.176     0.905    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[10]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.174     1.079 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__127_carry__1/O[2]
                         net (fo=3, routed)           0.121     1.201    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[10]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.108     1.309 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__2/O
                         net (fo=1, routed)           0.000     1.309    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry_i_4__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.375 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__167_carry__2/O[1]
                         net (fo=2, routed)           0.212     1.586    t3[21]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.108     1.694 r  y_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.694    y_OBUF[9]_inst_i_5_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.758 r  y_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           0.608     2.366    y_OBUF[9]
    K15                  OBUF (Prop_obuf_I_O)         1.191     3.557 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.557    y[9]
    K15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------





