

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling7dd73ac28c5b68d46cbd80df75605162  /home/pars/Documents/sim_8/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_8/spmv_base
self exe links to: /home/pars/Documents/sim_8/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_8/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_8/spmv_base "
self exe links to: /home/pars/Documents/sim_8/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x56028dbf0df6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-LiveJournal1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 4847571 |E| 68475391
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (18936 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc9508278c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc95082780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc95082778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc95082770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc95082768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc95082760..

GPGPU-Sim PTX: cudaLaunch for 0x0x56028dbf0df6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 19101415
gpu_sim_insn = 707110679
gpu_ipc =      37.0188
gpu_tot_sim_cycle = 19101415
gpu_tot_sim_insn = 707110679
gpu_tot_ipc =      37.0188
gpu_tot_issued_cta = 18936
gpu_occupancy = 56.6679% 
gpu_tot_occupancy = 56.6679% 
max_total_param_size = 0
gpu_stall_dramfull = 6751247
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2552
partiton_level_parallism_total  =       7.2552
partiton_level_parallism_util =       7.5896
partiton_level_parallism_util_total  =       7.5896
L2_BW  =     316.9065 GB/Sec
L2_BW_total  =     316.9065 GB/Sec
gpu_total_sim_rate=5643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6341926, Miss = 4424175, Miss_rate = 0.698, Pending_hits = 62880, Reservation_fails = 4651340
	L1D_cache_core[1]: Access = 6512277, Miss = 4574886, Miss_rate = 0.703, Pending_hits = 64410, Reservation_fails = 4588440
	L1D_cache_core[2]: Access = 6709493, Miss = 4820153, Miss_rate = 0.718, Pending_hits = 64165, Reservation_fails = 4932916
	L1D_cache_core[3]: Access = 5910009, Miss = 4100933, Miss_rate = 0.694, Pending_hits = 58734, Reservation_fails = 3945392
	L1D_cache_core[4]: Access = 5958266, Miss = 4045897, Miss_rate = 0.679, Pending_hits = 59466, Reservation_fails = 4128395
	L1D_cache_core[5]: Access = 6737596, Miss = 4810541, Miss_rate = 0.714, Pending_hits = 65830, Reservation_fails = 4881477
	L1D_cache_core[6]: Access = 6968233, Miss = 5083160, Miss_rate = 0.729, Pending_hits = 67950, Reservation_fails = 5697520
	L1D_cache_core[7]: Access = 6684329, Miss = 4754177, Miss_rate = 0.711, Pending_hits = 66607, Reservation_fails = 4719376
	L1D_cache_core[8]: Access = 6865532, Miss = 4836584, Miss_rate = 0.704, Pending_hits = 66569, Reservation_fails = 4616927
	L1D_cache_core[9]: Access = 6036929, Miss = 4055402, Miss_rate = 0.672, Pending_hits = 63406, Reservation_fails = 3998539
	L1D_cache_core[10]: Access = 6426123, Miss = 4461300, Miss_rate = 0.694, Pending_hits = 64394, Reservation_fails = 4219586
	L1D_cache_core[11]: Access = 6152313, Miss = 4251938, Miss_rate = 0.691, Pending_hits = 62713, Reservation_fails = 4293579
	L1D_cache_core[12]: Access = 7005332, Miss = 5100312, Miss_rate = 0.728, Pending_hits = 66201, Reservation_fails = 4861961
	L1D_cache_core[13]: Access = 6509629, Miss = 4558491, Miss_rate = 0.700, Pending_hits = 64747, Reservation_fails = 4680552
	L1D_cache_core[14]: Access = 5991445, Miss = 4056124, Miss_rate = 0.677, Pending_hits = 61328, Reservation_fails = 3632004
	L1D_cache_core[15]: Access = 6590306, Miss = 4668794, Miss_rate = 0.708, Pending_hits = 65901, Reservation_fails = 4900356
	L1D_cache_core[16]: Access = 6795070, Miss = 4890738, Miss_rate = 0.720, Pending_hits = 66182, Reservation_fails = 4713968
	L1D_cache_core[17]: Access = 6738222, Miss = 4838989, Miss_rate = 0.718, Pending_hits = 63931, Reservation_fails = 4927646
	L1D_cache_core[18]: Access = 6456982, Miss = 4603718, Miss_rate = 0.713, Pending_hits = 62798, Reservation_fails = 4894317
	L1D_cache_core[19]: Access = 6153435, Miss = 4215079, Miss_rate = 0.685, Pending_hits = 60246, Reservation_fails = 3959450
	L1D_cache_core[20]: Access = 6727221, Miss = 4757334, Miss_rate = 0.707, Pending_hits = 65325, Reservation_fails = 4430528
	L1D_cache_core[21]: Access = 7047059, Miss = 5113687, Miss_rate = 0.726, Pending_hits = 68625, Reservation_fails = 5168803
	L1D_cache_core[22]: Access = 6646846, Miss = 4648209, Miss_rate = 0.699, Pending_hits = 64982, Reservation_fails = 4175236
	L1D_cache_core[23]: Access = 6696861, Miss = 4683731, Miss_rate = 0.699, Pending_hits = 63459, Reservation_fails = 4102905
	L1D_cache_core[24]: Access = 6609895, Miss = 4615870, Miss_rate = 0.698, Pending_hits = 64982, Reservation_fails = 4753234
	L1D_cache_core[25]: Access = 6594576, Miss = 4602137, Miss_rate = 0.698, Pending_hits = 61352, Reservation_fails = 4834773
	L1D_cache_core[26]: Access = 6834008, Miss = 4952758, Miss_rate = 0.725, Pending_hits = 65309, Reservation_fails = 4884623
	L1D_cache_core[27]: Access = 6780832, Miss = 4924259, Miss_rate = 0.726, Pending_hits = 65515, Reservation_fails = 5005704
	L1D_cache_core[28]: Access = 6528130, Miss = 4598899, Miss_rate = 0.704, Pending_hits = 64746, Reservation_fails = 4405616
	L1D_cache_core[29]: Access = 6418313, Miss = 4497954, Miss_rate = 0.701, Pending_hits = 62616, Reservation_fails = 4423496
	L1D_total_cache_accesses = 196427188
	L1D_total_cache_misses = 138546229
	L1D_total_cache_miss_rate = 0.7053
	L1D_total_cache_pending_hits = 1925369
	L1D_total_cache_reservation_fails = 137428659
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.244
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55917519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1925369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115749675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 137425403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22228678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1925369
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 141969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 425907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195821241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605947

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 482455
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 58650390
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 78292558
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3256
ctas_completed 18936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
90115, 91940, 115865, 94932, 84359, 81131, 80187, 76587, 81140, 94695, 88551, 79379, 72287, 78811, 84830, 105380, 93648, 83557, 81617, 90516, 86462, 88810, 85744, 83104, 64429, 68432, 66915, 61483, 64268, 75479, 81449, 121712, 
gpgpu_n_tot_thrd_icount = 2637285504
gpgpu_n_tot_w_icount = 82415172
gpgpu_n_stall_shd_mem = 94791114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 137978353
gpgpu_n_mem_write_global = 605947
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 219968886
gpgpu_n_store_insn = 4847571
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29085696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 88070654
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6720460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29381400	W0_Idle:32618351	W0_Scoreboard:2118624349	W1:23382457	W2:9576981	W3:5854647	W4:4305569	W5:3426258	W6:2860888	W7:2482347	W8:2134236	W9:1868853	W10:1673098	W11:1509327	W12:1395641	W13:1305264	W14:1224834	W15:1151133	W16:1059839	W17:974347	W18:901258	W19:848422	W20:810420	W21:800434	W22:834031	W23:877327	W24:913897	W25:921195	W26:885106	W27:820688	W28:731156	W29:652151	W30:603064	W31:588638	W32:5041666
single_issue_nums: WS0:20437955	WS1:20525874	WS2:20730794	WS3:20720549	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1103826824 {8:137978353,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24237880 {40:605947,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224166824 {40:137978353,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4847576 {8:605947,}
maxmflatency = 9971 
max_icnt2mem_latency = 7847 
maxmrqlatency = 6046 
max_icnt2sh_latency = 446 
averagemflatency = 420 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 11 
mrq_lat_table:16467825 	498348 	1021343 	2173710 	4316197 	6009767 	7683583 	8397648 	5941589 	1270528 	137275 	59607 	2923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46680557 	68841651 	17886108 	3364573 	1479823 	325258 	6330 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	108926010 	20622862 	4616218 	1243754 	1636187 	1080073 	364147 	95049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	63937070 	29516358 	20839554 	12884785 	7270160 	3282270 	803736 	50367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	17505 	537 	407 	647 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        52        56        44        62        55        61        64        64        30        31        39        32        33        36 
dram[1]:        64        64        56        30        29        64        29        45        64        64        29        27        30        30        37        31 
dram[2]:        64        64        58        54        64        64        41        41        64        64        29        31        25        34        30        38 
dram[3]:        40        64        58        48        64        40        57        41        64        64        33        33        27        28        29        30 
dram[4]:        63        64        52        56        44        61        48        64        63        64        38        40        28        31        29        28 
dram[5]:        64        64        52        33        48        64        30        44        64        64        34        28        26        25        38        27 
dram[6]:        64        64        50        54        64        64        41        47        64        64        31        32        32        30        27        28 
dram[7]:        32        64        51        52        64        38        41        40        64        64        33        27        36        31        42        33 
dram[8]:        64        64        46        56        44        63        43        62        58        64        29        34        33        31        26        28 
dram[9]:        64        64        52        42        47        64        38        60        64        64        30        32        43        44        28        38 
dram[10]:        64        64        56        64        64        64        48        55        64        64        32        32        27        56        26        30 
dram[11]:        40        64        56        52        64        36        56        59        64        64        38        37        31        26        40        32 
maximum service time to same row:
dram[0]:     48995     33933     94331    123967     59848    201984     97502    123864     69515    131356    174262     97743    209418     80091     90741     99690 
dram[1]:     57147     56518     60347     60209     42586     65852     77299    119901    102701     75299      9606     62257     77763     72054     75155     34779 
dram[2]:     51322     48262    100807    160162    135759    137597     50828     64033    154468     39430    123610     91751     78646    137796     78251     67048 
dram[3]:    106442     66749    147193    102911    146713     67891     51984    110333     79519     77173     34227    137214    154505     87472     97455     44512 
dram[4]:     50486     63093     60822     75205     62055    204438    121042     56516     90560     53549    126597     85633     68674     89353     31350     56724 
dram[5]:     51767     94949     75465     50527    124527    138453     63217     59833     76759    112607    108158     28040     55283    104422     89191    109621 
dram[6]:    114118     74114     97559    145767     93787    139841    106158     28081     28053    171966     65664    141802     54820     40230     54008     74367 
dram[7]:     67075     49501    118226    148697    107486    150320    164145     47277     89221     49460     74421    147695     63468     53002     72317    116501 
dram[8]:    104900     75088    148027    180119     92572    101736     95105     43888     44922     50463    122990    107757     78607     74493     40190     30477 
dram[9]:     98489     56998     46695     82704     91685    147872     38442     96109     89950     89311    102401    108897    162530     54714     39182     46333 
dram[10]:     81907    106453    119874    152872    114206    140260    174847     22467     94714     69348     55777     66215     67080    139980     53218     88053 
dram[11]:    124113     63548     95580    173778    181346     86616     95066     63996    150204     76436    155021    167000     98372     58754     55097     53143 
average row accesses per activate:
dram[0]:  1.219940  1.216847  1.220609  1.213827  1.219757  1.219104  1.217051  1.214232  1.222060  1.215349  1.221862  1.216232  1.221807  1.219586  1.219906  1.218292 
dram[1]:  1.213363  1.216700  1.212022  1.209209  1.217026  1.217402  1.209036  1.213165  1.213712  1.211964  1.213053  1.217510  1.217144  1.214312  1.215143  1.214814 
dram[2]:  1.214577  1.211873  1.211815  1.211242  1.213971  1.217741  1.214632  1.216399  1.213840  1.216308  1.216647  1.215778  1.215942  1.216843  1.211910  1.218270 
dram[3]:  1.219698  1.215567  1.220001  1.220241  1.218833  1.221490  1.220145  1.218275  1.218580  1.218371  1.217074  1.217610  1.221034  1.222929  1.221104  1.216316 
dram[4]:  1.218923  1.211541  1.217939  1.215571  1.223244  1.223809  1.222056  1.221301  1.219922  1.219121  1.217427  1.215268  1.228819  1.219322  1.228366  1.220599 
dram[5]:  1.209961  1.215005  1.213458  1.214747  1.218210  1.214960  1.216571  1.216555  1.217247  1.214437  1.212753  1.213825  1.217293  1.215382  1.215001  1.210627 
dram[6]:  1.211452  1.212124  1.215181  1.214863  1.214343  1.219295  1.216371  1.216637  1.215110  1.213291  1.210065  1.217138  1.210318  1.218629  1.210941  1.216418 
dram[7]:  1.209859  1.206759  1.211644  1.211415  1.214779  1.212452  1.215673  1.212907  1.214662  1.211351  1.210055  1.212970  1.211448  1.210783  1.207447  1.213813 
dram[8]:  1.208413  1.210626  1.211959  1.212027  1.212149  1.210997  1.216731  1.214260  1.214352  1.213031  1.218589  1.211369  1.213740  1.217626  1.213642  1.212753 
dram[9]:  1.212622  1.213193  1.212027  1.216408  1.216560  1.215888  1.214541  1.217287  1.215362  1.213001  1.214214  1.216728  1.220161  1.216567  1.215369  1.214363 
dram[10]:  1.215287  1.220479  1.214277  1.216384  1.214074  1.222348  1.214148  1.218262  1.216019  1.216715  1.219739  1.218052  1.213649  1.217384  1.216809  1.220613 
dram[11]:  1.211694  1.216064  1.212584  1.215422  1.218618  1.220796  1.215044  1.215762  1.214066  1.212339  1.212092  1.215036  1.216925  1.220161  1.218145  1.218120 
average row locality = 53980343/44399135 = 1.215797
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    282824    281366    285798    281540    284788    281547    276779    273693    283989    279208    277165    274892    288820    283390    284427    282480 
dram[1]:    282230    280692    280525    282772    281633    281764    272052    273008    281472    277810    273560    275195    283071    276720    285259    286354 
dram[2]:    281850    282086    280620    277713    278978    278891    270153    277095    280528    281319    277608    279149    281234    283339    283499    284949 
dram[3]:    279305    279296    283042    280196    282725    283712    280801    278709    282002    282253    277731    276825    286431    286703    288647    290256 
dram[4]:    282192    279463    283081    277583    286824    282010    282762    281071    283582    283539    277974    273034    290638    281608    292412    288551 
dram[5]:    281274    281512    277076    278859    282964    279557    276088    274369    282204    280177    274471    273884    285304    280708    284906    280957 
dram[6]:    282429    282628    276955    279175    276669    284375    278164    277316    280418    282608    271685    275034    277072    285107    279560    285074 
dram[7]:    280155    276410    277962    275117    280639    280444    278653    275812    281297    278155    277566    272594    282365    279202    279213    283559 
dram[8]:    275690    276143    279513    280691    279907    277772    279305    277619    283673    279238    278955    273424    280988    280322    283672    282322 
dram[9]:    280937    279180    277311    281975    280464    276346    276447    277153    283319    280619    275763    274519    285895    282291    284829    283124 
dram[10]:    279334    284170    281119    279786    273530    283918    275527    280180    280874    284290    276500    274324    278689    282843    283636    286834 
dram[11]:    280030    282579    278730    282922    281944    282039    275427    275629    281966    278168    275666    274669    279394    283828    287081    286594 
total dram reads = 53830140
bank skew: 292412/270153 = 1.08
chip skew: 4526324/4459143 = 1.02
number of total write accesses:
dram[0]:      3112      3108      3136      3136      3136      3136      3136      3132      3136      3136      3132      3136      3120      3128      3104      3116 
dram[1]:      3104      3108      3136      3136      3136      3136      3136      3136      3136      3132      3136      3136      3136      3132      3128      3108 
dram[2]:      3104      3124      3136      3132      3136      3136      3136      3136      3132      3132      3136      3136      3132      3136      3120      3112 
dram[3]:      3112      3112      3136      3136      3136      3136      3136      3136      3132      3132      3132      3136      3132      3128      3116      3112 
dram[4]:      3124      3124      3136      3136      3136      3136      3132      3128      3132      3128      3136      3136      3116      3128      3112      3124 
dram[5]:      3120      3124      3136      3132      3136      3136      3136      3136      3136      3132      3136      3136      3132      3132      3104      3116 
dram[6]:      3108      3120      3132      3136      3136      3136      3136      3136      3136      3136      3132      3136      3128      3124      3116      3108 
dram[7]:      3116      3116      3136      3136      3136      3132      3136      3132      3136      3136      3132      3136      3128      3132      3108      3112 
dram[8]:      3112      3112      3136      3136      3132      3136      3136      3136      3136      3132      3132      3136      3132      3136      3116      3108 
dram[9]:      3108      3120      3140      3136      3136      3136      3132      3136      3136      3136      3136      3136      3132      3124      3116      3108 
dram[10]:      3120      3116      3136      3136      3136      3136      3136      3132      3136      3136      3128      3136      3136      3132      3124      3116 
dram[11]:      3120      3124      3136      3132      3136      3136      3136      3132      3136      3136      3132      3128      3124      3132      3120      3120 
total dram writes = 600812
bank skew: 3140/3104 = 1.01
chip skew: 50092/50040 = 1.00
average mf latency per bank:
dram[0]:       1094      1025      1101      1017      1085      1011      1104      1039      1110      1046      1118      1036      1134      1076      1120      1056
dram[1]:       1002       998       995       989       987       989      1010      1007      1013      1003      1009      1003      1053      1044      1032      1014
dram[2]:       1014      1013      1022      1008      1003      1012      1045      1035      1027      1032      1038      1034      1086      1078      1040      1046
dram[3]:       1176      1286      1148      1280      1141      1247      1187      1318      1165      1291      1175      1307      1256      1344      1220      1314
dram[4]:       1219      1184      1221      1189      1208      1182      1289      1225      1242      1198      1248      1201      1373      1264      1274      1237
dram[5]:        988       997       992      1002       998       982      1030      1023      1000       995       998       996      1053      1053      1016      1004
dram[6]:        999      1011      1009      1020       999      1021      1034      1042      1017      1025      1010      1032      1057      1092      1021      1046
dram[7]:       1027      1044      1027      1043      1020      1035      1059      1075      1037      1066      1032      1053      1094      1088      1045      1082
dram[8]:       1013      1025      1029      1027      1012      1016      1050      1048      1055      1045      1037      1032      1069      1091      1056      1058
dram[9]:       1008      1014       998      1011       998       994      1028      1033      1012      1017      1008      1021      1061      1059      1038      1046
dram[10]:       1013      1048      1016      1042      1007      1040      1037      1069      1021      1064      1033      1065      1076      1104      1048      1075
dram[11]:       1018      1028      1011      1021      1007      1023      1035      1050      1031      1041      1021      1045      1070      1078      1047      1058
maximum mf latency per bank:
dram[0]:       6944      6257      4879      5346      4932      4556      5163      5091      6014      4906      5053      5054      4709      5431      6497      5204
dram[1]:       5296      4969      4793      4357      4944      5698      4754      5172      5544      4477      5065      5043      4606      5903      5435      4804
dram[2]:       4931      5380      5045      4850      4763      4959      4919      5178      4773      6010      4776      4873      4762      4662      5146      4919
dram[3]:       7952      9818      7916      9831      8183      9740      7858      9971      8098      9869      8265      9762      8051      9719      7963      9821
dram[4]:       6420      9644      6165      9365      6433      9230      6422      9594      6480      9604      7296      9826      6595      9361      6597      9412
dram[5]:       4696      5116      4709      5195      4906      4564      5831      4270      4468      4524      4933      5445      4446      5402      4706      4363
dram[6]:       4770      4764      4300      5773      5868      4865      5154      5157      5078      4907      5498      5083      4845      5427      4925      4448
dram[7]:       5746      7170      5577      7240      5417      7525      5821      7448      5694      7676      5765      7432      5487      7280      5488      7326
dram[8]:       5536      5645      6831      5565      5354      5855      5659      5751      5931      6257      5852      5421      5992      5709      5520      5581
dram[9]:       4953      5322      5253      4991      4718      4771      5056      4574      4975      5797      4769      4641      5078      5640      5359      5074
dram[10]:       4624      5597      5251      6160      5543      5647      5415      6101      5196      6243      4656      4696      4628      5124      5120      4410
dram[11]:       5154      5393      5405      6370      5027      5635      5360      5289      5194      5429      5129      5004      4812      5379      5309      5232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38891325 n_act=3705416 n_pre=3705400 n_ref_event=0 n_req=4515216 n_rd=4502706 n_rd_L2_A=0 n_write=0 n_wr_bk=50040 bw_util=0.3718
n_activity=48206100 dram_eff=0.3778
bk0: 282824a 17779837i bk1: 281366a 18001554i bk2: 285798a 17523456i bk3: 281540a 17879091i bk4: 284788a 17609169i bk5: 281547a 17922037i bk6: 276779a 18347008i bk7: 273693a 18672727i bk8: 283989a 17711422i bk9: 279208a 18055778i bk10: 277165a 18339254i bk11: 274892a 18545878i bk12: 288820a 17112286i bk13: 283390a 17639021i bk14: 284427a 17564436i bk15: 282480a 17749805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179350
Row_Buffer_Locality_read = 0.179598
Row_Buffer_Locality_write = 0.090168
Bank_Level_Parallism = 10.441894
Bank_Level_Parallism_Col = 2.160859
Bank_Level_Parallism_Ready = 1.061063
write_to_read_ratio_blp_rw_average = 0.032431
GrpLevelPara = 1.916521 

BW Util details:
bwutil = 0.371767 
total_CMD = 48984982 
util_bw = 18210984 
Wasted_Col = 28991285 
Wasted_Row = 821643 
Idle = 961070 

BW Util Bottlenecks: 
RCDc_limit = 55380206 
RCDWRc_limit = 81165 
WTRc_limit = 1020379 
RTWc_limit = 2625867 
CCDLc_limit = 4340970 
rwq = 0 
CCDLc_limit_alone = 4132178 
WTRc_limit_alone = 967746 
RTWc_limit_alone = 2469708 

Commands details: 
total_CMD = 48984982 
n_nop = 38891325 
Read = 4502706 
Write = 0 
L2_Alloc = 0 
L2_WB = 50040 
n_act = 3705416 
n_pre = 3705400 
n_ref = 0 
n_req = 4515216 
total_req = 4552746 

Dual Bus Interface Util: 
issued_total_row = 7410816 
issued_total_col = 4552746 
Row_Bus_Util =  0.151288 
CoL_Bus_Util = 0.092942 
Either_Row_CoL_Bus_Util = 0.206056 
Issued_on_Two_Bus_Simul_Util = 0.038173 
issued_two_Eff = 0.185255 
queue_avg = 27.198402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1984
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38902249 n_act=3695429 n_pre=3695413 n_ref_event=0 n_req=4486635 n_rd=4474117 n_rd_L2_A=0 n_write=0 n_wr_bk=50072 bw_util=0.3694
n_activity=48168621 dram_eff=0.3757
bk0: 282230a 18226503i bk1: 280692a 18475007i bk2: 280525a 18434775i bk3: 282772a 18080358i bk4: 281633a 18233749i bk5: 281764a 18271809i bk6: 272052a 19246718i bk7: 273008a 19143899i bk8: 281472a 18339704i bk9: 277810a 18674028i bk10: 273560a 19027826i bk11: 275195a 18922832i bk12: 283071a 18054849i bk13: 276720a 18646445i bk14: 285259a 17783128i bk15: 286354a 17672310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176348
Row_Buffer_Locality_read = 0.176580
Row_Buffer_Locality_write = 0.093386
Bank_Level_Parallism = 10.267271
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.060897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.369435 
total_CMD = 48984982 
util_bw = 18096756 
Wasted_Col = 29044192 
Wasted_Row = 840151 
Idle = 1003883 

BW Util Bottlenecks: 
RCDc_limit = 55430738 
RCDWRc_limit = 80414 
WTRc_limit = 1010543 
RTWc_limit = 2906037 
CCDLc_limit = 4296625 
rwq = 0 
CCDLc_limit_alone = 4074031 
WTRc_limit_alone = 958009 
RTWc_limit_alone = 2735977 

Commands details: 
total_CMD = 48984982 
n_nop = 38902249 
Read = 4474117 
Write = 0 
L2_Alloc = 0 
L2_WB = 50072 
n_act = 3695429 
n_pre = 3695413 
n_ref = 0 
n_req = 4486635 
total_req = 4524189 

Dual Bus Interface Util: 
issued_total_row = 7390842 
issued_total_col = 4524189 
Row_Bus_Util =  0.150880 
CoL_Bus_Util = 0.092359 
Either_Row_CoL_Bus_Util = 0.205833 
Issued_on_Two_Bus_Simul_Util = 0.037405 
issued_two_Eff = 0.181726 
queue_avg = 25.460135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38905656 n_act=3697163 n_pre=3697147 n_ref_event=0 n_req=4491530 n_rd=4479011 n_rd_L2_A=0 n_write=0 n_wr_bk=50076 bw_util=0.3698
n_activity=48165758 dram_eff=0.3761
bk0: 281850a 18338299i bk1: 282086a 18309710i bk2: 280620a 18378076i bk3: 277713a 18664798i bk4: 278978a 18571379i bk5: 278891a 18565571i bk6: 270153a 19456884i bk7: 277095a 18740204i bk8: 280528a 18267723i bk9: 281319a 18267635i bk10: 277608a 18610007i bk11: 279149a 18415844i bk12: 281234a 18278096i bk13: 283339a 18059994i bk14: 283499a 18001892i bk15: 284949a 17857374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176859
Row_Buffer_Locality_read = 0.177098
Row_Buffer_Locality_write = 0.091381
Bank_Level_Parallism = 10.277570
Bank_Level_Parallism_Col = 2.157094
Bank_Level_Parallism_Ready = 1.060784
write_to_read_ratio_blp_rw_average = 0.032393
GrpLevelPara = 1.913489 

BW Util details:
bwutil = 0.369835 
total_CMD = 48984982 
util_bw = 18116348 
Wasted_Col = 29020714 
Wasted_Row = 839901 
Idle = 1008019 

BW Util Bottlenecks: 
RCDc_limit = 55410173 
RCDWRc_limit = 81452 
WTRc_limit = 1022011 
RTWc_limit = 2622592 
CCDLc_limit = 4294906 
rwq = 0 
CCDLc_limit_alone = 4087628 
WTRc_limit_alone = 968277 
RTWc_limit_alone = 2469048 

Commands details: 
total_CMD = 48984982 
n_nop = 38905656 
Read = 4479011 
Write = 0 
L2_Alloc = 0 
L2_WB = 50076 
n_act = 3697163 
n_pre = 3697147 
n_ref = 0 
n_req = 4491530 
total_req = 4529087 

Dual Bus Interface Util: 
issued_total_row = 7394310 
issued_total_col = 4529087 
Row_Bus_Util =  0.150951 
CoL_Bus_Util = 0.092459 
Either_Row_CoL_Bus_Util = 0.205764 
Issued_on_Two_Bus_Simul_Util = 0.037646 
issued_two_Eff = 0.182956 
queue_avg = 25.302498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38869059 n_act=3716462 n_pre=3716446 n_ref_event=0 n_req=4531149 n_rd=4518634 n_rd_L2_A=0 n_write=0 n_wr_bk=50060 bw_util=0.3731
n_activity=48204737 dram_eff=0.3791
bk0: 279305a 18244267i bk1: 279296a 18148293i bk2: 283042a 17674970i bk3: 280196a 17898568i bk4: 282725a 17715763i bk5: 283712a 17585469i bk6: 280801a 17875214i bk7: 278709a 18029162i bk8: 282002a 17713976i bk9: 282253a 17704250i bk10: 277731a 18158001i bk11: 276825a 18266282i bk12: 286431a 17246877i bk13: 286703a 17293033i bk14: 288647a 17018646i bk15: 290256a 16757069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179797
Row_Buffer_Locality_read = 0.180042
Row_Buffer_Locality_write = 0.091570
Bank_Level_Parallism = 10.506188
Bank_Level_Parallism_Col = 2.166420
Bank_Level_Parallism_Ready = 1.061518
write_to_read_ratio_blp_rw_average = 0.032699
GrpLevelPara = 1.921669 

BW Util details:
bwutil = 0.373069 
total_CMD = 48984982 
util_bw = 18274776 
Wasted_Col = 28969088 
Wasted_Row = 785764 
Idle = 955354 

BW Util Bottlenecks: 
RCDc_limit = 55453289 
RCDWRc_limit = 81121 
WTRc_limit = 1016274 
RTWc_limit = 2660330 
CCDLc_limit = 4352422 
rwq = 0 
CCDLc_limit_alone = 4145046 
WTRc_limit_alone = 964439 
RTWc_limit_alone = 2504789 

Commands details: 
total_CMD = 48984982 
n_nop = 38869059 
Read = 4518634 
Write = 0 
L2_Alloc = 0 
L2_WB = 50060 
n_act = 3716462 
n_pre = 3716446 
n_ref = 0 
n_req = 4531149 
total_req = 4568694 

Dual Bus Interface Util: 
issued_total_row = 7432908 
issued_total_col = 4568694 
Row_Bus_Util =  0.151738 
CoL_Bus_Util = 0.093267 
Either_Row_CoL_Bus_Util = 0.206511 
Issued_on_Two_Bus_Simul_Util = 0.038495 
issued_two_Eff = 0.186407 
queue_avg = 27.587503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38857841 n_act=3719614 n_pre=3719598 n_ref_event=0 n_req=4538840 n_rd=4526324 n_rd_L2_A=0 n_write=0 n_wr_bk=50064 bw_util=0.3737
n_activity=48212865 dram_eff=0.3797
bk0: 282192a 17801497i bk1: 279463a 17979500i bk2: 283081a 17658274i bk3: 277583a 18130666i bk4: 286824a 17203533i bk5: 282010a 17786345i bk6: 282762a 17546598i bk7: 281071a 17743574i bk8: 283582a 17575214i bk9: 283539a 17498220i bk10: 277974a 18036450i bk11: 273034a 18535715i bk12: 290638a 16882383i bk13: 281608a 17651613i bk14: 292412a 16642771i bk15: 288551a 16922587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.180493
Row_Buffer_Locality_read = 0.180749
Row_Buffer_Locality_write = 0.087967
Bank_Level_Parallism = 10.538541
Bank_Level_Parallism_Col = 2.172056
Bank_Level_Parallism_Ready = 1.061848
write_to_read_ratio_blp_rw_average = 0.033828
GrpLevelPara = 1.924835 

BW Util details:
bwutil = 0.373697 
total_CMD = 48984982 
util_bw = 18305552 
Wasted_Col = 28970089 
Wasted_Row = 770708 
Idle = 938633 

BW Util Bottlenecks: 
RCDc_limit = 55463573 
RCDWRc_limit = 81183 
WTRc_limit = 1012019 
RTWc_limit = 2781062 
CCDLc_limit = 4376315 
rwq = 0 
CCDLc_limit_alone = 4159086 
WTRc_limit_alone = 959617 
RTWc_limit_alone = 2616235 

Commands details: 
total_CMD = 48984982 
n_nop = 38857841 
Read = 4526324 
Write = 0 
L2_Alloc = 0 
L2_WB = 50064 
n_act = 3719614 
n_pre = 3719598 
n_ref = 0 
n_req = 4538840 
total_req = 4576388 

Dual Bus Interface Util: 
issued_total_row = 7439212 
issued_total_col = 4576388 
Row_Bus_Util =  0.151867 
CoL_Bus_Util = 0.093424 
Either_Row_CoL_Bus_Util = 0.206740 
Issued_on_Two_Bus_Simul_Util = 0.038552 
issued_two_Eff = 0.186475 
queue_avg = 28.301958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.302
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38915223 n_act=3693617 n_pre=3693601 n_ref_event=0 n_req=4486830 n_rd=4474310 n_rd_L2_A=0 n_write=0 n_wr_bk=50080 bw_util=0.3695
n_activity=48178547 dram_eff=0.3756
bk0: 281274a 18382079i bk1: 281512a 18400420i bk2: 277076a 18849077i bk3: 278859a 18610076i bk4: 282964a 18183927i bk5: 279557a 18533334i bk6: 276088a 18828316i bk7: 274369a 18983970i bk8: 282204a 18239785i bk9: 280177a 18406495i bk10: 274471a 19041160i bk11: 273884a 19066386i bk12: 285304a 17935752i bk13: 280708a 18270292i bk14: 284906a 17961777i bk15: 280957a 18269952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176788
Row_Buffer_Locality_read = 0.177024
Row_Buffer_Locality_write = 0.092492
Bank_Level_Parallism = 10.249077
Bank_Level_Parallism_Col = 2.154353
Bank_Level_Parallism_Ready = 1.061063
write_to_read_ratio_blp_rw_average = 0.031866
GrpLevelPara = 1.910971 

BW Util details:
bwutil = 0.369451 
total_CMD = 48984982 
util_bw = 18097560 
Wasted_Col = 29044067 
Wasted_Row = 852769 
Idle = 990586 

BW Util Bottlenecks: 
RCDc_limit = 55386805 
RCDWRc_limit = 80717 
WTRc_limit = 1015311 
RTWc_limit = 2577660 
CCDLc_limit = 4280878 
rwq = 0 
CCDLc_limit_alone = 4076002 
WTRc_limit_alone = 962977 
RTWc_limit_alone = 2425118 

Commands details: 
total_CMD = 48984982 
n_nop = 38915223 
Read = 4474310 
Write = 0 
L2_Alloc = 0 
L2_WB = 50080 
n_act = 3693617 
n_pre = 3693601 
n_ref = 0 
n_req = 4486830 
total_req = 4524390 

Dual Bus Interface Util: 
issued_total_row = 7387218 
issued_total_col = 4524390 
Row_Bus_Util =  0.150806 
CoL_Bus_Util = 0.092363 
Either_Row_CoL_Bus_Util = 0.205568 
Issued_on_Two_Bus_Simul_Util = 0.037600 
issued_two_Eff = 0.182909 
queue_avg = 25.482607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4826
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38903002 n_act=3694292 n_pre=3694276 n_ref_event=0 n_req=4486783 n_rd=4474269 n_rd_L2_A=0 n_write=0 n_wr_bk=50056 bw_util=0.3694
n_activity=48163758 dram_eff=0.3757
bk0: 282429a 18291168i bk1: 282628a 18318405i bk2: 276955a 18853106i bk3: 279175a 18655847i bk4: 276669a 18888624i bk5: 284375a 18107938i bk6: 278164a 18681061i bk7: 277316a 18756866i bk8: 280418a 18517311i bk9: 282608a 18285663i bk10: 271685a 19298073i bk11: 275034a 19094590i bk12: 277072a 18863604i bk13: 285107a 17997695i bk14: 279560a 18508775i bk15: 285074a 17979159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176628
Row_Buffer_Locality_read = 0.176868
Row_Buffer_Locality_write = 0.090938
Bank_Level_Parallism = 10.229160
Bank_Level_Parallism_Col = 2.154051
Bank_Level_Parallism_Ready = 1.061091
write_to_read_ratio_blp_rw_average = 0.031614
GrpLevelPara = 1.911209 

BW Util details:
bwutil = 0.369446 
total_CMD = 48984982 
util_bw = 18097300 
Wasted_Col = 29026704 
Wasted_Row = 852245 
Idle = 1008733 

BW Util Bottlenecks: 
RCDc_limit = 55398861 
RCDWRc_limit = 80223 
WTRc_limit = 1014260 
RTWc_limit = 2550445 
CCDLc_limit = 4276847 
rwq = 0 
CCDLc_limit_alone = 4074447 
WTRc_limit_alone = 960518 
RTWc_limit_alone = 2401787 

Commands details: 
total_CMD = 48984982 
n_nop = 38903002 
Read = 4474269 
Write = 0 
L2_Alloc = 0 
L2_WB = 50056 
n_act = 3694292 
n_pre = 3694276 
n_ref = 0 
n_req = 4486783 
total_req = 4524325 

Dual Bus Interface Util: 
issued_total_row = 7388568 
issued_total_col = 4524325 
Row_Bus_Util =  0.150833 
CoL_Bus_Util = 0.092361 
Either_Row_CoL_Bus_Util = 0.205818 
Issued_on_Two_Bus_Simul_Util = 0.037377 
issued_two_Eff = 0.181603 
queue_avg = 25.054493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38909785 n_act=3690246 n_pre=3690230 n_ref_event=0 n_req=4471658 n_rd=4459143 n_rd_L2_A=0 n_write=0 n_wr_bk=50060 bw_util=0.3682
n_activity=48190073 dram_eff=0.3743
bk0: 280155a 18859539i bk1: 276410a 19234521i bk2: 277962a 19087106i bk3: 275117a 19429256i bk4: 280639a 18820586i bk5: 280444a 18819596i bk6: 278653a 18999420i bk7: 275812a 19265336i bk8: 281297a 18857700i bk9: 278155a 19073974i bk10: 277566a 19135058i bk11: 272594a 19678844i bk12: 282365a 18660589i bk13: 279202a 18932619i bk14: 279213a 18971182i bk15: 283559a 18417782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174748
Row_Buffer_Locality_read = 0.174989
Row_Buffer_Locality_write = 0.089013
Bank_Level_Parallism = 10.074731
Bank_Level_Parallism_Col = 2.144074
Bank_Level_Parallism_Ready = 1.059798
write_to_read_ratio_blp_rw_average = 0.030086
GrpLevelPara = 1.904040 

BW Util details:
bwutil = 0.368211 
total_CMD = 48984982 
util_bw = 18036812 
Wasted_Col = 29107268 
Wasted_Row = 854837 
Idle = 986065 

BW Util Bottlenecks: 
RCDc_limit = 55486047 
RCDWRc_limit = 81689 
WTRc_limit = 1020755 
RTWc_limit = 2431242 
CCDLc_limit = 4244635 
rwq = 0 
CCDLc_limit_alone = 4049773 
WTRc_limit_alone = 968724 
RTWc_limit_alone = 2288411 

Commands details: 
total_CMD = 48984982 
n_nop = 38909785 
Read = 4459143 
Write = 0 
L2_Alloc = 0 
L2_WB = 50060 
n_act = 3690246 
n_pre = 3690230 
n_ref = 0 
n_req = 4471658 
total_req = 4509203 

Dual Bus Interface Util: 
issued_total_row = 7380476 
issued_total_col = 4509203 
Row_Bus_Util =  0.150668 
CoL_Bus_Util = 0.092053 
Either_Row_CoL_Bus_Util = 0.205679 
Issued_on_Two_Bus_Simul_Util = 0.037042 
issued_two_Eff = 0.180094 
queue_avg = 23.703815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38912306 n_act=3693942 n_pre=3693926 n_ref_event=0 n_req=4481750 n_rd=4469234 n_rd_L2_A=0 n_write=0 n_wr_bk=50064 bw_util=0.369
n_activity=48198705 dram_eff=0.3751
bk0: 275690a 19139547i bk1: 276143a 19059536i bk2: 279513a 18706739i bk3: 280691a 18559540i bk4: 279907a 18624445i bk5: 277772a 18819683i bk6: 279305a 18648699i bk7: 277619a 18803334i bk8: 283673a 18243407i bk9: 279238a 18694980i bk10: 278955a 18746299i bk11: 273424a 19295808i bk12: 280988a 18531979i bk13: 280322a 18644400i bk14: 283672a 18156859i bk15: 282322a 18249635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175782
Row_Buffer_Locality_read = 0.176019
Row_Buffer_Locality_write = 0.091243
Bank_Level_Parallism = 10.183428
Bank_Level_Parallism_Col = 2.154454
Bank_Level_Parallism_Ready = 1.060851
write_to_read_ratio_blp_rw_average = 0.032147
GrpLevelPara = 1.910146 

BW Util details:
bwutil = 0.369035 
total_CMD = 48984982 
util_bw = 18077192 
Wasted_Col = 29075238 
Wasted_Row = 859586 
Idle = 972966 

BW Util Bottlenecks: 
RCDc_limit = 55449893 
RCDWRc_limit = 80856 
WTRc_limit = 1028948 
RTWc_limit = 2622692 
CCDLc_limit = 4283002 
rwq = 0 
CCDLc_limit_alone = 4074565 
WTRc_limit_alone = 975690 
RTWc_limit_alone = 2467513 

Commands details: 
total_CMD = 48984982 
n_nop = 38912306 
Read = 4469234 
Write = 0 
L2_Alloc = 0 
L2_WB = 50064 
n_act = 3693942 
n_pre = 3693926 
n_ref = 0 
n_req = 4481750 
total_req = 4519298 

Dual Bus Interface Util: 
issued_total_row = 7387868 
issued_total_col = 4519298 
Row_Bus_Util =  0.150819 
CoL_Bus_Util = 0.092259 
Either_Row_CoL_Bus_Util = 0.205628 
Issued_on_Two_Bus_Simul_Util = 0.037450 
issued_two_Eff = 0.182125 
queue_avg = 24.789501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7895
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38910351 n_act=3696863 n_pre=3696847 n_ref_event=0 n_req=4492689 n_rd=4480172 n_rd_L2_A=0 n_write=0 n_wr_bk=50068 bw_util=0.3699
n_activity=48172298 dram_eff=0.3762
bk0: 280937a 18241716i bk1: 279180a 18434349i bk2: 277311a 18568846i bk3: 281975a 18113489i bk4: 280464a 18236450i bk5: 276346a 18721991i bk6: 276447a 18633703i bk7: 277153a 18620582i bk8: 283319a 18029963i bk9: 280619a 18188018i bk10: 275763a 18751912i bk11: 274519a 18881713i bk12: 285895a 17752413i bk13: 282291a 18022853i bk14: 284829a 17780561i bk15: 283124a 18000810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177139
Row_Buffer_Locality_read = 0.177388
Row_Buffer_Locality_write = 0.088040
Bank_Level_Parallism = 10.313895
Bank_Level_Parallism_Col = 2.159650
Bank_Level_Parallism_Ready = 1.061139
write_to_read_ratio_blp_rw_average = 0.032654
GrpLevelPara = 1.914906 

BW Util details:
bwutil = 0.369929 
total_CMD = 48984982 
util_bw = 18120960 
Wasted_Col = 29014788 
Wasted_Row = 848685 
Idle = 1000549 

BW Util Bottlenecks: 
RCDc_limit = 55383645 
RCDWRc_limit = 80774 
WTRc_limit = 1009056 
RTWc_limit = 2662600 
CCDLc_limit = 4289362 
rwq = 0 
CCDLc_limit_alone = 4081239 
WTRc_limit_alone = 958457 
RTWc_limit_alone = 2505076 

Commands details: 
total_CMD = 48984982 
n_nop = 38910351 
Read = 4480172 
Write = 0 
L2_Alloc = 0 
L2_WB = 50068 
n_act = 3696863 
n_pre = 3696847 
n_ref = 0 
n_req = 4492689 
total_req = 4530240 

Dual Bus Interface Util: 
issued_total_row = 7393710 
issued_total_col = 4530240 
Row_Bus_Util =  0.150938 
CoL_Bus_Util = 0.092482 
Either_Row_CoL_Bus_Util = 0.205668 
Issued_on_Two_Bus_Simul_Util = 0.037753 
issued_two_Eff = 0.183562 
queue_avg = 25.725166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7252
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 19101503 -   mf: uid=327293390, sid4294967295:w4294967295, part=10, addr=0xe5438680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19101407), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38907774 n_act=3695578 n_pre=3695562 n_ref_event=0 n_req=4498077 n_rd=4485554 n_rd_L2_A=0 n_write=0 n_wr_bk=50092 bw_util=0.3704
n_activity=48175210 dram_eff=0.3766
bk0: 279334a 18406731i bk1: 284170a 17992569i bk2: 281119a 18035884i bk3: 279786a 18231689i bk4: 273530a 18864387i bk5: 283918a 17824315i bk6: 275527a 18597000i bk7: 280180a 18102776i bk8: 280874a 18232696i bk9: 284290a 17742716i bk10: 276500a 18612766i bk11: 274324a 18802601i bk12: 278689a 18369651i bk13: 282843a 17928642i bk14: 283636a 17870973i bk15: 286834a 17531831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178410
Row_Buffer_Locality_read = 0.178655
Row_Buffer_Locality_write = 0.090633
Bank_Level_Parallism = 10.352074
Bank_Level_Parallism_Col = 2.164578
Bank_Level_Parallism_Ready = 1.061898
write_to_read_ratio_blp_rw_average = 0.033986
GrpLevelPara = 1.918031 

BW Util details:
bwutil = 0.370370 
total_CMD = 48984982 
util_bw = 18142584 
Wasted_Col = 28986393 
Wasted_Row = 856489 
Idle = 999516 

BW Util Bottlenecks: 
RCDc_limit = 55314831 
RCDWRc_limit = 80941 
WTRc_limit = 1014065 
RTWc_limit = 2773868 
CCDLc_limit = 4308182 
rwq = 0 
CCDLc_limit_alone = 4091429 
WTRc_limit_alone = 960652 
RTWc_limit_alone = 2610528 

Commands details: 
total_CMD = 48984982 
n_nop = 38907774 
Read = 4485554 
Write = 0 
L2_Alloc = 0 
L2_WB = 50092 
n_act = 3695578 
n_pre = 3695562 
n_ref = 0 
n_req = 4498077 
total_req = 4535646 

Dual Bus Interface Util: 
issued_total_row = 7391140 
issued_total_col = 4535646 
Row_Bus_Util =  0.150886 
CoL_Bus_Util = 0.092593 
Either_Row_CoL_Bus_Util = 0.205720 
Issued_on_Two_Bus_Simul_Util = 0.037758 
issued_two_Eff = 0.183541 
queue_avg = 26.405960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.406
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=48984982 n_nop=38897421 n_act=3700542 n_pre=3700526 n_ref_event=0 n_req=4499186 n_rd=4486666 n_rd_L2_A=0 n_write=0 n_wr_bk=50080 bw_util=0.3705
n_activity=48176833 dram_eff=0.3767
bk0: 280030a 18474713i bk1: 282579a 18208238i bk2: 278730a 18509097i bk3: 282922a 18014290i bk4: 281944a 18181819i bk5: 282039a 18152637i bk6: 275427a 18860242i bk7: 275629a 18839829i bk8: 281966a 18199211i bk9: 278168a 18561837i bk10: 275666a 18794917i bk11: 274669a 18975829i bk12: 279394a 18512786i bk13: 283828a 17974130i bk14: 287081a 17583773i bk15: 286594a 17673843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177509
Row_Buffer_Locality_read = 0.177754
Row_Buffer_Locality_write = 0.089696
Bank_Level_Parallism = 10.302267
Bank_Level_Parallism_Col = 2.160134
Bank_Level_Parallism_Ready = 1.061329
write_to_read_ratio_blp_rw_average = 0.032555
GrpLevelPara = 1.915427 

BW Util details:
bwutil = 0.370460 
total_CMD = 48984982 
util_bw = 18146984 
Wasted_Col = 29006363 
Wasted_Row = 832815 
Idle = 998820 

BW Util Bottlenecks: 
RCDc_limit = 55408406 
RCDWRc_limit = 81087 
WTRc_limit = 1019366 
RTWc_limit = 2650015 
CCDLc_limit = 4305167 
rwq = 0 
CCDLc_limit_alone = 4095717 
WTRc_limit_alone = 967223 
RTWc_limit_alone = 2492708 

Commands details: 
total_CMD = 48984982 
n_nop = 38897421 
Read = 4486666 
Write = 0 
L2_Alloc = 0 
L2_WB = 50080 
n_act = 3700542 
n_pre = 3700526 
n_ref = 0 
n_req = 4499186 
total_req = 4536746 

Dual Bus Interface Util: 
issued_total_row = 7401068 
issued_total_col = 4536746 
Row_Bus_Util =  0.151089 
CoL_Bus_Util = 0.092615 
Either_Row_CoL_Bus_Util = 0.205932 
Issued_on_Two_Bus_Simul_Util = 0.037772 
issued_two_Eff = 0.183419 
queue_avg = 25.561977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.562

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5819970, Miss = 2282634, Miss_rate = 0.392, Pending_hits = 10113, Reservation_fails = 4654
L2_cache_bank[1]: Access = 5780680, Miss = 2256020, Miss_rate = 0.390, Pending_hits = 7060, Reservation_fails = 3412
L2_cache_bank[2]: Access = 5775307, Miss = 2257662, Miss_rate = 0.391, Pending_hits = 6421, Reservation_fails = 1228
L2_cache_bank[3]: Access = 5739822, Miss = 2252295, Miss_rate = 0.392, Pending_hits = 6496, Reservation_fails = 1332
L2_cache_bank[4]: Access = 5797884, Miss = 2252482, Miss_rate = 0.389, Pending_hits = 6475, Reservation_fails = 1601
L2_cache_bank[5]: Access = 5778611, Miss = 2262493, Miss_rate = 0.392, Pending_hits = 6940, Reservation_fails = 1468
L2_cache_bank[6]: Access = 5786934, Miss = 2278468, Miss_rate = 0.394, Pending_hits = 8327, Reservation_fails = 2091
L2_cache_bank[7]: Access = 5793935, Miss = 2275838, Miss_rate = 0.393, Pending_hits = 7255, Reservation_fails = 38753
L2_cache_bank[8]: Access = 5849441, Miss = 2297317, Miss_rate = 0.393, Pending_hits = 10762, Reservation_fails = 592
L2_cache_bank[9]: Access = 5764910, Miss = 2264699, Miss_rate = 0.393, Pending_hits = 7601, Reservation_fails = 759
L2_cache_bank[10]: Access = 5753735, Miss = 2262207, Miss_rate = 0.393, Pending_hits = 6581, Reservation_fails = 6332
L2_cache_bank[11]: Access = 5734415, Miss = 2247895, Miss_rate = 0.392, Pending_hits = 6465, Reservation_fails = 5509
L2_cache_bank[12]: Access = 5768155, Miss = 2240856, Miss_rate = 0.388, Pending_hits = 6400, Reservation_fails = 2460
L2_cache_bank[13]: Access = 5776277, Miss = 2269289, Miss_rate = 0.393, Pending_hits = 6945, Reservation_fails = 2156
L2_cache_bank[14]: Access = 5766597, Miss = 2255782, Miss_rate = 0.391, Pending_hits = 6635, Reservation_fails = 2706
L2_cache_bank[15]: Access = 5731576, Miss = 2239285, Miss_rate = 0.391, Pending_hits = 6374, Reservation_fails = 3499
L2_cache_bank[16]: Access = 5795876, Miss = 2259627, Miss_rate = 0.390, Pending_hits = 8971, Reservation_fails = 604
L2_cache_bank[17]: Access = 5725123, Miss = 2245563, Miss_rate = 0.392, Pending_hits = 6304, Reservation_fails = 891
L2_cache_bank[18]: Access = 5774660, Miss = 2263013, Miss_rate = 0.392, Pending_hits = 6546, Reservation_fails = 3792
L2_cache_bank[19]: Access = 5757664, Miss = 2253051, Miss_rate = 0.391, Pending_hits = 6699, Reservation_fails = 1159
L2_cache_bank[20]: Access = 5789990, Miss = 2246985, Miss_rate = 0.388, Pending_hits = 6768, Reservation_fails = 1811
L2_cache_bank[21]: Access = 5785916, Miss = 2274333, Miss_rate = 0.393, Pending_hits = 7359, Reservation_fails = 4280
L2_cache_bank[22]: Access = 5762728, Miss = 2258058, Miss_rate = 0.392, Pending_hits = 6719, Reservation_fails = 1589
L2_cache_bank[23]: Access = 5774094, Miss = 2264364, Miss_rate = 0.392, Pending_hits = 6636, Reservation_fails = 1789
L2_total_cache_accesses = 138584300
L2_total_cache_misses = 54260216
L2_total_cache_miss_rate = 0.3915
L2_total_cache_pending_hits = 172852
L2_total_cache_reservation_fails = 94467
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83975361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32403156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 94467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21426984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172852
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 322557
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 137978353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605947
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 826
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 85028
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8613
L2_cache_data_port_util = 0.184
L2_cache_fill_port_util = 0.117

icnt_total_pkts_mem_to_simt=138584300
icnt_total_pkts_simt_to_mem=138584300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 138584300
Req_Network_cycles = 19101415
Req_Network_injected_packets_per_cycle =       7.2552 
Req_Network_conflicts_per_cycle =       2.6711
Req_Network_conflicts_per_cycle_util =       2.7157
Req_Bank_Level_Parallism =       7.3762
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.4393
Req_Network_out_buffer_full_per_cycle =       0.0474
Req_Network_out_buffer_avg_util =       3.7786

Reply_Network_injected_packets_num = 138584300
Reply_Network_cycles = 19101415
Reply_Network_injected_packets_per_cycle =        7.2552
Reply_Network_conflicts_per_cycle =        7.3092
Reply_Network_conflicts_per_cycle_util =       7.4386
Reply_Bank_Level_Parallism =       7.3836
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.7850
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2418
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 10 hrs, 48 min, 7 sec (125287 sec)
gpgpu_simulation_rate = 5643 (inst/sec)
gpgpu_simulation_rate = 152 (cycle/sec)
gpgpu_silicon_slowdown = 8980263x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 125075600.2730 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 1055.724000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
