
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121652                       # Number of seconds simulated
sim_ticks                                121652317101                       # Number of ticks simulated
final_tick                               1179511138414                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46698                       # Simulator instruction rate (inst/s)
host_op_rate                                    60118                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1314194                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929180                       # Number of bytes of host memory used
host_seconds                                 92567.99                       # Real time elapsed on the host
sim_insts                                  4322701290                       # Number of instructions simulated
sim_ops                                    5564976738                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3126784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2065152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1099776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       769024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7067648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1979392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1979392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24428                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16134                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6008                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 55216                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15464                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15464                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25702626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16975854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9040321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6321491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58097110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16270894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16270894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16270894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25702626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16975854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9040321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6321491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74368004                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146041198                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23181918                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090037                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932026                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9381997                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672961                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437765                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87743                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104483716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128063952                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23181918                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110726                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262217                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6262318                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103992                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142239506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115044326     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784105      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364905      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381318      1.67%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266408      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127264      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778120      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977989      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515071      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142239506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158735                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876903                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103306026                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7685467                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845883                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110292                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291829                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6464                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154466067                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51156                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291829                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103823166                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4927746                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1578654                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429935                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1188168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153011347                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3629                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402523                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        35192                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214074985                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713191235                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713191235                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45815760                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33710                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17688                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3817375                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311106                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1687736                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149149463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139211627                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108965                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25183535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57152981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1661                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142239506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579613                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84839223     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23740550     16.69%     76.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962708      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809636      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906092      4.86%     95.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703454      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065828      2.16%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1115973      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96042      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142239506                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976441     74.88%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155635     11.93%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171964     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114976431     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012710      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363219     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843245      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139211627                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953235                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304040                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009367                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422075765                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174367366                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135095292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140515667                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201972                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976607                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158512                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291829                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4206029                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       261136                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149183168                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188736                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900182                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17683                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208891                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084003                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233017                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136835822                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111729                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375805                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953313                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294719                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841584                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936967                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135100864                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135095292                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81537072                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221203906                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.925049                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26771409                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956943                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137947677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88844024     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510504     16.32%     80.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809331      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818457      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763828      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537138      1.11%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561631      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095521      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007243      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137947677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007243                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284133759                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302678698                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3801692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460412                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460412                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684738                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684738                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618349312                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186413684                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145835210                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146041198                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21246608                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18621126                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1654803                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10547696                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10262293                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477946                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51885                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112078405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118122802                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21246608                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11740239                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24026269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5417473                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2181681                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12774277                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142039349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118013080     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1208731      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2211394      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1853539      1.30%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3404802      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3683398      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800952      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629237      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10234216      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142039349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145484                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.808832                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111161230                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3279780                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23826635                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23641                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3748062                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2278157                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4938                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133289748                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3748062                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111608357                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1692596                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       764687                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23391681                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       833965                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132353841                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83906                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175746177                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600503913                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600503913                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141746258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33999905                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18869                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9441                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2591182                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22060255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4273317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        79121                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949281                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130808540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122898549                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99341                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21725273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46542066                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142039349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90877002     63.98%     63.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20845828     14.68%     78.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10463752      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6855571      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7147802      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3698908      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1659168      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       412796      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78522      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142039349                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308438     59.87%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130036     25.24%     85.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76691     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96993446     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1027952      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9428      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20625817     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4241906      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122898549                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.841533                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             515165                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004192                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388450953                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152552982                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120120850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123413714                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229592                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3999948                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132629                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3748062                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1181312                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50086                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130827407                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22060255                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4273317                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9441                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       799810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       984291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1784101                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121577750                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20306706                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1320799                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24548394                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18730185                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4241688                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.832489                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120228862                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120120850                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69380018                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164645282                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.822513                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95253487                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108187580                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22640782                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1659319                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138291287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658957                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98120022     70.95%     70.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15584083     11.27%     82.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11268969      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2519314      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2867823      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1017887      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4251388      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855846      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1805955      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138291287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95253487                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108187580                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22200995                       # Number of memory references committed
system.switch_cpus1.commit.loads             18060307                       # Number of loads committed
system.switch_cpus1.commit.membars               9426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16943588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94436505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1460984                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1805955                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267313694                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265404882                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4001849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95253487                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108187580                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95253487                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.533185                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.533185                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.652237                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.652237                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562524935                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157776802                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139854777                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146041198                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24286222                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19693218                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2073881                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9807005                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9335458                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2611805                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95999                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106028142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132812057                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24286222                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11947263                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29213908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6753074                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3201732                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12384753                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1627219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143096520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.135877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113882612     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2051162      1.43%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3760707      2.63%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3412669      2.38%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2172338      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1783655      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1032899      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1079450      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13921028      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143096520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166297                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909415                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104949355                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4614388                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28836056                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49229                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4647486                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4200679                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160656385                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        41503                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4647486                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105800391                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1123659                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2283523                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28015604                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1225851                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158858106                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        235353                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       528223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224690645                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    739722850                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    739722850                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177883311                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46807309                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35031                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17516                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4398708                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15055841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7476939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85276                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1672893                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155855966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144850819                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163132                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27331543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59920991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    143096520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012260                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559368                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82429859     57.60%     57.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24965309     17.45%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13126572      9.17%     84.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7588215      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8400439      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3117734      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2769346      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       531149      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167897      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143096520                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         579886     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119300     14.17%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142850     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121975672     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2049223      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17515      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13370485      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7437924      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144850819                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991849                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             842036                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    433803325                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183222755                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141663291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145692855                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280816                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3459687                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130910                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4647486                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         724947                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112382                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155890998                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15055841                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7476939                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17516                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1160405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2313832                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142460122                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12841516                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2390696                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20279070                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20271584                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7437554                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975479                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141794475                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141663291                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82658992                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232157596                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970023                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356047                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103598721                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127560118                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28331264                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2094904                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138449034                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85978838     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24304213     17.55%     79.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12075592      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4108122      2.97%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5058713      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1772332      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246741      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1032467      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2872016      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138449034                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103598721                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127560118                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18942173                       # Number of memory references committed
system.switch_cpus2.commit.loads             11596148                       # Number of loads committed
system.switch_cpus2.commit.membars              17516                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18411958                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114921806                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2630887                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2872016                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           291468400                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316430474                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2944678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103598721                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127560118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103598721                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409681                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409681                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709380                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709380                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       641437349                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198288415                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149750173                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35032                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146041198                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24425810                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20011287                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2072752                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9918363                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9647535                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2500203                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95013                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108380181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131099583                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24425810                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12147738                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28404094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6210870                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4614041                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12680972                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1620824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    145518604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.102500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.527859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117114510     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2294280      1.58%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3889516      2.67%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2263778      1.56%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1771957      1.22%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1561811      1.07%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          956512      0.66%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2396255      1.65%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13269985      9.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    145518604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167253                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.897689                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107693315                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5827027                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27804569                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73678                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4120009                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4004462                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158045952                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4120009                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108238277                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         616990                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4278822                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27315679                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       948822                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156974503                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96932                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    221616423                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    730285935                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    730285935                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177356965                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        44259458                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35291                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17673                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2758796                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14595415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7451071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72530                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1698010                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         151821597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142488156                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        91689                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22665237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50313043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    145518604                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.979175                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.543932                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     87380727     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22310573     15.33%     75.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12016917      8.26%     83.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8930040      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8703503      5.98%     95.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3218100      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2446557      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       327721      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       184466      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    145518604                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126805     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169658     37.46%     65.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       156398     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120265842     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1928869      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17618      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12850288      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7425539      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142488156                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.975671                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             452861                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    431039466                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    174522366                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139444358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142941017                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       291420                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3071029                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       122719                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4120009                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         412844                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54985                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    151856888                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       789895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14595415                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7451071                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17673                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1190894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2294955                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140267886                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12526237                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2220270                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19951560                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19850592                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7425323                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.960468                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139444421                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139444358                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82446026                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        228413680                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.954829                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360950                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103120064                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127109957                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24747200                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2090146                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    141398595                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.898948                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.709722                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89988921     63.64%     63.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24780754     17.53%     81.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9687151      6.85%     88.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5097420      3.61%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4337550      3.07%     94.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2086683      1.48%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       980787      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1520328      1.08%     97.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2919001      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    141398595                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103120064                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127109957                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18852738                       # Number of memory references committed
system.switch_cpus3.commit.loads             11524386                       # Number of loads committed
system.switch_cpus3.commit.membars              17618                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18442318                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114431637                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2628977                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2919001                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290336751                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          307836086                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 522594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103120064                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127109957                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103120064                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.416225                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.416225                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.706103                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.706103                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       630755668                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194693890                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147527747                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35236                       # number of misc regfile writes
system.l20.replacements                         24438                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552668                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28534                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.368753                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.599646                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.432618                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3126.750728                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           966.217008                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000391                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000350                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.235893                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73966                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73966                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16073                       # number of Writeback hits
system.l20.Writeback_hits::total                16073                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73966                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73966                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73966                       # number of overall hits
system.l20.overall_hits::total                  73966                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24428                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24438                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24428                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24438                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24428                       # number of overall misses
system.l20.overall_misses::total                24438                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2743817                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7382700188                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7385444005                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2743817                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7382700188                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7385444005                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2743817                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7382700188                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7385444005                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98394                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98404                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16073                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16073                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98394                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98404                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98394                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98404                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248267                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248344                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248267                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248344                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248267                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248344                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 274381.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 302222.866710                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 302211.474139                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 274381.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 302222.866710                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 302211.474139                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 274381.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 302222.866710                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 302211.474139                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4717                       # number of writebacks
system.l20.writebacks::total                     4717                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24428                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24438                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24428                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24438                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24428                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24438                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2103498                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5822363905                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5824467403                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2103498                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5822363905                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5824467403                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2103498                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5822363905                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5824467403                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248267                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248344                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248267                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248344                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248267                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248344                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210349.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 238347.957467                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 238336.500655                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210349.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 238347.957467                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 238336.500655                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210349.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 238347.957467                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 238336.500655                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16149                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149178                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20245                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.368634                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.902899                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.770481                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3138.772091                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           886.554529                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000676                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.766302                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.216444                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30988                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30988                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7978                       # number of Writeback hits
system.l21.Writeback_hits::total                 7978                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30988                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30988                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30988                       # number of overall hits
system.l21.overall_hits::total                  30988                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16134                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16148                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16134                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16148                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16134                       # number of overall misses
system.l21.overall_misses::total                16148                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4324504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5308943313                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5313267817                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4324504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5308943313                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5313267817                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4324504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5308943313                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5313267817                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47122                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47136                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7978                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7978                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47122                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47136                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47122                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47136                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342388                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342583                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342388                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342583                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342388                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342583                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 329053.137040                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 329035.658719                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 329053.137040                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 329035.658719                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 329053.137040                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 329035.658719                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2504                       # number of writebacks
system.l21.writebacks::total                     2504                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16134                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16148                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16134                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16148                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16134                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16148                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4277002114                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4280433180                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4277002114                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4280433180                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4277002114                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4280433180                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342388                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342583                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342388                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342583                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342388                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342583                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 265092.482583                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 265075.128809                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 265092.482583                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 265075.128809                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 265092.482583                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 265075.128809                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8609                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293470                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12705                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.098780                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.414066                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.107177                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2527.390557                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1480.088200                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020609                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001003                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.617039                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.361350                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31743                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31743                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10116                       # number of Writeback hits
system.l22.Writeback_hits::total                10116                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31743                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31743                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31743                       # number of overall hits
system.l22.overall_hits::total                  31743                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8592                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8606                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8592                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8606                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8592                       # number of overall misses
system.l22.overall_misses::total                 8606                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2547777789                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2552167577                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2547777789                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2552167577                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2547777789                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2552167577                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40335                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40349                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10116                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10116                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40335                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40349                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40335                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40349                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213016                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213289                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213016                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213289                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213016                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213289                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296529.072277                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 296556.771671                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296529.072277                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 296556.771671                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296529.072277                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 296556.771671                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4606                       # number of writebacks
system.l22.writebacks::total                     4606                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8592                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8606                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8592                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8606                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8592                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8606                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1998820234                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2002315544                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1998820234                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2002315544                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1998820234                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2002315544                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213016                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213289                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213016                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213289                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213016                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213289                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232637.364292                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232665.064374                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232637.364292                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232665.064374                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232637.364292                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232665.064374                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6024                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          271771                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10120                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.854842                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.818668                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2203.963445                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1773.217888                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001665                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.538077                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.432915                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        27916                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27916                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9118                       # number of Writeback hits
system.l23.Writeback_hits::total                 9118                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        27916                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27916                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        27916                       # number of overall hits
system.l23.overall_hits::total                  27916                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6008                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6024                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6008                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6024                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6008                       # number of overall misses
system.l23.overall_misses::total                 6024                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5489386                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2033422257                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2038911643                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5489386                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2033422257                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2038911643                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5489386                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2033422257                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2038911643                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33924                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33940                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9118                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9118                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33924                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33940                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33924                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33940                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.177102                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.177490                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.177102                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177490                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.177102                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177490                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 343086.625000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 338452.439581                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 338464.748174                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 343086.625000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 338452.439581                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 338464.748174                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 343086.625000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 338452.439581                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 338464.748174                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3637                       # number of writebacks
system.l23.writebacks::total                     3637                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6008                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6024                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6008                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6024                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6008                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6024                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4463932                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1649484363                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1653948295                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4463932                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1649484363                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1653948295                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4463932                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1649484363                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1653948295                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.177102                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.177490                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.177102                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177490                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.177102                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177490                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 278995.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 274547.996505                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 274559.809927                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 278995.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 274547.996505                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 274559.809927                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 278995.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 274547.996505                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 274559.809927                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.933705                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111643                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840202.987273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.933705                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881304                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103982                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103982                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103982                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103982                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103982                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931817                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931817                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931817                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931817                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931817                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103992                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293181.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293181.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293181.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293181.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293181.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293181.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2826817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2826817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2826817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2826817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2826817                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2826817                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 282681.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 282681.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 282681.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 282681.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 282681.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 282681.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98394                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191219059                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98650                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1938.358429                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513492                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486508                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916068                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083932                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10954572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10954572                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17223                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17223                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663992                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663992                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663992                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663992                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410684                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410684                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410789                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410789                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410789                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410789                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51932647676                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51932647676                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14460409                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14460409                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51947108085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51947108085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51947108085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51947108085                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074781                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074781                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074781                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074781                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036135                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036135                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021536                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021536                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021536                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021536                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126454.031995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126454.031995                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 137718.180952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 137718.180952                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126456.911176                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126456.911176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126456.911176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126456.911176                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16073                       # number of writebacks
system.cpu0.dcache.writebacks::total            16073                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312290                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312395                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312395                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98394                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98394                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98394                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98394                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12467313106                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12467313106                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12467313106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12467313106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12467313106                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12467313106                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126708.062544                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126708.062544                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126708.062544                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126708.062544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126708.062544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126708.062544                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995549                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924240251                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708392.330869                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995549                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12774261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12774261                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12774261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12774261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12774261                       # number of overall hits
system.cpu1.icache.overall_hits::total       12774261                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5101755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5101755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12774277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12774277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12774277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12774277                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12774277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12774277                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47122                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227481153                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47378                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4801.408945                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.521593                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.478407                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18371261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18371261                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4121820                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4121820                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9442                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9442                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22493081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22493081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22493081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22493081                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181775                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181775                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  35075701772                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  35075701772                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  35075701772                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35075701772                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  35075701772                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35075701772                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18553036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18553036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4121820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4121820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22674856                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22674856                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22674856                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22674856                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009798                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008017                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008017                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008017                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008017                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 192962.188266                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 192962.188266                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 192962.188266                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 192962.188266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 192962.188266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 192962.188266                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7978                       # number of writebacks
system.cpu1.dcache.writebacks::total             7978                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134653                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134653                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47122                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47122                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47122                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7461619099                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7461619099                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7461619099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7461619099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7461619099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7461619099                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158346.825241                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 158346.825241                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 158346.825241                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 158346.825241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 158346.825241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 158346.825241                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996728                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015344610                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192968.920086                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996728                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12384736                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12384736                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12384736                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12384736                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12384736                       # number of overall hits
system.cpu2.icache.overall_hits::total       12384736                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12384753                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12384753                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12384753                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12384753                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12384753                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12384753                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40335                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169105100                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40591                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4166.073760                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.897566                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.102434                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905850                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094150                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9658733                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9658733                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7311571                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7311571                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17516                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17516                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17516                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17516                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16970304                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16970304                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16970304                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16970304                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122131                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122131                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122131                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122131                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122131                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17174482506                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17174482506                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17174482506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17174482506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17174482506                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17174482506                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9780864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9780864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7311571                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7311571                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17516                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17516                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17092435                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17092435                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17092435                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17092435                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012487                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007145                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007145                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007145                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007145                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140623.449460                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140623.449460                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 140623.449460                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140623.449460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 140623.449460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140623.449460                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10116                       # number of writebacks
system.cpu2.dcache.writebacks::total            10116                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81796                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81796                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81796                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40335                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40335                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40335                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40335                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4683312109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4683312109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4683312109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4683312109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4683312109                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4683312109                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116110.378307                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116110.378307                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116110.378307                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116110.378307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116110.378307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116110.378307                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.025419                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019031520                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205695.930736                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.025419                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024079                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738823                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12680955                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12680955                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12680955                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12680955                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12680955                       # number of overall hits
system.cpu3.icache.overall_hits::total       12680955                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5961011                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5961011                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5961011                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5961011                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5961011                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5961011                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12680972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12680972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12680972                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12680972                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12680972                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12680972                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 350647.705882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 350647.705882                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 350647.705882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 350647.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 350647.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 350647.705882                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5622186                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5622186                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5622186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5622186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5622186                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5622186                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 351386.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 351386.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 351386.625000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 351386.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 351386.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 351386.625000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33924                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163811295                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34180                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4792.606641                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.040644                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.959356                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902503                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097497                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9342217                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9342217                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7293116                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7293116                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17642                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17618                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17618                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16635333                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16635333                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16635333                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16635333                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86925                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86925                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86925                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86925                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86925                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86925                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10117864358                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10117864358                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10117864358                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10117864358                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10117864358                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10117864358                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9429142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9429142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7293116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7293116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17618                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17618                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16722258                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16722258                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16722258                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16722258                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009219                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009219                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 116397.634259                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116397.634259                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 116397.634259                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 116397.634259                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 116397.634259                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 116397.634259                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9118                       # number of writebacks
system.cpu3.dcache.writebacks::total             9118                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53001                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53001                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53001                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53001                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33924                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33924                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33924                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33924                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33924                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33924                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3903552593                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3903552593                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3903552593                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3903552593                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3903552593                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3903552593                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115067.580268                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115067.580268                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 115067.580268                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115067.580268                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 115067.580268                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115067.580268                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
