=====
SETUP
1.694
7.251
8.945
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[0]
1.022
1.301
u_la0_top/un1_match_final_3_x_cZ
2.442
3.100
u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ
3.307
3.753
u_la0_top/triger_level_cnt_0_sqmuxa_cZ
4.248
4.792
u_la0_top/u_ao_mem_ctrl/g0_0_1_cZ
5.023
5.689
u_la0_top/u_ao_mem_ctrl/g0_3_cZ
6.165
6.824
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
7.251
=====
SETUP
2.161
6.784
8.945
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[0]
1.022
1.301
u_la0_top/un1_match_final_3_x_cZ
2.442
3.100
u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ
3.307
3.753
u_la0_top/triger_level_cnt_0_sqmuxa_cZ
4.248
4.792
u_la0_top/u_ao_mem_ctrl/g0_2
5.055
5.501
u_la0_top/u_ao_mem_ctrl/g0_0_cZ
5.705
6.097
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
6.784
=====
SETUP
2.511
6.434
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/genblk1.u_ao_match_0/match_sep
6.434
=====
SETUP
2.577
6.368
8.945
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[0]
1.022
1.301
u_la0_top/un1_match_final_3_x_cZ
2.442
3.100
u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ
3.307
3.753
u_la0_top/triger_level_cnt_0_sqmuxa_cZ
4.248
4.792
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ
5.684
6.368
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
6.368
=====
SETUP
2.580
6.365
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/capture_window_sel[3]
6.365
=====
SETUP
2.594
6.351
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_loop_Z
6.351
=====
SETUP
2.606
6.339
8.945
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[0]
1.022
1.301
u_la0_top/un1_match_final_3_x_cZ
2.442
3.100
u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ
3.307
3.753
u_la0_top/triger_level_cnt_0_sqmuxa_cZ
4.248
4.792
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]
5.655
6.339
u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]
6.339
=====
SETUP
2.760
6.185
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]
6.185
=====
SETUP
2.760
6.185
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]
6.185
=====
SETUP
2.760
6.185
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]
6.185
=====
SETUP
2.760
6.185
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]
6.185
=====
SETUP
2.760
6.185
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]
6.185
=====
SETUP
2.760
6.185
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]
6.185
=====
SETUP
2.768
6.177
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/capture_window_sel_Z[0]
6.177
=====
SETUP
2.768
6.177
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/capture_window_sel_Z[1]
6.177
=====
SETUP
2.768
6.177
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/capture_window_sel_Z[2]
6.177
=====
SETUP
2.768
6.177
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/internal_reg_start_dly_Z[0]
6.177
=====
SETUP
2.774
6.172
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/internal_reg_start_syn_Z[0]
6.172
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
6.150
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]
6.150
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]
6.150
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]
6.150
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/internal_reg_start_syn_Z[1]
6.150
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/triger_level_cnt_Z[0]
6.150
=====
SETUP
2.795
6.150
8.945
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
5.044
5.323
u_la0_top/triger_level_cnt_Z[1]
6.150
=====
HOLD
0.097
1.207
1.110
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
0.965
1.207
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
1.207
=====
HOLD
0.368
1.346
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_force_triger_syn_Z[0]
0.965
1.206
u_la0_top/internal_reg_force_triger_syn_Z[1]
1.346
=====
HOLD
0.528
1.506
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_syn_Z[0]
0.965
1.207
u_la0_top/internal_reg_start_syn_Z[1]
1.506
=====
HOLD
0.528
5.518
4.990
I_phy1_rxc_ibuf
4.000
4.813
u_la0_top/rst_ao_syn_Z
4.976
5.219
u_la0_top/rst_ao_Z
5.518
=====
HOLD
0.543
1.521
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]
0.965
1.207
u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]
1.521
=====
HOLD
0.582
1.559
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[3]
0.965
1.207
u_la0_top/triger_level_cnt_4_cZ[3]
1.211
1.559
u_la0_top/triger_level_cnt_Z[3]
1.559
=====
HOLD
0.585
1.562
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[0]
0.965
1.207
u_la0_top/triger_level_cnt_4_cZ[0]
1.214
1.562
u_la0_top/triger_level_cnt_Z[0]
1.562
=====
HOLD
0.646
1.624
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel_Z[2]
0.965
1.207
u_la0_top/capture_window_sel_3_cZ[2]
1.211
1.624
u_la0_top/capture_window_sel_Z[2]
1.624
=====
HOLD
0.648
1.626
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[1]
0.965
1.207
u_la0_top/triger_level_cnt_4_cZ[1]
1.213
1.626
u_la0_top/triger_level_cnt_Z[1]
1.626
=====
HOLD
0.649
1.627
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel_Z[0]
0.965
1.207
u_la0_top/capture_window_sel_3_cZ[0]
1.214
1.627
u_la0_top/capture_window_sel_Z[0]
1.627
=====
HOLD
0.670
1.648
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[2]
0.965
1.207
u_la0_top/triger_level_cnt_4_cZ[2]
1.211
1.648
u_la0_top/triger_level_cnt_Z[2]
1.648
=====
HOLD
0.671
1.649
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[8]
1.371
1.649
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]
1.649
=====
HOLD
0.671
1.649
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[9]
1.371
1.649
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]
1.649
=====
HOLD
0.710
1.688
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[0]
0.965
1.207
u_la0_top/internal_reg_start_dly_Z[1]
1.688
=====
HOLD
0.732
1.710
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/capture_loop_Z
1.710
=====
HOLD
0.741
1.719
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]
1.371
1.719
u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]
1.719
=====
HOLD
0.789
1.767
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel_Z[1]
0.965
1.206
u_la0_top/capture_window_sel_3_cZ[1]
1.354
1.767
u_la0_top/capture_window_sel_Z[1]
1.767
=====
HOLD
0.809
1.787
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel[3]
0.965
1.206
u_la0_top/capture_window_sel_3_cZ[3]
1.350
1.787
u_la0_top/capture_window_sel[3]
1.787
=====
HOLD
0.825
1.803
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[0]
1.524
1.803
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]
1.803
=====
HOLD
0.833
1.895
1.063
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
1.895
=====
HOLD
0.842
1.820
0.978
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_syn_Z[1]
0.965
1.207
u_la0_top/internal_reg_start_dly_2_cZ[0]
1.542
1.820
u_la0_top/internal_reg_start_dly_Z[0]
1.820
=====
HOLD
0.850
2.071
1.222
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
2.071
=====
HOLD
0.850
2.071
1.222
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
2.071
=====
HOLD
0.850
2.071
1.222
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[1]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
2.071
=====
HOLD
0.850
2.071
1.222
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]
0.965
1.207
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
2.071
