 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0780 0.0290 0.0060 2.14683  1.24879  3.39561           1       65.5636  mFA  K/M      | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0780 0.0000 0.0060          1.42116                                     mF            | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1560 0.0780 0.0560 38.5065  27.4061  65.9126           32      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.1620 0.0060 0.0560          0.949653                                    MmF           | 
|    regB/out_reg[1]/Q         DFF_X1        Fall  0.3080 0.1460 0.0490 6.11916  36.6034  42.7226           25      60.8733  MF            | 
|    regB/out[1]                             Fall  0.3080 0.0000                                                                           | 
|    mult/inputB[1]                          Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/inputB[1]                      Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/i_0/A2           AOI22_X1      Fall  0.3080 0.0000 0.0490          1.43339                                                   | 
|    mult/i_0/i_0/ZN           AOI22_X1      Rise  0.3520 0.0440 0.0230 0.72011  1.56385  2.28396           1       61.8025                | 
|    mult/i_0/i_1/A2           NOR2_X1       Rise  0.3520 0.0000 0.0230          1.65135                                                   | 
|    mult/i_0/i_1/ZN           NOR2_X1       Fall  0.3680 0.0160 0.0080 2.54353  0.894119 3.43765           1       61.8025                | 
|    mult/i_0/result[1]                      Fall  0.3680 0.0000                                                                           | 
|    mult/result[1]                          Fall  0.3680 0.0000                                                                           | 
|    outA/inp[1]                             Fall  0.3680 0.0000                                                                           | 
|    outA/i_0_3/A2             AND2_X1       Fall  0.3680 0.0000 0.0080          0.894119                                                  | 
|    outA/i_0_3/ZN             AND2_X1       Fall  0.3980 0.0300 0.0060 0.408876 1.06234  1.47122           1       62.9581                | 
|    outA/out_reg[1]/D         DFF_X1        Fall  0.3980 0.0000 0.0060          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0070 2.41102  1.42116  3.83218           1       60.1594  mFA  K/M      | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0070          1.42116                                     mF            | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1620 0.0830 0.0640 43.2308  30.3889  73.6197           32      65.5636  mF   K/M      | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.1710 0.0090 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3980        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0810 0.0320 0.0090 3.93125  3.74636  7.67762           3       65.8845  mFA  K/M      | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0810 0.0000 0.0090          1.42116                                     mF            | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1270 0.0460 0.0230 12.5913  11.1337  23.725            13      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1290 0.0020 0.0230          0.949653                                    MmF           | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2630 0.1340 0.0490 13.2348  27.177   40.4118           18      62.5879  MF            | 
|    regA/out[30]                            Fall  0.2630 0.0000                                                                           | 
|    mult/inputA[30]                         Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/inputA[30]                     Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/i_4686/A1        NAND2_X1      Fall  0.2660 0.0030 0.0490          1.5292                                                    | 
|    mult/i_0/i_4686/ZN        NAND2_X1      Rise  0.2970 0.0310 0.0180 0.398479 2.12585  2.52433           1       62.5879                | 
|    mult/i_0/i_4684/A         XNOR2_X1      Rise  0.2970 0.0000 0.0180          2.23275                                                   | 
|    mult/i_0/i_4684/ZN        XNOR2_X1      Fall  0.3190 0.0220 0.0120 0.972441 2.97377  3.94621           2       62.5879                | 
|    mult/i_0/i_4682/B2        AOI21_X1      Fall  0.3190 0.0000 0.0120          1.40993                                                   | 
|    mult/i_0/i_4682/ZN        AOI21_X1      Rise  0.3530 0.0340 0.0170 0.454779 1.54936  2.00414           1       62.5879                | 
|    mult/i_0/i_4681/A         INV_X1        Rise  0.3530 0.0000 0.0170          1.70023                                                   | 
|    mult/i_0/i_4681/ZN        INV_X1        Fall  0.3710 0.0180 0.0100 1.34062  5.41147  6.75209           3       62.5879                | 
|    mult/i_0/i_4703/B         XNOR2_X1      Fall  0.3710 0.0000 0.0100          2.36817                                                   | 
|    mult/i_0/i_4703/ZN        XNOR2_X1      Rise  0.4010 0.0300 0.0120 0.400463 0.894119 1.29458           1       59.8456                | 
|    mult/i_0/result[61]                     Rise  0.4010 0.0000                                                                           | 
|    mult/result[61]                         Rise  0.4010 0.0000                                                                           | 
|    outB/inp[29]                            Rise  0.4010 0.0000                                                                           | 
|    outB/i_0_31/A2            AND2_X1       Rise  0.4010 0.0000 0.0120          0.97463                                                   | 
|    outB/i_0_31/ZN            AND2_X1       Rise  0.4320 0.0310 0.0080 0.400463 1.06234  1.46281           1       59.8456                | 
|    outB/out_reg[29]/D        DFF_X1        Rise  0.4320 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0060 1.55699  1.42116  2.97815           1       65.8845  mFA  K/M      | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0060          1.42116                                     mF            | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1630 0.0840 0.0640 43.9521  30.3889  74.341            32      64.1518  mF   K/M      | 
|    outB/out_reg[29]/CK       DFF_X1        Rise  0.1700 0.0070 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1700 0.1700 | 
| library hold check                       |  0.0190 0.1890 | 
| data required time                       |  0.1890        | 
|                                          |                | 
| data arrival time                        |  0.4320        | 
| data required time                       | -0.1890        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2440        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0780 0.0290 0.0060 2.14683  1.24879  3.39561           1       65.5636  mFA  K/M      | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0780 0.0000 0.0060          1.42116                                     mF            | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1560 0.0780 0.0560 38.5065  27.4061  65.9126           32      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1620 0.0060 0.0560          0.949653                                    MmF           | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.3080 0.1460 0.0510 7.18263  36.6937  43.8763           24      61.8025  MF            | 
|    regB/out[0]                             Fall  0.3080 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/i_1655/A2        NAND2_X1      Fall  0.3080 0.0000 0.0510          1.50228                                                   | 
|    mult/i_0/i_1655/ZN        NAND2_X1      Rise  0.3440 0.0360 0.0200 0.299637 2.39772  2.69736           2       61.8025                | 
|    mult/i_0/i_1654/A2        NAND2_X1      Rise  0.3440 0.0000 0.0200          1.6642                                                    | 
|    mult/i_0/i_1654/ZN        NAND2_X1      Fall  0.3640 0.0200 0.0100 0.202293 3.04777  3.25006           2       61.8025                | 
|    mult/i_0/i_1652/A1        NAND2_X1      Fall  0.3640 0.0000 0.0100          1.5292                                                    | 
|    mult/i_0/i_1652/ZN        NAND2_X1      Rise  0.3810 0.0170 0.0100 0.270738 2.12585  2.39659           1       61.8025                | 
|    mult/i_0/i_1649/A         XNOR2_X1      Rise  0.3810 0.0000 0.0100          2.23275                                                   | 
|    mult/i_0/i_1649/ZN        XNOR2_X1      Fall  0.3990 0.0180 0.0110 2.54353  0.894119 3.43765           1       61.8025                | 
|    mult/i_0/result[2]                      Fall  0.3990 0.0000                                                                           | 
|    mult/result[2]                          Fall  0.3990 0.0000                                                                           | 
|    outA/inp[2]                             Fall  0.3990 0.0000                                                                           | 
|    outA/i_0_4/A2             AND2_X1       Fall  0.3990 0.0000 0.0110          0.894119                                                  | 
|    outA/i_0_4/ZN             AND2_X1       Fall  0.4300 0.0310 0.0060 0.408876 1.06234  1.47122           1       62.9581                | 
|    outA/out_reg[2]/D         DFF_X1        Fall  0.4300 0.0000 0.0060          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0070 2.41102  1.42116  3.83218           1       60.1594  mFA  K/M      | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0070          1.42116                                     mF            | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1620 0.0830 0.0640 43.2308  30.3889  73.6197           32      65.5636  mF   K/M      | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.1710 0.0090 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.4300        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2490        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0810 0.0320 0.0090 3.93125  3.74636  7.67762           3       65.8845  mFA  K/M      | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0810 0.0000 0.0090          1.42116                                     mF            | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1270 0.0460 0.0230 12.5913  11.1337  23.725            13      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1290 0.0020 0.0230          0.949653                                    MmF           | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2630 0.1340 0.0490 13.2348  27.177   40.4118           18      62.5879  MF            | 
|    regA/out[30]                            Fall  0.2630 0.0000                                                                           | 
|    mult/inputA[30]                         Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/inputA[30]                     Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/i_1687/A4        NAND4_X1      Fall  0.2670 0.0040 0.0490          1.48764                                                   | 
|    mult/i_0/i_1687/ZN        NAND4_X1      Rise  0.3140 0.0470 0.0240 0.328536 3.04777  3.37631           2       62.5879                | 
|    mult/i_0/i_1683/A         OAI21_X1      Rise  0.3140 0.0000 0.0240          1.67072                                                   | 
|    mult/i_0/i_1683/ZN        OAI21_X1      Fall  0.3390 0.0250 0.0120 1.36132  3.94473  5.30605           3       62.5879                | 
|    mult/i_0/i_1678/A2        NAND3_X1      Fall  0.3390 0.0000 0.0120          1.52898                                                   | 
|    mult/i_0/i_1678/ZN        NAND3_X1      Rise  0.3630 0.0240 0.0140 0.599274 3.06793  3.66721           2       62.5879                | 
|    mult/i_0/i_4689/A         OAI21_X1      Rise  0.3630 0.0000 0.0140          1.67072                                                   | 
|    mult/i_0/i_4689/ZN        OAI21_X1      Fall  0.3800 0.0170 0.0080 0.386334 2.36355  2.74988           1       62.5879                | 
|    mult/i_0/i_4690/B         XOR2_X1       Fall  0.3800 0.0000 0.0080          2.41145                                                   | 
|    mult/i_0/i_4690/Z         XOR2_X1       Rise  0.4070 0.0270 0.0160 0.173394 0.894119 1.06751           1       59.8456                | 
|    mult/i_0/result[60]                     Rise  0.4070 0.0000                                                                           | 
|    mult/result[60]                         Rise  0.4070 0.0000                                                                           | 
|    outB/inp[28]                            Rise  0.4070 0.0000                                                                           | 
|    outB/i_0_30/A2            AND2_X1       Rise  0.4070 0.0000 0.0160          0.97463                                                   | 
|    outB/i_0_30/ZN            AND2_X1       Rise  0.4390 0.0320 0.0080 0.170352 1.06234  1.23269           1       59.8456                | 
|    outB/out_reg[28]/D        DFF_X1        Rise  0.4390 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0060 1.55699  1.42116  2.97815           1       65.8845  mFA  K/M      | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0060          1.42116                                     mF            | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1630 0.0840 0.0640 43.9521  30.3889  74.341            32      64.1518  mF   K/M      | 
|    outB/out_reg[28]/CK       DFF_X1        Rise  0.1700 0.0070 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1700 0.1700 | 
| library hold check                       |  0.0190 0.1890 | 
| data required time                       |  0.1890        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.1890        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2510        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0810 0.0320 0.0090 3.93125  3.74636  7.67762           3       65.8845  mFA  K/M      | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0810 0.0000 0.0090          1.42116                                     mF            | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1270 0.0460 0.0230 12.5913  11.1337  23.725            13      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1290 0.0020 0.0230          0.949653                                    MmF           | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2630 0.1340 0.0490 13.2348  27.177   40.4118           18      62.5879  MF            | 
|    regA/out[30]                            Fall  0.2630 0.0000                                                                           | 
|    mult/inputA[30]                         Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/inputA[30]                     Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/i_4686/A1        NAND2_X1      Fall  0.2660 0.0030 0.0490          1.5292                                                    | 
|    mult/i_0/i_4686/ZN        NAND2_X1      Rise  0.2970 0.0310 0.0180 0.398479 2.12585  2.52433           1       62.5879                | 
|    mult/i_0/i_4684/A         XNOR2_X1      Rise  0.2970 0.0000 0.0180          2.23275                                                   | 
|    mult/i_0/i_4684/ZN        XNOR2_X1      Rise  0.3430 0.0460 0.0180 0.972441 2.97377  3.94621           2       62.5879                | 
|    mult/i_0/i_4683/A2        NOR2_X1       Rise  0.3430 0.0000 0.0180          1.65135                                                   | 
|    mult/i_0/i_4683/ZN        NOR2_X1       Fall  0.3610 0.0180 0.0100 0.77571  4.51375  5.28946           3       62.5879                | 
|    mult/i_0/i_1646/A         OAI21_X1      Fall  0.3610 0.0000 0.0100          1.51857                                                   | 
|    mult/i_0/i_1646/ZN        OAI21_X1      Rise  0.3880 0.0270 0.0180 1.87169  3.03715  4.90884           2       62.5879                | 
|    mult/i_0/i_4711/A         OAI21_X1      Rise  0.3880 0.0000 0.0180          1.67072                                                   | 
|    mult/i_0/i_4711/ZN        OAI21_X1      Fall  0.4030 0.0150 0.0060 0.170352 0.894119 1.06447           1       59.8456                | 
|    mult/i_0/result[63]                     Fall  0.4030 0.0000                                                                           | 
|    mult/result[63]                         Fall  0.4030 0.0000                                                                           | 
|    outB/inp[31]                            Fall  0.4030 0.0000                                                                           | 
|    outB/i_0_33/A2            AND2_X1       Fall  0.4030 0.0000 0.0060          0.894119                                                  | 
|    outB/i_0_33/ZN            AND2_X1       Fall  0.4320 0.0290 0.0060 0.416795 1.06234  1.47914           1       59.8456                | 
|    outB/out_reg[31]/D        DFF_X1        Fall  0.4320 0.0000 0.0060          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0060 1.55699  1.42116  2.97815           1       65.8845  mFA  K/M      | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0060          1.42116                                     mF            | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1630 0.0840 0.0640 43.9521  30.3889  74.341            32      64.1518  mF   K/M      | 
|    outB/out_reg[31]/CK       DFF_X1        Rise  0.1700 0.0070 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1700 0.1700 | 
| library hold check                       |  0.0110 0.1810 | 
| data required time                       |  0.1810        | 
|                                          |                | 
| data arrival time                        |  0.4320        | 
| data required time                       | -0.1810        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2520        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0810 0.0320 0.0090 3.93125  3.74636  7.67762           3       65.8845  mFA  K/M      | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0810 0.0000 0.0090          1.42116                                     mF            | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1270 0.0460 0.0230 12.5913  11.1337  23.725            13      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1290 0.0020 0.0230          0.949653                                    MmF           | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2630 0.1340 0.0490 13.2348  27.177   40.4118           18      62.5879  MF            | 
|    regA/out[30]                            Fall  0.2630 0.0000                                                                           | 
|    mult/inputA[30]                         Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/inputA[30]                     Fall  0.2630 0.0000                                                                           | 
|    mult/i_0/i_1688/A2        NAND2_X1      Fall  0.2660 0.0030 0.0490          1.50228                                                   | 
|    mult/i_0/i_1688/ZN        NAND2_X1      Rise  0.3130 0.0470 0.0250 0.892523 5.17665  6.06917           3       62.5879                | 
|    mult/i_0/i_1647/A1        NAND3_X1      Rise  0.3130 0.0000 0.0250          1.59029                                                   | 
|    mult/i_0/i_1647/ZN        NAND3_X1      Fall  0.3370 0.0240 0.0140 0.596684 1.55833  2.15501           1       62.5879                | 
|    mult/i_0/i_1648/B2        OAI21_X1      Fall  0.3370 0.0000 0.0140          1.55833                                                   | 
|    mult/i_0/i_1648/ZN        OAI21_X1      Rise  0.3880 0.0510 0.0180 1.0837   3.92649  5.01019           2       62.5879                | 
|    mult/i_0/i_4710/B         XNOR2_X1      Rise  0.3880 0.0000 0.0180          2.57361                                                   | 
|    mult/i_0/i_4710/ZN        XNOR2_X1      Fall  0.4060 0.0180 0.0070 0.173394 0.894119 1.06751           1       59.8456                | 
|    mult/i_0/result[62]                     Fall  0.4060 0.0000                                                                           | 
|    mult/result[62]                         Fall  0.4060 0.0000                                                                           | 
|    outB/inp[30]                            Fall  0.4060 0.0000                                                                           | 
|    outB/i_0_32/A2            AND2_X1       Fall  0.4060 0.0000 0.0070          0.894119                                                  | 
|    outB/i_0_32/ZN            AND2_X1       Fall  0.4350 0.0290 0.0060 0.299637 1.06234  1.36198           1       59.8456                | 
|    outB/out_reg[30]/D        DFF_X1        Fall  0.4350 0.0000 0.0060          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0060 1.55699  1.42116  2.97815           1       65.8845  mFA  K/M      | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0060          1.42116                                     mF            | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1630 0.0840 0.0640 43.9521  30.3889  74.341            32      64.1518  mF   K/M      | 
|    outB/out_reg[30]/CK       DFF_X1        Rise  0.1700 0.0070 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1700 0.1700 | 
| library hold check                       |  0.0110 0.1810 | 
| data required time                       |  0.1810        | 
|                                          |                | 
| data arrival time                        |  0.4350        | 
| data required time                       | -0.1810        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2550        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0810 0.0320 0.0090 3.93125  3.74636  7.67762           3       65.8845  mFA  K/M      | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0810 0.0000 0.0090          1.42116                                     mF            | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1270 0.0460 0.0230 12.5913  11.1337  23.725            13      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.1290 0.0020 0.0230          0.949653                                    MmF           | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.2170 0.0880 0.0060 0.397328 1.23817  1.6355            1       62.9581  MF            | 
|    regA/drc_ipo_c63/A        CLKBUF_X2     Fall  0.2170 0.0000 0.0060          1.23817                                                   | 
|    regA/drc_ipo_c63/Z        CLKBUF_X2     Fall  0.3210 0.1040 0.0840 27.2429  38.9647  66.2076           26      62.9581                | 
|    regA/out[0]                             Fall  0.3210 0.0000                                                                           | 
|    mult/inputA[0]                          Fall  0.3210 0.0000                                                                           | 
|    mult/i_0/inputA[0]                      Fall  0.3210 0.0000                                                                           | 
|    mult/i_0/i_1674/A2        NAND2_X1      Fall  0.3240 0.0030 0.0840          1.50228                                                   | 
|    mult/i_0/i_1674/ZN        NAND2_X1      Rise  0.3700 0.0460 0.0250 0.473031 2.36355  2.83658           1       61.8025                | 
|    mult/i_0/i_1675/B         XOR2_X1       Rise  0.3700 0.0000 0.0250          2.36355                                                   | 
|    mult/i_0/i_1675/Z         XOR2_X1       Fall  0.3960 0.0260 0.0140 1.21067  3.77809  4.98876           2       61.8025                | 
|    mult/i_0/i_1676/B         XNOR2_X1      Fall  0.3960 0.0000 0.0140          2.36817                                                   | 
|    mult/i_0/i_1676/ZN        XNOR2_X1      Rise  0.4290 0.0330 0.0120 0.685029 0.894119 1.57915           1       61.8025                | 
|    mult/i_0/result[3]                      Rise  0.4290 0.0000                                                                           | 
|    mult/result[3]                          Rise  0.4290 0.0000                                                                           | 
|    outA/inp[3]                             Rise  0.4290 0.0000                                                                           | 
|    outA/i_0_5/A2             AND2_X1       Rise  0.4290 0.0000 0.0120          0.97463                                                   | 
|    outA/i_0_5/ZN             AND2_X1       Rise  0.4610 0.0320 0.0090 0.670919 1.06234  1.73326           1       61.8025                | 
|    outA/out_reg[3]/D         DFF_X1        Rise  0.4610 0.0000 0.0090          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0070 2.41102  1.42116  3.83218           1       60.1594  mFA  K/M      | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0070          1.42116                                     mF            | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1620 0.0830 0.0640 43.2308  30.3889  73.6197           32      65.5636  mF   K/M      | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.1720 0.0100 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0200 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.4610        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2700        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0780 0.0290 0.0060 2.14683  1.24879  3.39561           1       65.5636  mFA  K/M      | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0780 0.0000 0.0060          1.42116                                     mF            | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1560 0.0780 0.0560 38.5065  27.4061  65.9126           32      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1620 0.0060 0.0560          0.949653                                    MmF           | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.3080 0.1460 0.0510 7.18263  36.6937  43.8763           24      61.8025  MF            | 
|    regB/out[0]                             Fall  0.3080 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/i_1661/A         INV_X1        Fall  0.3120 0.0040 0.0510          1.54936                                                   | 
|    mult/i_0/i_1661/ZN        INV_X1        Rise  0.4000 0.0880 0.0600 7.52761  16.6478  24.1754           12      61.8025                | 
|    mult/i_0/i_1651/A2        NOR2_X1       Rise  0.4000 0.0000 0.0600          1.65135                                                   | 
|    mult/i_0/i_1651/ZN        NOR2_X1       Fall  0.4210 0.0210 0.0180 2.14905  1.78824  3.93729           2       61.8025                | 
|    mult/i_0/result[0]                      Fall  0.4210 0.0000                                                                           | 
|    mult/result[0]                          Fall  0.4210 0.0000                                                                           | 
|    outA/inp[0]                             Fall  0.4210 0.0000                                                                           | 
|    outA/i_0_2/A2             AND2_X1       Fall  0.4210 0.0000 0.0180          0.894119                                                  | 
|    outA/i_0_2/ZN             AND2_X1       Fall  0.4570 0.0360 0.0070 1.11238  1.06234  2.17472           1       61.8025                | 
|    outA/out_reg[0]/D         DFF_X1        Fall  0.4570 0.0000 0.0070          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0070 2.41102  1.42116  3.83218           1       60.1594  mFA  K/M      | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0070          1.42116                                     mF            | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1620 0.0830 0.0640 43.2308  30.3889  73.6197           32      65.5636  mF   K/M      | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.1720 0.0100 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0110 0.1830 | 
| data required time                       |  0.1830        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.1830        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2750        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0780 0.0290 0.0060 2.14683  1.24879  3.39561           1       65.5636  mFA  K/M      | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0780 0.0000 0.0060          1.42116                                     mF            | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1560 0.0780 0.0560 38.5065  27.4061  65.9126           32      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1620 0.0060 0.0560          0.949653                                    MmF           | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.3080 0.1460 0.0510 7.18263  36.6937  43.8763           24      61.8025  MF            | 
|    regB/out[0]                             Fall  0.3080 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.3080 0.0000                                                                           | 
|    mult/i_0/i_1665/A1        NAND2_X1      Fall  0.3080 0.0000 0.0510          1.5292                                                    | 
|    mult/i_0/i_1665/ZN        NAND2_X1      Rise  0.3530 0.0450 0.0250 1.17217  5.06957  6.24174           3       61.8025                | 
|    mult/i_0/i_1666/A         XNOR2_X1      Rise  0.3530 0.0000 0.0250          2.23275                                                   | 
|    mult/i_0/i_1666/ZN        XNOR2_X1      Fall  0.3740 0.0210 0.0100 0.704223 2.32158  3.0258            2       61.8025                | 
|    mult/i_0/i_1670/A1        NAND2_X1      Fall  0.3740 0.0000 0.0100          1.5292                                                    | 
|    mult/i_0/i_1670/ZN        NAND2_X1      Rise  0.3940 0.0200 0.0120 0.636899 2.9491   3.586             2       61.8025                | 
|    mult/i_0/i_9/B1           AOI21_X1      Rise  0.3940 0.0000 0.0120          1.647                                                     | 
|    mult/i_0/i_9/ZN           AOI21_X1      Fall  0.4160 0.0220 0.0090 1.15337  3.80155  4.95492           2       61.8025                | 
|    mult/i_0/i_10/B           XNOR2_X1      Fall  0.4160 0.0000 0.0090          2.36817                                                   | 
|    mult/i_0/i_10/ZN          XNOR2_X1      Rise  0.4500 0.0340 0.0140 1.21152  0.894119 2.10564           1       61.8025                | 
|    mult/i_0/result[4]                      Rise  0.4500 0.0000                                                                           | 
|    mult/result[4]                          Rise  0.4500 0.0000                                                                           | 
|    outA/inp[4]                             Rise  0.4500 0.0000                                                                           | 
|    outA/i_0_6/A2             AND2_X1       Rise  0.4500 0.0000 0.0140          0.97463                                                   | 
|    outA/i_0_6/ZN             AND2_X1       Rise  0.4850 0.0350 0.0100 1.38239  1.06234  2.44473           1       61.8025                | 
|    outA/out_reg[4]/D         DFF_X1        Rise  0.4850 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0070 2.41102  1.42116  3.83218           1       60.1594  mFA  K/M      | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0070          1.42116                                     mF            | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1620 0.0830 0.0640 43.2308  30.3889  73.6197           32      65.5636  mF   K/M      | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.1720 0.0100 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0210 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.4850        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2930        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.24879  11.5114           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0480 0.0480 0.0260 13.4844  16.0064  29.4907           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0480 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0490 0.0010 0.0260          4.43894                                     mFA           | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0810 0.0320 0.0090 3.93125  3.74636  7.67762           3       65.8845  mFA  K/M      | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0810 0.0000 0.0090          1.42116                                     mF            | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1270 0.0460 0.0230 12.5913  11.1337  23.725            13      61.8025  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.1290 0.0020 0.0230          0.949653                                    MmF           | 
|    regA/out_reg[0]/Q         DFF_X1        Rise  0.2230 0.0940 0.0080 0.397328 1.23817  1.6355            1       62.9581  MF            | 
|    regA/drc_ipo_c63/A        CLKBUF_X2     Rise  0.2230 0.0000 0.0080          1.40591                                                   | 
|    regA/drc_ipo_c63/Z        CLKBUF_X2     Rise  0.3200 0.0970 0.0850 27.2429  38.9647  66.2076           26      62.9581                | 
|    regA/out[0]                             Rise  0.3200 0.0000                                                                           | 
|    mult/inputA[0]                          Rise  0.3200 0.0000                                                                           | 
|    mult/i_0/inputA[0]                      Rise  0.3200 0.0000                                                                           | 
|    mult/i_0/i_3264/A1        NAND2_X1      Rise  0.3240 0.0040 0.0850          1.59903                                                   | 
|    mult/i_0/i_3264/ZN        NAND2_X1      Fall  0.3570 0.0330 0.0200 0.576839 3.92649  4.50333           2       61.8025                | 
|    mult/i_0/i_6/B            XNOR2_X1      Fall  0.3570 0.0000 0.0200          2.36817                                                   | 
|    mult/i_0/i_6/ZN           XNOR2_X1      Rise  0.4110 0.0540 0.0200 1.29425  3.88386  5.17811           2       61.8025                | 
|    mult/i_0/i_11/B2          AOI22_X1      Rise  0.4110 0.0000 0.0200          1.62303                                                   | 
|    mult/i_0/i_11/ZN          AOI22_X1      Fall  0.4380 0.0270 0.0130 0.530829 3.58393  4.11476           2       61.8025                | 
|    mult/i_0/i_17/A           XNOR2_X1      Fall  0.4380 0.0000 0.0130          2.12585                                                   | 
|    mult/i_0/i_17/ZN          XNOR2_X1      Rise  0.4660 0.0280 0.0120 0.670919 0.894119 1.56504           1       61.8025                | 
|    mult/i_0/result[5]                      Rise  0.4660 0.0000                                                                           | 
|    mult/result[5]                          Rise  0.4660 0.0000                                                                           | 
|    outA/inp[5]                             Rise  0.4660 0.0000                                                                           | 
|    outA/i_0_7/A2             AND2_X1       Rise  0.4660 0.0000 0.0120          0.97463                                                   | 
|    outA/i_0_7/ZN             AND2_X1       Rise  0.5000 0.0340 0.0100 1.38239  1.06234  2.44473           1       61.8025                | 
|    outA/out_reg[5]/D         DFF_X1        Rise  0.5000 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 10.2626  1.42116  11.6837           1       59.8456  c    K/M      | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0490 0.0490 0.0280 13.4844  17.7558  31.2401           4       60.8733  mF   K/M      | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0490 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0500 0.0010 0.0280          4.43894                                     mFA           | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0790 0.0290 0.0070 2.41102  1.42116  3.83218           1       60.1594  mFA  K/M      | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0790 0.0000 0.0070          1.42116                                     mF            | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1620 0.0830 0.0640 43.2308  30.3889  73.6197           32      65.5636  mF   K/M      | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.1720 0.0100 0.0630          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0210 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.5000        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3080        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1836M, PVMEM - 2638M)
