// Seed: 2608760755
module module_0 (
    input  uwire id_0,
    output tri0  id_1
    , id_9, id_10,
    output wand  id_2,
    output wire  id_3,
    input  wire  id_4,
    output tri1  id_5,
    input  wand  id_6,
    output tri   id_7
);
  wire id_11 = ~id_0;
  logic [1 'b0 : (  1  )] id_12;
  ;
  logic id_13;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output tri id_2,
    input supply0 id_3,
    output wand id_4,
    input supply0 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8
);
  logic [-1 : 1] id_10 = id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_8,
      id_5,
      id_2,
      id_6,
      id_1
  );
endmodule
