// Seed: 1435331737
module module_0;
  logic id_1;
  assign id_1[-1] = 1;
  string [-1  &  1 'b0 : 1] id_2 = "";
endmodule
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 module_1
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input wire id_7,
    output tri id_8,
    output tri0 id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12
);
  id_14 :
  assert property (@(posedge ~id_2) -1'b0)
  else $unsigned(58);
  ;
  module_0 modCall_1 ();
endmodule
