#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 25 22:04:05 2024
# Process ID: 13300
# Current directory: D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1
# Command line: vivado.exe -log design_1_top_fpga417_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_fpga417_0_0.tcl
# Log file: D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1/design_1_top_fpga417_0_0.vds
# Journal file: D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1\vivado.jou
# Running On: E5-CSE-136-19, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16888 MB
#-----------------------------------------------------------
source design_1_top_fpga417_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/final_project_cmpen417/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_top_fpga417_0_0
Command: synth_design -top design_1_top_fpga417_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10440
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.629 ; gain = 407.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_fpga417_0_0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ip/design_1_top_fpga417_0_0_1/synth/design_1_top_fpga417_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle8_s_axi' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle8_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle8_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle8_s_axi' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle8_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_control_s_axi' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_control_s_axi.v:215]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_control_s_axi' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_store' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_srl' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_srl' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_mem' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_mem' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_store' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_load' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_mem__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_mem__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_load' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_write' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_throttle' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized5' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized5' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized6' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_srl__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_fifo__parameterized6' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_throttle' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_write' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_read' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi_read' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle1_m_axi' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_store' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_srl' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_srl' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_mem' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_mem' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_store' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_load' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_mem__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_mem__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_load' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_write' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_throttle' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized5' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized5' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized6' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_srl__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_fifo__parameterized6' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_throttle' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_write' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_read' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi_read' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle2_m_axi' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_store' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_srl' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_srl' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_mem' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_mem' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_store' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_load' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_mem__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_mem__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_load' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_write' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_throttle' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized5' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized5' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized6' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_srl__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_fifo__parameterized6' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_throttle' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_write' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_read' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi_read' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle3_m_axi' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_store' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_fifo' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_srl' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_srl' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_mem' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_mem' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized1' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized1' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_store' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_load' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized3' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_mem__parameterized0' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_mem__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_load' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_write' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_reg_slice' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_reg_slice' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized4' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized2' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized2' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'top_fpga417_bundle4_m_axi_throttle' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2224]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized0' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized3' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized5' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_srl__parameterized4' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga417_bundle4_m_axi_fifo__parameterized6' (0#1) [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2551]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle4_m_axi.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle5_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle5_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle5_m_axi.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle6_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle6_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle6_m_axi.v:1708]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3876] $readmem data file './top_fpga417_cordic_Pipeline_VITIS_LOOP_93_1_cordic_phase_V_ROM_AUTO_1R.dat' is read successfully [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_cordic_Pipeline_VITIS_LOOP_93_1_cordic_phase_V_ROM_AUTO_1R.v:28]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_bundle8_s_axi.v:250]
WARNING: [Synth 8-7129] Port rst in module top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_fpga417_cordic_Pipeline_VITIS_LOOP_93_1_cordic_phase_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_ARREADY in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RVALID in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[31] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[30] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[29] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[28] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[27] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[26] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[25] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[24] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[23] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[22] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[21] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[20] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[19] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[18] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[17] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[16] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[15] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[14] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[13] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[12] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[11] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[10] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[9] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[8] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[7] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[6] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[5] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[4] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[3] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[2] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[1] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RDATA[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RLAST in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RID[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[8] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[7] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[6] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[5] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[4] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[3] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[2] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[1] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RFIFONUM[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RUSER[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RRESP[1] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_RRESP[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_BRESP[1] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_BRESP[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_BID[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle5_BUSER[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port mag[1] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port mag[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_ARREADY in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RVALID in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[31] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[30] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[29] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[28] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[27] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[26] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[25] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[24] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[23] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[22] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[21] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[20] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[19] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[18] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[17] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[16] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[15] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[14] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[13] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[12] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[11] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[10] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[9] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[8] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[7] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[6] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[5] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[4] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[3] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[2] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[1] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RDATA[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RLAST in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RID[0] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[8] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[7] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[6] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[5] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[4] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[3] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[2] in module top_fpga417_cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle6_RFIFONUM[1] in module top_fpga417_cordic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1546.168 ; gain = 710.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1546.168 ; gain = 710.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1546.168 ; gain = 710.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1546.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ip/design_1_top_fpga417_0_0_1/constraints/top_fpga417_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ip/design_1_top_fpga417_0_0_1/constraints/top_fpga417_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1738.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1798.480 ; gain = 59.680
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_fpga417_bundle8_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_fpga417_bundle8_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_fpga417_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_fpga417_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle5_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle5_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle5_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle5_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle6_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle6_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle6_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fpga417_bundle6_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'm_9_reg_1247_reg' and it is trimmed from '40' to '23' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_cordic.v:567]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_8_reg_1257_reg' and it is trimmed from '63' to '23' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_cordic.v:560]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln1099_reg_1212_reg' and it is trimmed from '21' to '5' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_cordic.v:539]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_fpga417_bundle8_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_fpga417_bundle8_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_fpga417_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_fpga417_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle5_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle5_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle5_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle5_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle6_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle6_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle6_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fpga417_bundle6_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 27    
	   2 Input   52 Bit       Adders := 12    
	   2 Input   41 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 20    
	   2 Input   31 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 7     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 14    
	   2 Input    9 Bit       Adders := 24    
	   2 Input    8 Bit       Adders := 18    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 14    
	   2 Input    5 Bit       Adders := 105   
	   2 Input    4 Bit       Adders := 90    
	   2 Input    3 Bit       Adders := 40    
	   2 Input    2 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               96 Bit    Registers := 36    
	               72 Bit    Registers := 18    
	               64 Bit    Registers := 64    
	               62 Bit    Registers := 4     
	               52 Bit    Registers := 12    
	               37 Bit    Registers := 6     
	               36 Bit    Registers := 6     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 43    
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 7     
	               18 Bit    Registers := 81    
	               17 Bit    Registers := 2732  
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 57    
	                4 Bit    Registers := 80    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 548   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 6     
	              540 Bit	(15 X 36 bit)          RAMs := 6     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 12    
	   2 Input   72 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 53    
	   2 Input   52 Bit        Muxes := 12    
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 19    
	  13 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	  13 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 13    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 24    
	   2 Input    9 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 36    
	   4 Input    8 Bit        Muxes := 12    
	  65 Input    8 Bit        Muxes := 1     
	  64 Input    7 Bit        Muxes := 1     
	  32 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 102   
	   2 Input    4 Bit        Muxes := 97    
	   4 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 34    
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 389   
	   3 Input    2 Bit        Muxes := 90    
	   4 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 553   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'p_read_98_reg_2059_pp0_iter1_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7269]
INFO: [Synth 8-4471] merging register 'p_read_33_reg_1669_pp0_iter9_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5500]
INFO: [Synth 8-4471] merging register 'p_read_50_reg_1771_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5894]
INFO: [Synth 8-4471] merging register 'p_read_76_reg_1927_pp0_iter9_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6603]
INFO: [Synth 8-4471] merging register 'p_read_81_reg_1957_pp0_iter9_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6860]
INFO: [Synth 8-4471] merging register 'p_read_30_reg_1651_pp0_iter9_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5386]
INFO: [Synth 8-4471] merging register 'p_read_77_reg_1933_pp0_iter9_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6651]
INFO: [Synth 8-4471] merging register 'p_read_78_reg_1939_pp0_iter8_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6738]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_25_reg_1621_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_23_reg_1609_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[24:0]' into 'mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg[24:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_3_reg_1489_pp0_iter8_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_58_reg_1819_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_6_reg_1507_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_55_reg_1801_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_2_reg_1483_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_1_reg_1477_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:32]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' into 'p_read_99_reg_2065_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'p_read_48_reg_1759_pp0_iter2_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5846]
INFO: [Synth 8-4471] merging register 'p_read_83_reg_1969_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6935]
INFO: [Synth 8-4471] merging register 'p_read_49_reg_1765_pp0_iter2_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:3386]
INFO: [Synth 8-4471] merging register 'p_read_26_reg_1627_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5159]
INFO: [Synth 8-4471] merging register 'p_read_32_reg_1663_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5465]
INFO: [Synth 8-4471] merging register 'p_read_82_reg_1963_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6898]
INFO: [Synth 8-4471] merging register 'p_read_31_reg_1657_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5426]
INFO: [Synth 8-4471] merging register 'p_read_80_reg_1951_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6821]
INFO: [Synth 8-4471] merging register 'p_read_27_reg_1633_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5207]
INFO: [Synth 8-4471] merging register 'p_read_28_reg_1639_pp0_iter9_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5253]
INFO: [Synth 8-4471] merging register 'p_read_79_reg_1945_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:6741]
INFO: [Synth 8-4471] merging register 'p_read_29_reg_1645_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5297]
INFO: [Synth 8-4471] merging register 'mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg[16:0]' into 'p_read_75_reg_1921_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_24_reg_1615_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_73_reg_1909_pp0_iter2_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_53_reg_1789_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_7_reg_1513_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_56_reg_1807_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_4_reg_1495_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_54_reg_1795_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_52_reg_1783_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_51_reg_1777_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_8_reg_1519_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_57_reg_1813_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_5_reg_1501_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register p_read50_int_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U59/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_25_reg_1621_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_75_reg_1921_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_75_reg_1921_pp0_iter1_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U63/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_99_reg_2065_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_49_reg_1765_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_24_reg_1615_pp0_iter2_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_74_reg_1915_pp0_iter2_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_48_reg_1759_pp0_iter3_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_98_reg_2059_pp0_iter3_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U75/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_23_reg_1609_pp0_iter4_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_73_reg_1909_pp0_iter4_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U76/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_7_reg_1513_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_58_reg_1819_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U86/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U101/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_83_reg_1969_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_8_reg_1519_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_8_reg_1519_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U116/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register p_read_83_reg_1969_pp0_iter33_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_33_reg_1669_pp0_iter33_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_8_reg_1519_pp0_iter34_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_58_reg_1819_pp0_iter34_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U144/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_82_reg_1963_pp0_iter35_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_32_reg_1663_pp0_iter35_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U145/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_7_reg_1513_pp0_iter36_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_57_reg_1813_pp0_iter36_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U146/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_31_reg_1657_pp0_iter37_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_81_reg_1957_pp0_iter37_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U147/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_6_reg_1507_pp0_iter38_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_56_reg_1807_pp0_iter38_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U148/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_30_reg_1651_pp0_iter39_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_80_reg_1951_pp0_iter39_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U149/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_5_reg_1501_pp0_iter40_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_55_reg_1801_pp0_iter40_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U150/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_29_reg_1645_pp0_iter41_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_79_reg_1945_pp0_iter41_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U151/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_4_reg_1495_pp0_iter42_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_54_reg_1795_pp0_iter42_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U152/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_28_reg_1639_pp0_iter43_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_78_reg_1939_pp0_iter43_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U153/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_3_reg_1489_pp0_iter44_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_53_reg_1789_pp0_iter44_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U154/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_27_reg_1633_pp0_iter45_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_77_reg_1933_pp0_iter45_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U155/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_2_reg_1483_pp0_iter46_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_52_reg_1783_pp0_iter46_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U156/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_26_reg_1627_pp0_iter47_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_76_reg_1927_pp0_iter47_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U157/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_1_reg_1477_pp0_iter48_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_51_reg_1777_pp0_iter48_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U158/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_99_reg_2065_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_99_reg_2065_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_24_reg_1615_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_24_reg_1615_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_25_reg_1621_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U60/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U64/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_75_reg_1921_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_50_reg_1771_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U68/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_48_reg_1759_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_73_reg_1909_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_73_reg_1909_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_23_reg_1609_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U65/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U69/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_74_reg_1915_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U73/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U74/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_56_reg_1807_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_6_reg_1507_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U87/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U102/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_32_reg_1663_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_57_reg_1813_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_57_reg_1813_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U117/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_4_reg_1495_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_55_reg_1801_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U88/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U103/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_80_reg_1951_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_5_reg_1501_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_5_reg_1501_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U118/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_27_reg_1633_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_52_reg_1783_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_52_reg_1783_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_2_reg_1483_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U90/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U105/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_53_reg_1789_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_3_reg_1489_pp0_iter8_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U80/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U89/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_29_reg_1645_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_54_reg_1795_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_54_reg_1795_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U104/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_76_reg_1927_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_1_reg_1477_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_1_reg_1477_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U91/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_26_reg_1627_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_51_reg_1777_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_51_reg_1777_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U106/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'p_read_39_reg_1705_pp0_iter10_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5674]
INFO: [Synth 8-4471] merging register 'p_read_40_reg_1711_pp0_iter10_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5741]
INFO: [Synth 8-4471] merging register 'p_read_92_reg_2023_pp0_iter10_reg_reg[16:0]' into 'mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7203]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_44_reg_1735_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_84_reg_1975_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_36_reg_1687_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_87_reg_1993_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_41_reg_1717_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_95_reg_2041_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg[16:0]' into 'p_read_47_reg_1753_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_64_reg_1855_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_65_reg_1861_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_17_reg_1573_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_69_reg_1885_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_9_reg_1525_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_61_reg_1837_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_12_reg_1543_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_66_reg_1867_pp0_iter9_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_20_reg_1591_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/a_reg_reg[16:0]' into 'p_read_72_reg_1903_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mul_mul_17s_17s_17_4_0.v:21]
INFO: [Synth 8-4471] merging register 'p_read_34_reg_1675_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5534]
INFO: [Synth 8-4471] merging register 'p_read_85_reg_1981_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7000]
INFO: [Synth 8-4471] merging register 'p_read_35_reg_1681_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5567]
INFO: [Synth 8-4471] merging register 'p_read_86_reg_1987_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7031]
INFO: [Synth 8-4471] merging register 'p_read_37_reg_1693_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5624]
INFO: [Synth 8-4471] merging register 'p_read_88_reg_1999_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7085]
INFO: [Synth 8-4471] merging register 'p_read_38_reg_1699_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5651]
INFO: [Synth 8-4471] merging register 'p_read_89_reg_2005_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7109]
INFO: [Synth 8-4471] merging register 'p_read_90_reg_2011_pp0_iter10_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7165]
INFO: [Synth 8-4471] merging register 'p_read_91_reg_2017_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7186]
INFO: [Synth 8-4471] merging register 'p_read_42_reg_1723_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5780]
INFO: [Synth 8-4471] merging register 'p_read_93_reg_2029_pp0_iter11_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:7220]
INFO: [Synth 8-4471] merging register 'p_read_43_reg_1729_pp0_iter12_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_complex_fir.v:5797]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' into 'p_read_46_reg_1747_pp0_iter2_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' into 'p_read_97_reg_2053_pp0_iter2_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' into 'p_read_45_reg_1741_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' into 'p_read_96_reg_2047_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_68_reg_1879_pp0_iter12_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_19_reg_1585_pp0_iter12_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_60_reg_1831_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_11_reg_1537_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_63_reg_1849_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_13_reg_1549_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_14_reg_1555_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_16_reg_1567_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_67_reg_1873_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_18_reg_1579_pp0_iter11_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_59_reg_1825_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_10_reg_1531_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_62_reg_1843_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_15_reg_1561_pp0_iter10_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_71_reg_1897_pp0_iter2_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_22_reg_1603_pp0_iter2_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_70_reg_1891_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg[16:0]' into 'p_read_21_reg_1597_pp0_iter1_reg_reg[16:0]' [d:/cmpen_417_final_part3/cmpen_417_final_part3.gen/sources_1/bd/design_1/ipshared/7df5/hdl/verilog/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0.v:31]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_44_reg_1735_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_44_reg_1735_pp0_iter10_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_69_reg_1885_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_69_reg_1885_pp0_iter10_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U93/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_18_reg_1579_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U108/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_19_reg_1585_pp0_iter12_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_92_reg_2023_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_17_reg_1573_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_17_reg_1573_pp0_iter10_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U94/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_67_reg_1873_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U109/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_68_reg_1879_pp0_iter12_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U121/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_14_reg_1555_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_65_reg_1861_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U96/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U111/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_41_reg_1717_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_41_reg_1717_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_66_reg_1867_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_66_reg_1867_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U82/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_15_reg_1561_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U95/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_16_reg_1567_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U110/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register p_read_13_reg_1549_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_64_reg_1855_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U97/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U112/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_87_reg_1993_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_87_reg_1993_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_12_reg_1543_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_12_reg_1543_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U83/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register p_read_37_reg_1693_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_62_reg_1843_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U98/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_63_reg_1849_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U113/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_36_reg_1687_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_36_reg_1687_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_61_reg_1837_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_61_reg_1837_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U84/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_85_reg_1981_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_10_reg_1531_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_10_reg_1531_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U99/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_11_reg_1537_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U114/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_84_reg_1975_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_84_reg_1975_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_9_reg_1525_pp0_iter8_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_9_reg_1525_pp0_iter9_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U85/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_34_reg_1675_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_59_reg_1825_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_59_reg_1825_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U100/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_60_reg_1831_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U115/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register p_read_47_reg_1753_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read28_int_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_72_reg_1903_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U61/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register p_read_96_reg_2047_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_21_reg_1597_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U66/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register p_read_97_reg_2053_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_22_reg_1603_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U71/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_95_reg_2041_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read80_int_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read_20_reg_1591_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_17_4_0_U62/top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register p_read_45_reg_1741_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_70_reg_1891_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U67/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register p_read_46_reg_1747_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_71_reg_1897_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U72/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register p_read_97_reg_2053_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_47_reg_1753_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_22_reg_1603_pp0_iter6_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_72_reg_1903_pp0_iter6_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U78/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_96_reg_2047_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_46_reg_1747_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U79/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_21_reg_1597_pp0_iter8_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_71_reg_1897_pp0_iter8_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U81/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_95_reg_2041_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_45_reg_1741_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U92/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_20_reg_1591_pp0_iter10_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_70_reg_1891_pp0_iter10_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U107/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U120/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_44_reg_1735_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U119/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_19_reg_1585_pp0_iter12_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_69_reg_1885_pp0_iter12_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U122/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_93_reg_2029_pp0_iter13_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_43_reg_1729_pp0_iter13_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U123/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_18_reg_1579_pp0_iter14_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_68_reg_1879_pp0_iter14_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U124/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_92_reg_2023_pp0_iter15_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_42_reg_1723_pp0_iter15_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U125/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_17_reg_1573_pp0_iter16_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_67_reg_1873_pp0_iter16_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U126/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_91_reg_2017_pp0_iter17_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_41_reg_1717_pp0_iter17_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U127/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_16_reg_1567_pp0_iter18_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_66_reg_1867_pp0_iter18_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U128/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_90_reg_2011_pp0_iter19_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_40_reg_1711_pp0_iter19_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U129/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_15_reg_1561_pp0_iter20_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_65_reg_1861_pp0_iter20_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U130/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_89_reg_2005_pp0_iter21_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_39_reg_1705_pp0_iter21_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U131/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_14_reg_1555_pp0_iter22_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_64_reg_1855_pp0_iter22_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U132/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_88_reg_1999_pp0_iter23_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_38_reg_1699_pp0_iter23_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U133/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_13_reg_1549_pp0_iter24_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_63_reg_1849_pp0_iter24_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U134/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_87_reg_1993_pp0_iter25_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_37_reg_1693_pp0_iter25_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U135/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_12_reg_1543_pp0_iter26_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_62_reg_1843_pp0_iter26_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U136/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_86_reg_1987_pp0_iter27_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_36_reg_1687_pp0_iter27_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U137/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_11_reg_1537_pp0_iter28_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_61_reg_1837_pp0_iter28_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U138/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_85_reg_1981_pp0_iter29_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_35_reg_1681_pp0_iter29_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U139/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_10_reg_1531_pp0_iter30_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_60_reg_1831_pp0_iter30_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U140/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register p_read_84_reg_1975_pp0_iter31_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register p_read_34_reg_1675_pp0_iter31_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_17s_17s_17ns_17_4_0_U141/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register p_read_9_reg_1525_pp0_iter32_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register p_read_59_reg_1825_pp0_iter32_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/m is absorbed into DSP mac_mulsub_17s_17s_17ns_17_4_0_U142/top_fpga417_mac_mulsub_17s_17s_17ns_17_4_0_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3917] design top_fpga417__GCB0 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB0 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB0 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB0 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'bundle2_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'bundle2_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'bundle2_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'bundle2_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'bundle3_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'bundle3_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'bundle3_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'bundle3_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'bundle4_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'bundle4_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'bundle4_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'bundle4_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle2_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle3_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle4_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'bundle2_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'bundle2_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]' (FDE) to 'bundle2_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'bundle2_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle2_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'bundle3_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'bundle3_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]' (FDE) to 'bundle3_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'bundle3_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle3_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'bundle4_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'bundle4_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]' (FDE) to 'bundle4_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'bundle4_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle4_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'bundle2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'bundle2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'bundle2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'bundle3_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'bundle3_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'bundle3_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'bundle4_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'bundle4_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'bundle4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'bundle4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/strb_buf_reg[0]' (FDE) to 'bundle2_m_axi_U/bus_write/strb_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/strb_buf_reg[1]' (FDE) to 'bundle2_m_axi_U/bus_write/strb_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/strb_buf_reg[2]' (FDE) to 'bundle2_m_axi_U/bus_write/strb_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/strb_buf_reg[3]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[0]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[1]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[2]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[3]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[4]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[5]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[6]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[7]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[8]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[9]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[10]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[11]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[12]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[13]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[14]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[15]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[16]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[17]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[18]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[19]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[20]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[21]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[22]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[23]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[24]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[25]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[26]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[27]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[28]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[28]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[29]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[29]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[30]'
INFO: [Synth 8-3886] merging instance 'bundle2_m_axi_U/bus_write/data_buf_reg[30]' (FDE) to 'bundle2_m_axi_U/bus_write/data_buf_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/strb_buf_reg[0]' (FDE) to 'bundle3_m_axi_U/bus_write/strb_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/strb_buf_reg[1]' (FDE) to 'bundle3_m_axi_U/bus_write/strb_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/strb_buf_reg[2]' (FDE) to 'bundle3_m_axi_U/bus_write/strb_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/strb_buf_reg[3]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[0]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[1]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[2]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[3]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[4]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[5]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[6]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[7]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[8]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[9]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[10]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[11]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[12]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[13]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[14]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[15]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[16]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[17]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[18]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[19]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[20]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[21]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[22]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[23]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[24]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[25]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[26]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'bundle3_m_axi_U/bus_write/data_buf_reg[27]' (FDE) to 'bundle3_m_axi_U/bus_write/data_buf_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\store_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\store_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\store_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_read/rs_rreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_read/rs_rreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_read/rs_rreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\store_unit/fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\store_unit/fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\store_unit/fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle3_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle4_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle2_m_axi.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle5_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle1_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle1_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle5_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle5_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle1_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bundle1_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle5_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle5_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bundle5_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle5_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle5_m_axi.
DSP Report: Generating DSP mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x9b)')'.
DSP Report: register mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_8ns_29_4_1_U336/top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port s_axi_bundle8_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port s_axi_bundle8_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port s_axi_bundle8_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port s_axi_bundle8_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port O11[1] driven by constant 1
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port O11[0] driven by constant 0
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port O13[1] driven by constant 1
WARNING: [Synth 8-3917] design top_fpga417__GCB2 has port O13[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_fpga417_bundle6_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_fpga417_bundle6_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:08 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bundle4_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle3_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle2_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle5_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bundle6_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_fpga417_complex_fir__GB0                       | (A2*B'')'          | 17     | 17     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A2*B2)'           | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (C+(A''*B'')')'    | 17     | 17     | 17     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A2*B2)'           | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A2*B2)'           | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A2*B2)'           | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A2*B2)'           | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A2*B2)'           | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A2*B'')')'  | 17     | 17     | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B2)'          | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A2*B2)')'   | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (C+(A''*B'')')'    | 17     | 17     | 17     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A2*B'')')'  | 17     | 17     | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN-(A''*B'')')' | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3         | (A2*(B:0x9b)')'    | 20     | 9      | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:02:25 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:48 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bundle6_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bundle5_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bundle1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle2_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle4_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bundle3_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_0/bundle1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/bundle2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/bundle4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/bundle3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:03:22 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/bundle1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bundle2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bundle4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bundle3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:03:42 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:03:42 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:03:44 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:03:45 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:03:45 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:03:45 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/mac_muladd_17s_17s_17ns_17_4_0_U70/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/b_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_73_reg_1909_pp0_iter3_reg_reg[16]                                                              | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_23_reg_1609_pp0_iter3_reg_reg[16]                                                              | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_8_reg_1519_pp0_iter9_reg_reg[16]                                                               | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_83_reg_1969_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_33_reg_1669_pp0_iter32_reg_reg[16]                                                             | 24     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_83_reg_1969_pp0_iter32_reg_reg[16]                                                             | 23     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_58_reg_1819_pp0_iter33_reg_reg[16]                                                             | 25     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_8_reg_1519_pp0_iter33_reg_reg[16]                                                              | 24     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_32_reg_1663_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_32_reg_1663_pp0_iter34_reg_reg[16]                                                             | 25     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_82_reg_1963_pp0_iter34_reg_reg[16]                                                             | 25     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_57_reg_1813_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_57_reg_1813_pp0_iter35_reg_reg[16]                                                             | 26     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_7_reg_1513_pp0_iter35_reg_reg[16]                                                              | 26     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_81_reg_1957_pp0_iter36_reg_reg[16]                                                             | 28     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_31_reg_1657_pp0_iter36_reg_reg[16]                                                             | 27     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_56_reg_1807_pp0_iter37_reg_reg[16]                                                             | 28     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_6_reg_1507_pp0_iter37_reg_reg[16]                                                              | 29     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_80_reg_1951_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_80_reg_1951_pp0_iter38_reg_reg[16]                                                             | 29     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_30_reg_1651_pp0_iter38_reg_reg[16]                                                             | 30     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_55_reg_1801_pp0_iter39_reg_reg[16]                                                             | 31     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_5_reg_1501_pp0_iter9_reg_reg[16]                                                               | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_5_reg_1501_pp0_iter39_reg_reg[16]                                                              | 30     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_79_reg_1945_pp0_iter40_reg_reg[16]                                                             | 31     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_29_reg_1645_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_29_reg_1645_pp0_iter40_reg_reg[16]                                                             | 32     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_54_reg_1795_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_54_reg_1795_pp0_iter41_reg_reg[16]                                                             | 33     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_4_reg_1495_pp0_iter41_reg_reg[16]                                                              | 32     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_78_reg_1939_pp0_iter42_reg_reg[16]                                                             | 35     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_28_reg_1639_pp0_iter42_reg_reg[16]                                                             | 34     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_53_reg_1789_pp0_iter43_reg_reg[16]                                                             | 35     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_3_reg_1489_pp0_iter43_reg_reg[16]                                                              | 36     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_77_reg_1933_pp0_iter44_reg_reg[16]                                                             | 36     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_27_reg_1633_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_27_reg_1633_pp0_iter44_reg_reg[16]                                                             | 37     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_52_reg_1783_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_52_reg_1783_pp0_iter45_reg_reg[16]                                                             | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_2_reg_1483_pp0_iter45_reg_reg[16]                                                              | 37     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_76_reg_1927_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_76_reg_1927_pp0_iter46_reg_reg[16]                                                             | 39     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_26_reg_1627_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_26_reg_1627_pp0_iter46_reg_reg[16]                                                             | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_51_reg_1777_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_51_reg_1777_pp0_iter47_reg_reg[16]                                                             | 39     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_1_reg_1477_pp0_iter7_reg_reg[16]                                                               | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_1_reg_1477_pp0_iter47_reg_reg[16]                                                              | 40     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/add_ln840_10_reg_2147_pp0_iter15_reg_reg[16]                                                          | 10     | 17    | NO           | YES                | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_19_reg_1585_pp0_iter11_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_94_reg_2035_pp0_iter11_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_68_reg_1879_pp0_iter11_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_43_reg_1729_pp0_iter11_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_14_reg_1555_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_89_reg_2005_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_16_reg_1567_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_91_reg_2017_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_13_reg_1549_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_88_reg_1999_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_63_reg_1849_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_38_reg_1699_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_11_reg_1537_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_86_reg_1987_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_60_reg_1831_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_35_reg_1681_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_18_reg_1579_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_93_reg_2029_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_67_reg_1873_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_42_reg_1723_pp0_iter10_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_65_reg_1861_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_40_reg_1711_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_15_reg_1561_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_90_reg_2011_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_64_reg_1855_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_39_reg_1705_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_62_reg_1843_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_78_reg_1939_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_3_reg_1489_pp0_iter7_reg_reg[16]                                                               | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_30_reg_1651_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_55_reg_1801_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_81_reg_1957_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_6_reg_1507_pp0_iter8_reg_reg[16]                                                               | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_33_reg_1669_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_58_reg_1819_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_28_reg_1639_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_53_reg_1789_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_77_reg_1933_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_2_reg_1483_pp0_iter8_reg_reg[16]                                                               | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_79_reg_1945_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_4_reg_1495_pp0_iter9_reg_reg[16]                                                               | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_31_reg_1657_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_56_reg_1807_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_82_reg_1963_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_7_reg_1513_pp0_iter9_reg_reg[16]                                                               | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_69_reg_1885_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_44_reg_1735_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_17_reg_1573_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_92_reg_2023_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_66_reg_1867_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_41_reg_1717_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_12_reg_1543_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_87_reg_1993_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_37_reg_1693_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_61_reg_1837_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_36_reg_1687_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_10_reg_1531_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_85_reg_1981_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_9_reg_1525_pp0_iter7_reg_reg[16]                                                               | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_84_reg_1975_pp0_iter7_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_59_reg_1825_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_34_reg_1675_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/add_ln840_48_reg_2357_pp0_iter51_reg_reg[16]                                                          | 36     | 17    | NO           | YES                | YES               | 0      | 34      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_47_reg_1753_pp0_iter4_reg_reg[16]                                                              | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_97_reg_2053_pp0_iter4_reg_reg[16]                                                              | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_72_reg_1903_pp0_iter5_reg_reg[16]                                                              | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_22_reg_1603_pp0_iter5_reg_reg[16]                                                              | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_46_reg_1747_pp0_iter6_reg_reg[16]                                                              | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_96_reg_2047_pp0_iter6_reg_reg[16]                                                              | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_71_reg_1897_pp0_iter7_reg_reg[16]                                                              | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_21_reg_1597_pp0_iter7_reg_reg[16]                                                              | 7      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_45_reg_1741_pp0_iter8_reg_reg[16]                                                              | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_95_reg_2041_pp0_iter8_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_70_reg_1891_pp0_iter9_reg_reg[16]                                                              | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_20_reg_1591_pp0_iter9_reg_reg[16]                                                              | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_69_reg_1885_pp0_iter11_reg_reg[16]                                                             | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_18_reg_1579_pp0_iter13_reg_reg[16]                                                             | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_42_reg_1723_pp0_iter14_reg_reg[16]                                                             | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_92_reg_2023_pp0_iter14_reg_reg[16]                                                             | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_67_reg_1873_pp0_iter15_reg_reg[16]                                                             | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_17_reg_1573_pp0_iter15_reg_reg[16]                                                             | 7      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_41_reg_1717_pp0_iter16_reg_reg[16]                                                             | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_91_reg_2017_pp0_iter16_reg_reg[16]                                                             | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_66_reg_1867_pp0_iter17_reg_reg[16]                                                             | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_16_reg_1567_pp0_iter17_reg_reg[16]                                                             | 7      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_40_reg_1711_pp0_iter18_reg_reg[16]                                                             | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_90_reg_2011_pp0_iter18_reg_reg[16]                                                             | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_65_reg_1861_pp0_iter19_reg_reg[16]                                                             | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_15_reg_1561_pp0_iter19_reg_reg[16]                                                             | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_39_reg_1705_pp0_iter20_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_89_reg_2005_pp0_iter20_reg_reg[16]                                                             | 10     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_64_reg_1855_pp0_iter21_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_14_reg_1555_pp0_iter21_reg_reg[16]                                                             | 11     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_38_reg_1699_pp0_iter22_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_88_reg_1999_pp0_iter22_reg_reg[16]                                                             | 12     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_63_reg_1849_pp0_iter23_reg_reg[16]                                                             | 13     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_13_reg_1549_pp0_iter23_reg_reg[16]                                                             | 13     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_37_reg_1693_pp0_iter24_reg_reg[16]                                                             | 16     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_87_reg_1993_pp0_iter24_reg_reg[16]                                                             | 17     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_62_reg_1843_pp0_iter25_reg_reg[16]                                                             | 16     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_12_reg_1543_pp0_iter25_reg_reg[16]                                                             | 18     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_36_reg_1687_pp0_iter26_reg_reg[16]                                                             | 19     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_86_reg_1987_pp0_iter26_reg_reg[16]                                                             | 16     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_61_reg_1837_pp0_iter27_reg_reg[16]                                                             | 20     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_11_reg_1537_pp0_iter27_reg_reg[16]                                                             | 17     | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_35_reg_1681_pp0_iter28_reg_reg[16]                                                             | 18     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_85_reg_1981_pp0_iter28_reg_reg[16]                                                             | 20     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_60_reg_1831_pp0_iter29_reg_reg[16]                                                             | 19     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_10_reg_1531_pp0_iter29_reg_reg[16]                                                             | 21     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_34_reg_1675_pp0_iter30_reg_reg[16]                                                             | 22     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_84_reg_1975_pp0_iter30_reg_reg[16]                                                             | 23     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_59_reg_1825_pp0_iter31_reg_reg[16]                                                             | 23     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/p_read_9_reg_1525_pp0_iter31_reg_reg[16]                                                              | 24     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|top_fpga417 | top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/ap_loop_exit_ready_pp0_iter54_reg_reg                                                                                        | 54     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__28    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__29    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__30    | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__31    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__32    | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__33    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__34    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__35    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[2] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (C+(A''*B'')')'         | 30     | 18     | 17     | -      | 0      | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (C+(A''*B'')')'         | 30     | 18     | 17     | -      | 0      | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (A''*B'')'              | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_fpga417_mul_mul_17s_17s_17_4_0_DSP48_0         | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2 | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (PCIN+(A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | (not(PCIN+(A''*B'')'))' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB0                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_complex_fir__GB1                       | ((A''*B'')')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_fpga417_mul_mul_20s_8ns_29_4_1_DSP48_3         | ((A'*B)')'              | 30     | 8      | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   571|
|2     |DSP48E1  |   101|
|6     |LUT1     |   362|
|7     |LUT2     |   894|
|8     |LUT3     |  1828|
|9     |LUT4     |  1380|
|10    |LUT5     |   608|
|11    |LUT6     |  1131|
|12    |MUXF7    |     3|
|13    |MUXF8    |     1|
|14    |RAMB18E1 |     6|
|16    |SRL16E   |  2904|
|17    |SRLC32E  |   971|
|18    |FDRE     | 13862|
|19    |FDSE     |    40|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:03:45 . Memory (MB): peak = 1798.480 ; gain = 963.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:03:32 . Memory (MB): peak = 1798.480 ; gain = 710.715
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:03:46 . Memory (MB): peak = 1798.480 ; gain = 963.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1798.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 682 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1798.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 660368ea
INFO: [Common 17-83] Releasing license: Synthesis
617 Infos, 267 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:04:11 . Memory (MB): peak = 1798.480 ; gain = 1367.871
INFO: [Common 17-1381] The checkpoint 'D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1/design_1_top_fpga417_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1798.480 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_fpga417_0_0, cache-ID = 21edb9eab1e714f6
INFO: [Coretcl 2-1174] Renamed 320 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/cmpen_417_final_part3/cmpen_417_final_part3.runs/design_1_top_fpga417_0_0_synth_1/design_1_top_fpga417_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1798.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_fpga417_0_0_utilization_synth.rpt -pb design_1_top_fpga417_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 22:09:07 2024...
