

================================================================
== Vivado HLS Report for 'read_bias_to_output'
================================================================
* Date:           Fri May 10 23:10:58 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv3d_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|  259|    9|  259|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    0|  250|         2|          1|          1| 0 ~ 250 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|      737|     647|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|     20|      607|     298|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     131|
|Register         |        -|      -|      367|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        0|     20|     1711|    1076|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      2|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv3d_layer_mul_cud_U18  |conv3d_layer_mul_cud  |        0|      4|  166|   49|
    |conv3d_layer_mul_dEe_U19  |conv3d_layer_mul_dEe  |        0|     16|  441|  249|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     20|  607|  298|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+-----+------------+------------+
    |d_1_fu_307_p2                   |     +    |      0|   17|   10|           4|           1|
    |indvar_flatten_next1_fu_301_p2  |     +    |      0|  293|  102|          96|           1|
    |indvar_flatten_op_fu_409_p2     |     +    |      0|  197|   70|          64|           1|
    |tmp_1_fu_433_p2                 |     +    |      0|    0|   32|           9|           9|
    |tmp_4_fu_442_p2                 |     +    |      0|    0|   32|           9|           9|
    |tmp_8_fu_358_p2                 |     +    |      0|    0|   32|           7|           7|
    |tmp_9_fu_397_p2                 |     +    |      0|    0|   32|           7|           7|
    |x_1_fu_403_p2                   |     +    |      0|   14|    9|           3|           1|
    |y_1_fu_371_p2                   |     +    |      0|   14|    9|           3|           1|
    |p_neg_fu_228_p2                 |     -    |      0|  101|   38|           1|          32|
    |p_neg_t_fu_248_p2               |     -    |      0|  101|   38|           1|          32|
    |exitcond_flatten1_fu_296_p2     |   icmp   |      0|    0|   61|          96|          96|
    |exitcond_flatten_fu_313_p2      |   icmp   |      0|    0|   32|          64|          64|
    |tmp_12_mid_fu_282_p2            |   icmp   |      0|    0|   16|          32|           1|
    |tmp_2_fu_291_p2                 |   icmp   |      0|    0|   16|          32|          32|
    |indvar_flatten_next_fu_415_p3   |  select  |      0|    0|   64|           1|           1|
    |tmp_11_mid2_fu_385_p3           |  select  |      0|    0|    3|           1|           3|
    |tmp_12_mid1_fu_364_p3           |  select  |      0|    0|    2|           1|           1|
    |tmp_8_mid2_v_fu_334_p3          |  select  |      0|    0|    4|           1|           4|
    |tmp_fu_268_p3                   |  select  |      0|    0|   32|           1|          32|
    |x_mid2_fu_377_p3                |  select  |      0|    0|    3|           1|           3|
    |x_mid_fu_326_p3                 |  select  |      0|    0|    3|           1|           1|
    |y_mid_fu_318_p3                 |  select  |      0|    0|    3|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|    0|    2|           1|           2|
    +--------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                           |          |      0|  737|  647|         438|         344|
    +--------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  55|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |  13|          3|    1|          3|
    |d_phi_fu_153_p4          |   9|          2|    4|          8|
    |d_reg_149                |   9|          2|    4|          8|
    |indvar_flatten1_reg_138  |   9|          2|   96|        192|
    |indvar_flatten_reg_160   |   9|          2|   64|        128|
    |x_reg_182                |   9|          2|    3|          6|
    |y_phi_fu_175_p4          |   9|          2|    3|          6|
    |y_reg_171                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         28|  179|        368|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |biasBRAM_0_addr_reg_486    |   3|   0|    3|          0|
    |biasBRAM_1_addr_reg_491    |   3|   0|    3|          0|
    |bound4_reg_496             |  96|   0|   96|          0|
    |bound_reg_470              |  64|   0|   64|          0|
    |d_reg_149                  |   4|   0|    4|          0|
    |exitcond_flatten1_reg_506  |   1|   0|    1|          0|
    |indvar_flatten1_reg_138    |  96|   0|   96|          0|
    |indvar_flatten_reg_160     |  64|   0|   64|          0|
    |tmp_11_mid2_reg_525        |   3|   0|    3|          0|
    |tmp_12_mid_reg_501         |   1|   0|    1|          0|
    |tmp_8_mid2_v_reg_515       |   4|   0|    4|          0|
    |tmp_9_reg_530              |   7|   0|    7|          0|
    |x_mid2_reg_520             |   3|   0|    3|          0|
    |x_reg_182                  |   3|   0|    3|          0|
    |y_reg_171                  |   3|   0|    3|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 367|   0|  367|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | read_bias_to_output | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | read_bias_to_output | return value |
|ap_start               |  in |    1| ap_ctrl_hs | read_bias_to_output | return value |
|ap_done                | out |    1| ap_ctrl_hs | read_bias_to_output | return value |
|ap_idle                | out |    1| ap_ctrl_hs | read_bias_to_output | return value |
|ap_ready               | out |    1| ap_ctrl_hs | read_bias_to_output | return value |
|outputBRAM_0_address0  | out |    8|  ap_memory |     outputBRAM_0    |     array    |
|outputBRAM_0_ce0       | out |    1|  ap_memory |     outputBRAM_0    |     array    |
|outputBRAM_0_we0       | out |    1|  ap_memory |     outputBRAM_0    |     array    |
|outputBRAM_0_d0        | out |   32|  ap_memory |     outputBRAM_0    |     array    |
|outputBRAM_1_address0  | out |    8|  ap_memory |     outputBRAM_1    |     array    |
|outputBRAM_1_ce0       | out |    1|  ap_memory |     outputBRAM_1    |     array    |
|outputBRAM_1_we0       | out |    1|  ap_memory |     outputBRAM_1    |     array    |
|outputBRAM_1_d0        | out |   32|  ap_memory |     outputBRAM_1    |     array    |
|biasBRAM_0_address0    | out |    3|  ap_memory |      biasBRAM_0     |     array    |
|biasBRAM_0_ce0         | out |    1|  ap_memory |      biasBRAM_0     |     array    |
|biasBRAM_0_q0          |  in |   32|  ap_memory |      biasBRAM_0     |     array    |
|biasBRAM_1_address0    | out |    3|  ap_memory |      biasBRAM_1     |     array    |
|biasBRAM_1_ce0         | out |    1|  ap_memory |      biasBRAM_1     |     array    |
|biasBRAM_1_q0          |  in |   32|  ap_memory |      biasBRAM_1     |     array    |
|o_c                    |  in |   32|   ap_none  |         o_c         |    scalar    |
|od_limit               |  in |   32|   ap_none  |       od_limit      |    scalar    |
|oy_limit               |  in |   32|   ap_none  |       oy_limit      |    scalar    |
|ox_limit               |  in |   32|   ap_none  |       ox_limit      |    scalar    |
+-----------------------+-----+-----+------------+---------------------+--------------+

