# âš¡ VLSI Design & Verification Lab ğŸ§ ğŸ’»
Welcome to my all-in-one VLSI playground! This repo contains my hands-on work in front-end VLSI design and verification using industry-standard tools and languages.

ğŸ“‚ Whatâ€™s Inside
ğŸ§© Verilog â€“ Basic RTL modules and testbenches

ğŸ§  SystemVerilog â€“ Advanced designs & verification logic

ğŸš€ UVM â€“ Universal Verification Methodology projects

ğŸ”„ APB Protocol â€“ Protocol implementation + verification

ğŸ Python â€“ Scripts to automate stuff & help with testbenches

ğŸ› ï¸ Tools Used
ğŸ”§ ModelSim â€¢ Vivado â€¢ EDA â€¢ Python

ğŸ¯ Goal
To explore, learn, and build cool stuff in the world of VLSI ğŸ¤–âœ¨
