INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/ip/Ins_Rom/Ins_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Rom
INFO: [VRFC 10-311] analyzing module Ins_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Ins_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Ins_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Ins_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Ins_Rom_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module Ins_Rom_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
