0.7
2020.2
May  7 2023
15:24:31
C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_GATE/AND_GATE.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_GATE/AND_GATE.srcs/sim_1/new/tb.v,1754391210,verilog,,,,tb,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_GATE/AND_GATE.srcs/sources_1/new/and_gate.v,1754390570,verilog,,C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_GATE/AND_GATE.srcs/sim_1/new/tb.v,,and_gate,,,,,,,,
