============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jul  5 11:10:12 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/cal_gain.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/calculator.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/successive.v
RUN-1001 : Project manager successfully analyzed 47 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.624827s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (46.2%)

RUN-1004 : used memory is 311 MB, reserved memory is 289 MB, peak memory is 317 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 120156005072896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 49 trigger nets, 49 data nets.
KIT-1004 : Chipwatcher code = 1100110010110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=49,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb0100000,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01010000,32'sb01100100,32'sb01101010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=148) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=148) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=49,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb0100000,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01010000,32'sb01100100,32'sb01101010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=49,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb0100000,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01010000,32'sb01100100,32'sb01101010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=49,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb0100000,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01010000,32'sb01100100,32'sb01101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=148)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=148)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=49,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb0100000,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01010000,32'sb01100100,32'sb01101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=49,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb0100000,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01010000,32'sb01100100,32'sb01101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 17115/35 useful/useless nets, 13961/15 useful/useless insts
SYN-1016 : Merged 39 instances.
SYN-1032 : 16745/2 useful/useless nets, 14440/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 16729/16 useful/useless nets, 14428/12 useful/useless insts
SYN-1021 : Optimized 6 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 6 mux instances.
SYN-1015 : Optimize round 1, 485 better
SYN-1014 : Optimize round 2
SYN-1032 : 16313/90 useful/useless nets, 14012/96 useful/useless insts
SYN-1015 : Optimize round 2, 192 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.212872s wall, 0.750000s user + 0.078125s system = 0.828125s CPU (68.3%)

RUN-1004 : used memory is 322 MB, reserved memory is 297 MB, peak memory is 324 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1019 : Optimized 25 mux instances.
SYN-1016 : Merged 14 instances.
SYN-1032 : 16870/2 useful/useless nets, 14574/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 67979, tnet num: 16870, tinst num: 14573, tnode num: 82373, tedge num: 113354.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16870 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 265 (3.37), #lev = 6 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 265 (3.37), #lev = 6 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 265 LUTs, name keeping = 77%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 444 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 156 adder to BLE ...
SYN-4008 : Packed 156 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.339337s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (64.1%)

RUN-1004 : used memory is 350 MB, reserved memory is 338 MB, peak memory is 501 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.689069s wall, 2.265625s user + 0.140625s system = 2.406250s CPU (65.2%)

RUN-1004 : used memory is 350 MB, reserved memory is 338 MB, peak memory is 501 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 15696/59 useful/useless nets, 13399/43 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (316 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13399 instances
RUN-0007 : 7719 luts, 3992 seqs, 1012 mslices, 535 lslices, 102 pads, 31 brams, 3 dsps
RUN-1001 : There are total 15696 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9910 nets have 2 pins
RUN-1001 : 4137 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 540 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 22 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     379     
RUN-1001 :   No   |  No   |  Yes  |    1477     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     894     
RUN-1001 :   Yes  |  No   |  Yes  |    1210     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  78   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 101
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13397 instances, 7719 luts, 3992 seqs, 1547 slices, 224 macros(1547 instances: 1012 mslices 535 lslices)
PHY-0007 : Cell area utilization is 55%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 65181, tnet num: 15694, tinst num: 13397, tnode num: 78782, tedge num: 109732.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.283693s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (65.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.58113e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13397.
PHY-3001 : Level 1 #clusters 2018.
PHY-3001 : End clustering;  0.098419s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (63.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.27067e+06, overlap = 501.406
PHY-3002 : Step(2): len = 1.09968e+06, overlap = 568.531
PHY-3002 : Step(3): len = 780420, overlap = 678.719
PHY-3002 : Step(4): len = 668287, overlap = 742.469
PHY-3002 : Step(5): len = 548406, overlap = 831.469
PHY-3002 : Step(6): len = 454201, overlap = 909.719
PHY-3002 : Step(7): len = 379659, overlap = 975.812
PHY-3002 : Step(8): len = 331530, overlap = 1017.56
PHY-3002 : Step(9): len = 279591, overlap = 1094.97
PHY-3002 : Step(10): len = 247861, overlap = 1169.38
PHY-3002 : Step(11): len = 218647, overlap = 1243.31
PHY-3002 : Step(12): len = 206305, overlap = 1287.81
PHY-3002 : Step(13): len = 187253, overlap = 1316.72
PHY-3002 : Step(14): len = 172425, overlap = 1343.38
PHY-3002 : Step(15): len = 156387, overlap = 1363.38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75937e-06
PHY-3002 : Step(16): len = 163764, overlap = 1326.09
PHY-3002 : Step(17): len = 215781, overlap = 1206.81
PHY-3002 : Step(18): len = 234197, overlap = 1093.44
PHY-3002 : Step(19): len = 248479, overlap = 1021.72
PHY-3002 : Step(20): len = 247371, overlap = 1021.69
PHY-3002 : Step(21): len = 245394, overlap = 997.5
PHY-3002 : Step(22): len = 238845, overlap = 953.031
PHY-3002 : Step(23): len = 234849, overlap = 952.094
PHY-3002 : Step(24): len = 231251, overlap = 975.312
PHY-3002 : Step(25): len = 228982, overlap = 987.531
PHY-3002 : Step(26): len = 225825, overlap = 988.094
PHY-3002 : Step(27): len = 224486, overlap = 989.219
PHY-3002 : Step(28): len = 222592, overlap = 990.594
PHY-3002 : Step(29): len = 219572, overlap = 976.219
PHY-3002 : Step(30): len = 217808, overlap = 989.906
PHY-3002 : Step(31): len = 215363, overlap = 1008.31
PHY-3002 : Step(32): len = 214410, overlap = 999.906
PHY-3002 : Step(33): len = 211953, overlap = 989.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.51875e-06
PHY-3002 : Step(34): len = 221582, overlap = 978.406
PHY-3002 : Step(35): len = 235822, overlap = 953.688
PHY-3002 : Step(36): len = 242062, overlap = 948.281
PHY-3002 : Step(37): len = 247362, overlap = 935.062
PHY-3002 : Step(38): len = 246988, overlap = 934.188
PHY-3002 : Step(39): len = 247086, overlap = 939.562
PHY-3002 : Step(40): len = 244363, overlap = 937.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.0375e-06
PHY-3002 : Step(41): len = 257279, overlap = 932.625
PHY-3002 : Step(42): len = 271806, overlap = 899.625
PHY-3002 : Step(43): len = 277381, overlap = 844.844
PHY-3002 : Step(44): len = 279817, overlap = 825.594
PHY-3002 : Step(45): len = 280875, overlap = 806.062
PHY-3002 : Step(46): len = 282548, overlap = 809.344
PHY-3002 : Step(47): len = 283212, overlap = 826.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.4075e-05
PHY-3002 : Step(48): len = 300950, overlap = 745.625
PHY-3002 : Step(49): len = 323249, overlap = 701.438
PHY-3002 : Step(50): len = 334881, overlap = 625.406
PHY-3002 : Step(51): len = 341093, overlap = 580.125
PHY-3002 : Step(52): len = 341458, overlap = 584.188
PHY-3002 : Step(53): len = 341761, overlap = 559.344
PHY-3002 : Step(54): len = 339314, overlap = 584.094
PHY-3002 : Step(55): len = 339053, overlap = 600.938
PHY-3002 : Step(56): len = 338135, overlap = 617.031
PHY-3002 : Step(57): len = 339620, overlap = 631.438
PHY-3002 : Step(58): len = 339548, overlap = 632.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.815e-05
PHY-3002 : Step(59): len = 360137, overlap = 599.875
PHY-3002 : Step(60): len = 380422, overlap = 536.375
PHY-3002 : Step(61): len = 389667, overlap = 500.594
PHY-3002 : Step(62): len = 395106, overlap = 492.375
PHY-3002 : Step(63): len = 396293, overlap = 475.688
PHY-3002 : Step(64): len = 396786, overlap = 481.344
PHY-3002 : Step(65): len = 394255, overlap = 481.469
PHY-3002 : Step(66): len = 393929, overlap = 473.625
PHY-3002 : Step(67): len = 393190, overlap = 489.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.63e-05
PHY-3002 : Step(68): len = 412634, overlap = 469.562
PHY-3002 : Step(69): len = 428978, overlap = 431.75
PHY-3002 : Step(70): len = 433929, overlap = 405.562
PHY-3002 : Step(71): len = 437622, overlap = 398.531
PHY-3002 : Step(72): len = 440550, overlap = 379.031
PHY-3002 : Step(73): len = 441461, overlap = 369.719
PHY-3002 : Step(74): len = 439488, overlap = 386.938
PHY-3002 : Step(75): len = 440271, overlap = 391.062
PHY-3002 : Step(76): len = 441764, overlap = 387.125
PHY-3002 : Step(77): len = 442022, overlap = 379.812
PHY-3002 : Step(78): len = 440306, overlap = 394.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0001126
PHY-3002 : Step(79): len = 455377, overlap = 357.875
PHY-3002 : Step(80): len = 466844, overlap = 330.625
PHY-3002 : Step(81): len = 471407, overlap = 325.562
PHY-3002 : Step(82): len = 474817, overlap = 330.156
PHY-3002 : Step(83): len = 479087, overlap = 306.5
PHY-3002 : Step(84): len = 481076, overlap = 323.25
PHY-3002 : Step(85): len = 477246, overlap = 341.625
PHY-3002 : Step(86): len = 476023, overlap = 339.812
PHY-3002 : Step(87): len = 476983, overlap = 329.656
PHY-3002 : Step(88): len = 478208, overlap = 319.094
PHY-3002 : Step(89): len = 476092, overlap = 338.312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000216412
PHY-3002 : Step(90): len = 487007, overlap = 322.219
PHY-3002 : Step(91): len = 494866, overlap = 316.219
PHY-3002 : Step(92): len = 497381, overlap = 314.844
PHY-3002 : Step(93): len = 499805, overlap = 312.656
PHY-3002 : Step(94): len = 504118, overlap = 305.469
PHY-3002 : Step(95): len = 507664, overlap = 283.625
PHY-3002 : Step(96): len = 506284, overlap = 277.406
PHY-3002 : Step(97): len = 506317, overlap = 276.188
PHY-3002 : Step(98): len = 507033, overlap = 262.812
PHY-3002 : Step(99): len = 507440, overlap = 257.406
PHY-3002 : Step(100): len = 505909, overlap = 258.281
PHY-3002 : Step(101): len = 505647, overlap = 266.625
PHY-3002 : Step(102): len = 506819, overlap = 269.406
PHY-3002 : Step(103): len = 507491, overlap = 276.156
PHY-3002 : Step(104): len = 506046, overlap = 292
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000396807
PHY-3002 : Step(105): len = 513400, overlap = 275.75
PHY-3002 : Step(106): len = 518639, overlap = 259.625
PHY-3002 : Step(107): len = 520827, overlap = 245.562
PHY-3002 : Step(108): len = 522397, overlap = 241.906
PHY-3002 : Step(109): len = 525424, overlap = 226.625
PHY-3002 : Step(110): len = 527351, overlap = 229.781
PHY-3002 : Step(111): len = 526756, overlap = 236.094
PHY-3002 : Step(112): len = 527072, overlap = 238.781
PHY-3002 : Step(113): len = 528331, overlap = 230.656
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000784591
PHY-3002 : Step(114): len = 534844, overlap = 233.344
PHY-3002 : Step(115): len = 540107, overlap = 226.719
PHY-3002 : Step(116): len = 540777, overlap = 217.562
PHY-3002 : Step(117): len = 541900, overlap = 200.344
PHY-3002 : Step(118): len = 544802, overlap = 177
PHY-3002 : Step(119): len = 546399, overlap = 178.438
PHY-3002 : Step(120): len = 546274, overlap = 175.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00141089
PHY-3002 : Step(121): len = 549541, overlap = 178.906
PHY-3002 : Step(122): len = 552564, overlap = 179.188
PHY-3002 : Step(123): len = 552787, overlap = 169.219
PHY-3002 : Step(124): len = 553534, overlap = 169.219
PHY-3002 : Step(125): len = 555853, overlap = 172.719
PHY-3002 : Step(126): len = 558076, overlap = 169
PHY-3002 : Step(127): len = 558205, overlap = 168.719
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15696.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 726824, over cnt = 1902(5%), over = 10491, worst = 59
PHY-1001 : End global iterations;  0.363268s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (21.5%)

PHY-1001 : Congestion index: top1 = 108.10, top5 = 76.75, top10 = 64.10, top15 = 56.48.
PHY-3001 : End congestion estimation;  0.515598s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (42.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.560602s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (61.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000154347
PHY-3002 : Step(128): len = 606713, overlap = 106.938
PHY-3002 : Step(129): len = 608272, overlap = 100.094
PHY-3002 : Step(130): len = 605387, overlap = 92.6875
PHY-3002 : Step(131): len = 603001, overlap = 84.6875
PHY-3002 : Step(132): len = 600788, overlap = 77.7188
PHY-3002 : Step(133): len = 599297, overlap = 72
PHY-3002 : Step(134): len = 598829, overlap = 72.4375
PHY-3002 : Step(135): len = 598947, overlap = 68.6875
PHY-3002 : Step(136): len = 597258, overlap = 68.6875
PHY-3002 : Step(137): len = 595290, overlap = 65.5625
PHY-3002 : Step(138): len = 592369, overlap = 65.25
PHY-3002 : Step(139): len = 588871, overlap = 69.0938
PHY-3002 : Step(140): len = 586081, overlap = 63.5938
PHY-3002 : Step(141): len = 583862, overlap = 60.1562
PHY-3002 : Step(142): len = 582243, overlap = 59.5
PHY-3002 : Step(143): len = 581402, overlap = 57.4688
PHY-3002 : Step(144): len = 579542, overlap = 59.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000308694
PHY-3002 : Step(145): len = 582497, overlap = 58.7188
PHY-3002 : Step(146): len = 588520, overlap = 49.9688
PHY-3002 : Step(147): len = 589007, overlap = 48.0312
PHY-3002 : Step(148): len = 590783, overlap = 48.9062
PHY-3002 : Step(149): len = 592959, overlap = 40.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000617388
PHY-3002 : Step(150): len = 595587, overlap = 40.5938
PHY-3002 : Step(151): len = 603235, overlap = 38.4375
PHY-3002 : Step(152): len = 611043, overlap = 33.875
PHY-3002 : Step(153): len = 615403, overlap = 28.7188
PHY-3002 : Step(154): len = 617987, overlap = 29.4375
PHY-3002 : Step(155): len = 619058, overlap = 30.6562
PHY-3002 : Step(156): len = 618726, overlap = 32.5
PHY-3002 : Step(157): len = 616473, overlap = 35.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00123478
PHY-3002 : Step(158): len = 618578, overlap = 34.5312
PHY-3002 : Step(159): len = 619386, overlap = 36
PHY-3002 : Step(160): len = 621088, overlap = 37.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00236636
PHY-3002 : Step(161): len = 622341, overlap = 38.0625
PHY-3002 : Step(162): len = 625182, overlap = 39
PHY-3002 : Step(163): len = 628609, overlap = 34.0312
PHY-3002 : Step(164): len = 630982, overlap = 34.5938
PHY-3002 : Step(165): len = 633157, overlap = 35.75
PHY-3002 : Step(166): len = 634926, overlap = 35.4375
PHY-3002 : Step(167): len = 635489, overlap = 37.3125
PHY-3002 : Step(168): len = 634966, overlap = 37.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 114/15696.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 767400, over cnt = 2659(7%), over = 12318, worst = 68
PHY-1001 : End global iterations;  0.470993s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 92.56, top5 = 72.64, top10 = 62.79, top15 = 56.73.
PHY-3001 : End congestion estimation;  0.655313s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (69.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.591660s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (63.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000159611
PHY-3002 : Step(169): len = 624071, overlap = 180.812
PHY-3002 : Step(170): len = 617134, overlap = 157.469
PHY-3002 : Step(171): len = 607799, overlap = 138.594
PHY-3002 : Step(172): len = 599696, overlap = 138.781
PHY-3002 : Step(173): len = 593353, overlap = 133.812
PHY-3002 : Step(174): len = 584693, overlap = 136.656
PHY-3002 : Step(175): len = 577881, overlap = 133.188
PHY-3002 : Step(176): len = 571758, overlap = 142.156
PHY-3002 : Step(177): len = 566530, overlap = 142.156
PHY-3002 : Step(178): len = 563491, overlap = 145.906
PHY-3002 : Step(179): len = 559225, overlap = 150.812
PHY-3002 : Step(180): len = 556032, overlap = 150.219
PHY-3002 : Step(181): len = 554118, overlap = 146.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000319222
PHY-3002 : Step(182): len = 559320, overlap = 144.719
PHY-3002 : Step(183): len = 566047, overlap = 133.219
PHY-3002 : Step(184): len = 566069, overlap = 130.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000629306
PHY-3002 : Step(185): len = 571485, overlap = 119.688
PHY-3002 : Step(186): len = 585170, overlap = 104.75
PHY-3002 : Step(187): len = 588322, overlap = 101.312
PHY-3002 : Step(188): len = 589860, overlap = 104.75
PHY-3002 : Step(189): len = 590437, overlap = 102.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00125861
PHY-3002 : Step(190): len = 593354, overlap = 97.875
PHY-3002 : Step(191): len = 594631, overlap = 92.7812
PHY-3002 : Step(192): len = 600573, overlap = 85.1562
PHY-3002 : Step(193): len = 605672, overlap = 81.0312
PHY-3002 : Step(194): len = 606239, overlap = 75.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00251723
PHY-3002 : Step(195): len = 607211, overlap = 76.3438
PHY-3002 : Step(196): len = 610707, overlap = 71.0938
PHY-3002 : Step(197): len = 614554, overlap = 68.5312
PHY-3002 : Step(198): len = 615810, overlap = 68.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00450855
PHY-3002 : Step(199): len = 616393, overlap = 67.9688
PHY-3002 : Step(200): len = 618490, overlap = 68.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 65181, tnet num: 15694, tinst num: 13397, tnode num: 78782, tedge num: 109732.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 404.72 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 756/15696.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 782144, over cnt = 2969(8%), over = 10478, worst = 24
PHY-1001 : End global iterations;  0.585654s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 75.99, top5 = 61.35, top10 = 54.84, top15 = 50.73.
PHY-1001 : End incremental global routing;  0.747922s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (43.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.558364s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (72.8%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13282 has valid locations, 97 needs to be replaced
PHY-3001 : design contains 13484 instances, 7767 luts, 4031 seqs, 1547 slices, 224 macros(1547 instances: 1012 mslices 535 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 625223
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13132/15783.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 789960, over cnt = 2984(8%), over = 10529, worst = 24
PHY-1001 : End global iterations;  0.107906s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 76.03, top5 = 61.56, top10 = 54.98, top15 = 50.83.
PHY-3001 : End congestion estimation;  0.305011s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (71.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 65494, tnet num: 15781, tinst num: 13484, tnode num: 79212, tedge num: 110184.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.555162s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (59.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 624767, overlap = 0
PHY-3002 : Step(202): len = 624683, overlap = 0
PHY-3002 : Step(203): len = 624890, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13151/15783.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 788192, over cnt = 2981(8%), over = 10538, worst = 24
PHY-1001 : End global iterations;  0.108698s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 75.91, top5 = 61.52, top10 = 54.97, top15 = 50.82.
PHY-3001 : End congestion estimation;  0.292231s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (64.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.594532s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (49.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000911591
PHY-3002 : Step(204): len = 624877, overlap = 69.1562
PHY-3002 : Step(205): len = 625243, overlap = 68.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00182318
PHY-3002 : Step(206): len = 625290, overlap = 68.8125
PHY-3002 : Step(207): len = 625556, overlap = 68.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00364636
PHY-3002 : Step(208): len = 625546, overlap = 68.8125
PHY-3002 : Step(209): len = 625537, overlap = 68.8125
PHY-3001 : Final: Len = 625537, Over = 68.8125
PHY-3001 : End incremental placement;  3.275670s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (55.3%)

OPT-1001 : Total overflow 406.75 peak overflow 3.91
OPT-1001 : End high-fanout net optimization;  4.910444s wall, 2.671875s user + 0.078125s system = 2.750000s CPU (56.0%)

OPT-1001 : Current memory(MB): used = 625, reserve = 610, peak = 640.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13148/15783.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 789088, over cnt = 2960(8%), over = 10335, worst = 24
PHY-1002 : len = 844608, over cnt = 1848(5%), over = 4371, worst = 17
PHY-1002 : len = 873552, over cnt = 783(2%), over = 1873, worst = 17
PHY-1002 : len = 891480, over cnt = 195(0%), over = 427, worst = 13
PHY-1002 : len = 896424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.972827s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (80.3%)

PHY-1001 : Congestion index: top1 = 59.14, top5 = 51.91, top10 = 48.23, top15 = 45.93.
OPT-1001 : End congestion update;  1.165527s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (83.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.498071s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.5%)

OPT-0007 : Start: WNS -3618 TNS -678559 NUM_FEPS 426
OPT-0007 : Iter 1: improved WNS -2261 TNS -318059 NUM_FEPS 426 with 46 cells processed and 5750 slack improved
OPT-0007 : Iter 2: improved WNS -2261 TNS -317909 NUM_FEPS 426 with 7 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.691577s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (74.8%)

OPT-1001 : Current memory(MB): used = 625, reserve = 610, peak = 640.
OPT-1001 : End physical optimization;  7.868202s wall, 4.703125s user + 0.125000s system = 4.828125s CPU (61.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7767 LUT to BLE ...
SYN-4008 : Packed 7767 LUT and 1567 SEQ to BLE.
SYN-4003 : Packing 2464 remaining SEQ's ...
SYN-4005 : Packed 1856 SEQ with LUT/SLICE
SYN-4006 : 4512 single LUT's are left
SYN-4006 : 608 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8375/10537 primitive instances ...
PHY-3001 : End packing;  0.597625s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (65.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6261 instances
RUN-1001 : 3060 mslices, 3060 lslices, 102 pads, 31 brams, 3 dsps
RUN-1001 : There are total 14457 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 8303 nets have 2 pins
RUN-1001 : 4326 nets have [3 - 5] pins
RUN-1001 : 947 nets have [6 - 10] pins
RUN-1001 : 580 nets have [11 - 20] pins
RUN-1001 : 291 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 6259 instances, 6120 slices, 224 macros(1547 instances: 1012 mslices 535 lslices)
PHY-3001 : Cell area utilization is 68%
PHY-3001 : After packing: Len = 640317, Over = 183.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7506/14457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 864856, over cnt = 1914(5%), over = 3033, worst = 8
PHY-1002 : len = 872968, over cnt = 1107(3%), over = 1477, worst = 6
PHY-1002 : len = 882624, over cnt = 446(1%), over = 575, worst = 6
PHY-1002 : len = 890432, over cnt = 86(0%), over = 113, worst = 5
PHY-1002 : len = 892664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.026472s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 61.42, top5 = 52.86, top10 = 48.78, top15 = 46.26.
PHY-3001 : End congestion estimation;  1.278896s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (67.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61226, tnet num: 14455, tinst num: 6259, tnode num: 71813, tedge num: 106350.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.095607s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (47.1%)

RUN-1004 : used memory is 567 MB, reserved memory is 565 MB, peak memory is 640 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.667606s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (53.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.65959e-05
PHY-3002 : Step(210): len = 623927, overlap = 181
PHY-3002 : Step(211): len = 611019, overlap = 187.75
PHY-3002 : Step(212): len = 603957, overlap = 192
PHY-3002 : Step(213): len = 596888, overlap = 205.5
PHY-3002 : Step(214): len = 592546, overlap = 214.75
PHY-3002 : Step(215): len = 589287, overlap = 224.5
PHY-3002 : Step(216): len = 586976, overlap = 222.5
PHY-3002 : Step(217): len = 584692, overlap = 223
PHY-3002 : Step(218): len = 583068, overlap = 225.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133192
PHY-3002 : Step(219): len = 593689, overlap = 210.25
PHY-3002 : Step(220): len = 602342, overlap = 194.5
PHY-3002 : Step(221): len = 602557, overlap = 193.25
PHY-3002 : Step(222): len = 602790, overlap = 191.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266384
PHY-3002 : Step(223): len = 611079, overlap = 180
PHY-3002 : Step(224): len = 620827, overlap = 176
PHY-3002 : Step(225): len = 626936, overlap = 164.25
PHY-3002 : Step(226): len = 626695, overlap = 167.5
PHY-3002 : Step(227): len = 625515, overlap = 164.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.803933s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (5.8%)

PHY-3001 : Trial Legalized: Len = 680498
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 832/14457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 856104, over cnt = 2572(7%), over = 4460, worst = 8
PHY-1002 : len = 877616, over cnt = 1423(4%), over = 2038, worst = 6
PHY-1002 : len = 894488, over cnt = 594(1%), over = 824, worst = 6
PHY-1002 : len = 902408, over cnt = 314(0%), over = 427, worst = 6
PHY-1002 : len = 909256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.466733s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (55.4%)

PHY-1001 : Congestion index: top1 = 58.56, top5 = 52.78, top10 = 49.64, top15 = 47.39.
PHY-3001 : End congestion estimation;  1.759809s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (58.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.625119s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (60.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168243
PHY-3002 : Step(228): len = 660531, overlap = 29.25
PHY-3002 : Step(229): len = 649279, overlap = 51
PHY-3002 : Step(230): len = 641049, overlap = 66.25
PHY-3002 : Step(231): len = 634961, overlap = 81.5
PHY-3002 : Step(232): len = 630079, overlap = 98.5
PHY-3002 : Step(233): len = 627630, overlap = 107.5
PHY-3002 : Step(234): len = 626262, overlap = 114
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000336486
PHY-3002 : Step(235): len = 633780, overlap = 109.75
PHY-3002 : Step(236): len = 638667, overlap = 108
PHY-3002 : Step(237): len = 642175, overlap = 104.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000672973
PHY-3002 : Step(238): len = 646792, overlap = 101
PHY-3002 : Step(239): len = 657201, overlap = 96
PHY-3002 : Step(240): len = 661813, overlap = 93.25
PHY-3002 : Step(241): len = 660248, overlap = 94
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 678403, Over = 0
PHY-3001 : Spreading special nets. 71 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.039901s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.3%)

PHY-3001 : 96 instances has been re-located, deltaX = 27, deltaY = 54, maxDist = 1.
PHY-3001 : Final: Len = 679819, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61226, tnet num: 14455, tinst num: 6259, tnode num: 71813, tedge num: 106350.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.269325s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (41.9%)

RUN-1004 : used memory is 570 MB, reserved memory is 561 MB, peak memory is 651 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3939/14457.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 871640, over cnt = 2409(6%), over = 3931, worst = 7
PHY-1002 : len = 887456, over cnt = 1344(3%), over = 1792, worst = 5
PHY-1002 : len = 906192, over cnt = 224(0%), over = 283, worst = 5
PHY-1002 : len = 908096, over cnt = 137(0%), over = 169, worst = 3
PHY-1002 : len = 911304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.341268s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 56.94, top5 = 51.76, top10 = 48.74, top15 = 46.41.
PHY-1001 : End incremental global routing;  1.619495s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (60.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.580981s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (43.0%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6152 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 6267 instances, 6128 slices, 224 macros(1547 instances: 1012 mslices 535 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 681474
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13105/14465.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 913408, over cnt = 31(0%), over = 33, worst = 2
PHY-1002 : len = 913376, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 913496, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 913584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.527229s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (47.4%)

PHY-1001 : Congestion index: top1 = 57.03, top5 = 51.82, top10 = 48.84, top15 = 46.51.
PHY-3001 : End congestion estimation;  0.791343s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (51.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61306, tnet num: 14463, tinst num: 6267, tnode num: 71917, tedge num: 106470.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.246420s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (42.6%)

RUN-1004 : used memory is 623 MB, reserved memory is 617 MB, peak memory is 658 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.835539s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (40.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 680849, overlap = 0.25
PHY-3002 : Step(243): len = 680637, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13101/14465.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 912496, over cnt = 26(0%), over = 27, worst = 2
PHY-1002 : len = 912584, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 912592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.369999s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (54.9%)

PHY-1001 : Congestion index: top1 = 56.94, top5 = 51.79, top10 = 48.80, top15 = 46.46.
PHY-3001 : End congestion estimation;  0.622737s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (65.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.598469s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (36.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.60689e-05
PHY-3002 : Step(244): len = 680716, overlap = 0.5
PHY-3002 : Step(245): len = 680716, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 680728, Over = 0
PHY-3001 : End spreading;  0.032204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 680728, Over = 0
PHY-3001 : End incremental placement;  4.232294s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (45.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.797636s wall, 3.265625s user + 0.015625s system = 3.281250s CPU (48.3%)

OPT-1001 : Current memory(MB): used = 668, reserve = 659, peak = 670.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13103/14465.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 912576, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 912608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245847s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (57.2%)

PHY-1001 : Congestion index: top1 = 56.94, top5 = 51.79, top10 = 48.78, top15 = 46.45.
OPT-1001 : End congestion update;  0.500074s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (68.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.478834s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (35.9%)

OPT-0007 : Start: WNS -2205 TNS -139385 NUM_FEPS 294
OPT-0007 : Iter 1: improved WNS -2205 TNS -139385 NUM_FEPS 294 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.000251s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (53.1%)

OPT-1001 : Current memory(MB): used = 667, reserve = 658, peak = 670.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.507330s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (67.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13113/14465.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 912608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117788s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.9%)

PHY-1001 : Congestion index: top1 = 56.94, top5 = 51.79, top10 = 48.78, top15 = 46.45.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.529338s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (41.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2205 TNS -139385 NUM_FEPS 294
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.551724
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2205ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 14465 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14465 nets
OPT-1001 : End physical optimization;  10.750474s wall, 5.093750s user + 0.078125s system = 5.171875s CPU (48.1%)

RUN-1003 : finish command "place" in  36.779545s wall, 17.625000s user + 0.953125s system = 18.578125s CPU (50.5%)

RUN-1004 : used memory is 585 MB, reserved memory is 574 MB, peak memory is 670 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.410298s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (84.2%)

RUN-1004 : used memory is 586 MB, reserved memory is 576 MB, peak memory is 670 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 6269 instances
RUN-1001 : 3060 mslices, 3068 lslices, 102 pads, 31 brams, 3 dsps
RUN-1001 : There are total 14465 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 8302 nets have 2 pins
RUN-1001 : 4326 nets have [3 - 5] pins
RUN-1001 : 951 nets have [6 - 10] pins
RUN-1001 : 581 nets have [11 - 20] pins
RUN-1001 : 295 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61306, tnet num: 14463, tinst num: 6267, tnode num: 71917, tedge num: 106470.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.097028s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (45.6%)

RUN-1004 : used memory is 575 MB, reserved memory is 563 MB, peak memory is 670 MB
PHY-1001 : 3060 mslices, 3068 lslices, 102 pads, 31 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 847624, over cnt = 2535(7%), over = 4449, worst = 9
PHY-1002 : len = 866464, over cnt = 1576(4%), over = 2393, worst = 7
PHY-1002 : len = 884648, over cnt = 746(2%), over = 1103, worst = 6
PHY-1002 : len = 900712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.084142s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (67.7%)

PHY-1001 : Congestion index: top1 = 57.03, top5 = 51.31, top10 = 48.12, top15 = 45.96.
PHY-1001 : End global routing;  1.328999s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (63.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 656, reserve = 649, peak = 670.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 920, reserve = 911, peak = 920.
PHY-1001 : End build detailed router design. 2.872603s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (52.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 149880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.534196s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (43.8%)

PHY-1001 : Current memory(MB): used = 955, reserve = 948, peak = 955.
PHY-1001 : End phase 1; 1.539844s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (43.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 2.18151e+06, over cnt = 1700(0%), over = 1707, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 961, reserve = 952, peak = 961.
PHY-1001 : End initial routed; 27.286936s wall, 19.703125s user + 0.156250s system = 19.859375s CPU (72.8%)

PHY-1001 : Update timing.....
PHY-1001 : 218/13092(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.213   |  -937.878  |  354  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.063387s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (62.9%)

PHY-1001 : Current memory(MB): used = 967, reserve = 961, peak = 967.
PHY-1001 : End phase 2; 29.350390s wall, 21.000000s user + 0.156250s system = 21.156250s CPU (72.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 42 pins with SWNS -3.864ns STNS -922.764ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.233139s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (26.8%)

PHY-1022 : len = 2.18186e+06, over cnt = 1734(0%), over = 1742, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.410662s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.13522e+06, over cnt = 631(0%), over = 632, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.367969s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (89.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.13061e+06, over cnt = 145(0%), over = 145, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.408517s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.13014e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.366965s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (76.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.13064e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.197167s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (63.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.13081e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.151862s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (82.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.13081e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.173096s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.13081e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.210072s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.13082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.136694s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.13078e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.118998s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (105.0%)

PHY-1001 : Update timing.....
PHY-1001 : 212/13092(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.069   |  -926.462  |  354  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.039619s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (79.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 448 feed throughs used by 344 nets
PHY-1001 : End commit to database; 1.465681s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (72.5%)

PHY-1001 : Current memory(MB): used = 1054, reserve = 1050, peak = 1054.
PHY-1001 : End phase 3; 7.279916s wall, 5.593750s user + 0.046875s system = 5.640625s CPU (77.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -3.864ns STNS -923.624ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.208366s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (90.0%)

PHY-1022 : len = 2.13087e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 1
PHY-1001 : End optimize timing; 0.376592s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (87.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.864ns, -923.624ns, 354}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.13076e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.123758s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.13077e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.117595s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.3%)

PHY-1001 : Update timing.....
PHY-1001 : 212/13092(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.864   |  -927.821  |  354  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.052353s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (67.8%)

PHY-1001 : Current memory(MB): used = 1062, reserve = 1059, peak = 1062.
PHY-1001 : End phase 4; 2.705751s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (73.3%)

PHY-1003 : Routed, final wirelength = 2.13077e+06
PHY-1001 : Current memory(MB): used = 1062, reserve = 1059, peak = 1062.
PHY-1001 : End export database. 0.037046s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.5%)

PHY-1001 : End detail routing;  44.058940s wall, 30.953125s user + 0.234375s system = 31.187500s CPU (70.8%)

RUN-1003 : finish command "route" in  47.177278s wall, 32.734375s user + 0.250000s system = 32.984375s CPU (69.9%)

RUN-1004 : used memory is 996 MB, reserved memory is 991 MB, peak memory is 1062 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                    11315   out of  19600   57.73%
#reg                     4262   out of  19600   21.74%
#le                     11920
  #lut only              7658   out of  11920   64.24%
  #reg only               605   out of  11920    5.08%
  #lut&reg               3657   out of  11920   30.68%
#dsp                        3   out of     29   10.34%
#bram                      23   out of     64   35.94%
  #bram9k                  23
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  2117
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    256
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    249
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               184
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    60


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |11920  |9768    |1547    |4276    |31      |3       |
|  ISP                               |AHBISP                                          |3878   |2475    |1028    |1348    |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |589    |296     |142     |331     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |63     |39      |18      |33      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |2      |2       |0       |2       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |73     |35      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |6      |0       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |65     |27      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |66     |32      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|    u_CC                            |CC                                              |139    |101     |38      |104     |0       |0       |
|    u_bypass                        |bypass                                          |124    |84      |40      |37      |0       |0       |
|    u_cal_gain                      |cal_gain                                        |2355   |1551    |658     |433     |0       |0       |
|      u_calculator                  |calculator                                      |2245   |1447    |652     |366     |0       |0       |
|        u_b_successive              |successive                                      |678    |447     |206     |72      |0       |0       |
|        u_g_successive              |successive                                      |658    |426     |207     |90      |0       |0       |
|        u_r_successive              |successive                                      |699    |481     |206     |80      |0       |0       |
|    u_demosaic                      |demosaic                                        |423    |208     |145     |279     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |110    |43      |31      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |72     |36      |27      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |78     |37      |30      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |85     |39      |33      |66      |0       |0       |
|    u_gamma                         |gamma                                           |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |16     |16      |0       |11      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |14     |7       |7       |3       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |14     |7       |7       |3       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |37     |25      |0       |22      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |8      |8       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |31     |16      |0       |29      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |9      |9       |0       |6       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |1      |1       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |16     |16      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |149    |82      |30      |108     |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |8      |0       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |40     |21      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |34     |26      |0       |34      |0       |0       |
|  kb                                |Keyboard                                        |107    |91      |16      |49      |0       |0       |
|  sd_reader                         |sd_reader                                       |726    |624     |100     |339     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |324    |290     |34      |157     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |728    |557     |119     |413     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |416    |294     |73      |287     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |147    |101     |21      |119     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |17     |17      |0       |17      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |39     |29      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |32     |28      |0       |32      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |163    |109     |30      |124     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |25     |22      |0       |25      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |38     |30      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |32     |25      |0       |32      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |312    |263     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |49     |37      |12      |24      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |51     |51      |0       |15      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |46     |39      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |97     |79      |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |69     |57      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5228   |5156    |51      |1383    |0       |3       |
|  u_rs232                           |rs232                                           |88     |80      |8       |57      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |49     |45      |4       |34      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |39     |35      |4       |23      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |154    |88      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |669    |467     |117     |424     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |669    |467     |117     |424     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |296    |221     |0       |274     |0       |0       |
|        reg_inst                    |register                                        |296    |221     |0       |274     |0       |0       |
|      trigger_inst                  |trigger                                         |373    |246     |117     |150     |0       |0       |
|        bus_inst                    |bus_top                                         |162    |102     |60      |59      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                         |24     |14      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                         |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |30     |20      |10      |13      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |26     |16      |10      |9       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                         |28     |18      |10      |8       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |26     |16      |10      |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |105    |76      |29      |52      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       8255  
    #2          2       2593  
    #3          3       1010  
    #4          4       722   
    #5        5-10      1022  
    #6        11-50     782   
    #7       51-100      21   
    #8       101-500     3    
  Average     3.04            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.771995s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (120.8%)

RUN-1004 : used memory is 997 MB, reserved memory is 991 MB, peak memory is 1062 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61306, tnet num: 14463, tinst num: 6267, tnode num: 71917, tedge num: 106470.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.070750s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (78.8%)

RUN-1004 : used memory is 1001 MB, reserved memory is 996 MB, peak memory is 1062 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14463 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 0c0880c9a2f424337ee7056c131b0d4c75ec9f1998c44b255ec8f5ef89a28e11 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 6267
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 14465, pip num: 154823
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 448
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3178 valid insts, and 433324 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001001011100110010110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  23.467929s wall, 134.031250s user + 1.953125s system = 135.984375s CPU (579.4%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1081 MB, peak memory is 1260 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_111012.log"
