TimeQuest Timing Analyzer report for AR
Wed Nov 08 16:50:20 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ar_alk'
 13. Slow 1200mV 85C Model Setup: 'pc_clk'
 14. Slow 1200mV 85C Model Hold: 'pc_clk'
 15. Slow 1200mV 85C Model Hold: 'ar_alk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pc_clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'ar_alk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'ar_alk'
 30. Slow 1200mV 0C Model Setup: 'pc_clk'
 31. Slow 1200mV 0C Model Hold: 'pc_clk'
 32. Slow 1200mV 0C Model Hold: 'ar_alk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'pc_clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'ar_alk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'ar_alk'
 46. Fast 1200mV 0C Model Setup: 'pc_clk'
 47. Fast 1200mV 0C Model Hold: 'pc_clk'
 48. Fast 1200mV 0C Model Hold: 'ar_alk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'pc_clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'ar_alk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; AR                                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; ar_alk     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ar_alk } ;
; pc_clk     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pc_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 425.89 MHz ; 250.0 MHz       ; pc_clk     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; ar_alk ; -2.430 ; -17.689           ;
; pc_clk ; -1.348 ; -9.683            ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; pc_clk ; 0.549 ; 0.000             ;
; ar_alk ; 1.533 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; pc_clk ; -3.000 ; -14.896                         ;
; ar_alk ; -3.000 ; -3.000                          ;
+--------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ar_alk'                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -2.430 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; lpm_latch:inst114514|latches[1] ; pc_clk       ; ar_alk      ; 0.500        ; -0.221     ; 1.578      ;
; -2.427 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; lpm_latch:inst114514|latches[0] ; pc_clk       ; ar_alk      ; 0.500        ; -0.228     ; 1.569      ;
; -2.290 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; lpm_latch:inst114514|latches[4] ; pc_clk       ; ar_alk      ; 0.500        ; -0.220     ; 1.439      ;
; -2.274 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; lpm_latch:inst114514|latches[2] ; pc_clk       ; ar_alk      ; 0.500        ; -0.223     ; 1.419      ;
; -2.186 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; lpm_latch:inst114514|latches[6] ; pc_clk       ; ar_alk      ; 0.500        ; -0.278     ; 1.394      ;
; -2.144 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; lpm_latch:inst114514|latches[5] ; pc_clk       ; ar_alk      ; 0.500        ; -0.085     ; 1.407      ;
; -1.974 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; lpm_latch:inst114514|latches[3] ; pc_clk       ; ar_alk      ; 0.500        ; -0.086     ; 1.227      ;
; -1.964 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; lpm_latch:inst114514|latches[7] ; pc_clk       ; ar_alk      ; 0.500        ; -0.089     ; 1.223      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pc_clk'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.348 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.316      ;
; -1.314 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.282      ;
; -1.284 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.252      ;
; -1.281 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 2.253      ;
; -1.227 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 2.199      ;
; -1.218 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.186      ;
; -1.203 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.171      ;
; -1.202 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.170      ;
; -1.168 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.136      ;
; -1.158 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 2.130      ;
; -1.155 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.123      ;
; -1.138 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.106      ;
; -1.125 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.093      ;
; -1.097 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 2.069      ;
; -1.073 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.041      ;
; -1.072 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.040      ;
; -1.057 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.025      ;
; -1.056 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 2.024      ;
; -1.029 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.997      ;
; -1.022 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.990      ;
; -1.014 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.982      ;
; -1.009 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.977      ;
; -0.992 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.960      ;
; -0.984 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.952      ;
; -0.979 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.947      ;
; -0.927 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.895      ;
; -0.926 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.894      ;
; -0.921 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 1.893      ;
; -0.911 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.879      ;
; -0.911 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.879      ;
; -0.910 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.878      ;
; -0.895 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.863      ;
; -0.883 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.053     ; 1.851      ;
; -0.744 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 1.716      ;
; -0.736 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 1.708      ;
; -0.567 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.049     ; 1.539      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pc_clk'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.549 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 0.810      ;
; 0.797 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.058      ;
; 0.803 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.064      ;
; 0.804 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.065      ;
; 0.806 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.067      ;
; 0.817 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.078      ;
; 0.821 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.082      ;
; 0.843 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; pc_clk       ; pc_clk      ; 0.000        ; 0.049      ; 1.104      ;
; 1.154 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.419      ;
; 1.154 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.419      ;
; 1.154 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.419      ;
; 1.163 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.428      ;
; 1.163 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.428      ;
; 1.168 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.433      ;
; 1.177 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.442      ;
; 1.178 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.443      ;
; 1.186 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.451      ;
; 1.187 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.452      ;
; 1.285 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.550      ;
; 1.285 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.550      ;
; 1.294 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.559      ;
; 1.294 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.559      ;
; 1.299 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.564      ;
; 1.308 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.573      ;
; 1.317 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.582      ;
; 1.318 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.583      ;
; 1.326 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.591      ;
; 1.327 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.592      ;
; 1.425 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.690      ;
; 1.439 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.704      ;
; 1.448 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.713      ;
; 1.457 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.722      ;
; 1.458 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.723      ;
; 1.466 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.731      ;
; 1.579 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.844      ;
; 1.597 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.053      ; 1.862      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ar_alk'                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.533 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; lpm_latch:inst114514|latches[3] ; pc_clk       ; ar_alk      ; -0.500       ; 0.107      ; 1.170      ;
; 1.538 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; lpm_latch:inst114514|latches[7] ; pc_clk       ; ar_alk      ; -0.500       ; 0.103      ; 1.171      ;
; 1.670 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; lpm_latch:inst114514|latches[5] ; pc_clk       ; ar_alk      ; -0.500       ; 0.107      ; 1.307      ;
; 1.816 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; lpm_latch:inst114514|latches[2] ; pc_clk       ; ar_alk      ; -0.500       ; -0.011     ; 1.335      ;
; 1.834 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; lpm_latch:inst114514|latches[4] ; pc_clk       ; ar_alk      ; -0.500       ; -0.009     ; 1.355      ;
; 1.852 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; lpm_latch:inst114514|latches[6] ; pc_clk       ; ar_alk      ; -0.500       ; -0.093     ; 1.289      ;
; 1.989 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; lpm_latch:inst114514|latches[1] ; pc_clk       ; ar_alk      ; -0.500       ; -0.010     ; 1.509      ;
; 1.999 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; lpm_latch:inst114514|latches[0] ; pc_clk       ; ar_alk      ; -0.500       ; -0.017     ; 1.512      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pc_clk'                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; pc_clk ; Rise       ; pc_clk                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.139  ; 0.359        ; 0.220          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.447  ; 0.635        ; 0.188          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; pc_clk~input|o                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; pc_clk~input|i                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; pc_clk~input|i                                                                                              ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; pc_clk~input|o                                                                                              ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ar_alk'                                                               ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ar_alk ; Rise       ; ar_alk                          ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[6] ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[6]|datad     ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[7] ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[3] ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[5] ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[7]|datac     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[3]|datac     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[5]|datac     ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[0] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[2] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[1] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[4] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; ar_alk~input|o                  ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[0]|datab     ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[1]|datab     ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[2]|datab     ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[4]|datab     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; ar_alk~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; ar_alk~input|i                  ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[1]|datab     ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[4]|datab     ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[2]|datab     ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[0]|datab     ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; ar_alk~input|o                  ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[2] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[4] ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[1] ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[0] ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[5]|datac     ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[3]|datac     ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[7]|datac     ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[5] ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[3] ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[7] ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[6]|datad     ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[6] ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; ar_alk     ; 4.878 ; 4.988 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; 3.858 ; 3.997 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; 3.533 ; 3.694 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; 3.624 ; 3.870 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; 3.483 ; 3.669 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; 3.670 ; 3.894 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; 3.811 ; 3.946 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; 4.570 ; 4.825 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; 4.878 ; 4.988 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; 4.855 ; 5.064 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; 4.254 ; 4.347 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; 3.118 ; 3.251 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; 2.851 ; 2.997 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; 3.221 ; 3.392 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; 2.857 ; 3.029 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; 3.197 ; 3.362 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; 3.195 ; 3.313 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; 3.541 ; 3.796 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; 4.254 ; 4.347 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; 2.278 ; 2.519 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; 4.012 ; 4.287 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; ar_alk     ; -2.031 ; -2.183 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; -2.466 ; -2.598 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; -2.152 ; -2.307 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; -2.156 ; -2.376 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; -2.031 ; -2.183 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; -2.206 ; -2.402 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; -2.417 ; -2.543 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; -3.285 ; -3.533 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; -3.434 ; -3.542 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; -2.896 ; -3.169 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; -2.301 ; -2.439 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; -2.609 ; -2.736 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; -2.352 ; -2.492 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; -2.625 ; -2.773 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; -2.301 ; -2.439 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; -2.606 ; -2.746 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; -2.687 ; -2.796 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; -3.011 ; -3.259 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; -3.696 ; -3.787 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; -1.707 ; -2.003 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; -3.176 ; -3.425 ; Rise       ; pc_clk          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 10.037 ; 9.947 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 7.548  ; 7.364 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 7.676  ; 7.495 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 7.570  ; 7.369 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 10.037 ; 9.947 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 7.701  ; 7.437 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 8.048  ; 7.822 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 7.067  ; 6.850 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 7.843  ; 7.531 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 9.029  ; 8.991 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 6.978  ; 6.885 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 6.995  ; 6.901 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 7.229  ; 7.080 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 6.950  ; 6.857 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 7.187  ; 7.072 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 6.846  ; 6.759 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 7.673  ; 7.545 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 9.029  ; 8.991 ; Rise       ; pc_clk          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 6.832 ; 6.622 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 7.271 ; 7.093 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 7.394 ; 7.219 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 7.291 ; 7.096 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 9.742 ; 9.657 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 7.418 ; 7.163 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 7.775 ; 7.556 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 6.832 ; 6.622 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 7.578 ; 7.276 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 6.600 ; 6.515 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 6.732 ; 6.641 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 6.749 ; 6.656 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 6.973 ; 6.829 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 6.706 ; 6.614 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 6.927 ; 6.815 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 6.600 ; 6.515 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 7.398 ; 7.274 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 8.754 ; 8.720 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 460.83 MHz ; 250.0 MHz       ; pc_clk     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; ar_alk ; -2.350 ; -17.000          ;
; pc_clk ; -1.170 ; -8.350           ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; pc_clk ; 0.505 ; 0.000            ;
; ar_alk ; 1.556 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; pc_clk ; -3.000 ; -14.896                        ;
; ar_alk ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ar_alk'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -2.350 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; lpm_latch:inst114514|latches[1] ; pc_clk       ; ar_alk      ; 0.500        ; -0.315     ; 1.486      ;
; -2.350 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; lpm_latch:inst114514|latches[0] ; pc_clk       ; ar_alk      ; 0.500        ; -0.321     ; 1.482      ;
; -2.227 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; lpm_latch:inst114514|latches[4] ; pc_clk       ; ar_alk      ; 0.500        ; -0.314     ; 1.365      ;
; -2.209 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; lpm_latch:inst114514|latches[2] ; pc_clk       ; ar_alk      ; 0.500        ; -0.317     ; 1.343      ;
; -2.063 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; lpm_latch:inst114514|latches[6] ; pc_clk       ; ar_alk      ; 0.500        ; -0.368     ; 1.261      ;
; -2.025 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; lpm_latch:inst114514|latches[5] ; pc_clk       ; ar_alk      ; 0.500        ; -0.189     ; 1.273      ;
; -1.890 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; lpm_latch:inst114514|latches[3] ; pc_clk       ; ar_alk      ; 0.500        ; -0.190     ; 1.131      ;
; -1.886 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; lpm_latch:inst114514|latches[7] ; pc_clk       ; ar_alk      ; 0.500        ; -0.193     ; 1.130      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pc_clk'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.170 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 2.148      ;
; -1.120 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 2.092      ;
; -1.120 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 2.098      ;
; -1.069 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 2.041      ;
; -1.033 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 2.011      ;
; -1.030 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 2.002      ;
; -0.995 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.967      ;
; -0.994 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.966      ;
; -0.983 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.955      ;
; -0.976 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 1.954      ;
; -0.943 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.915      ;
; -0.931 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.903      ;
; -0.904 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.876      ;
; -0.892 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.864      ;
; -0.869 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.841      ;
; -0.868 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.840      ;
; -0.858 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.830      ;
; -0.857 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.829      ;
; -0.842 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.814      ;
; -0.817 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.789      ;
; -0.811 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.783      ;
; -0.805 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.777      ;
; -0.778 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.750      ;
; -0.772 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.744      ;
; -0.766 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.738      ;
; -0.762 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 1.740      ;
; -0.743 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.715      ;
; -0.742 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.714      ;
; -0.732 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.704      ;
; -0.731 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.703      ;
; -0.728 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.700      ;
; -0.717 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.689      ;
; -0.716 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.050     ; 1.688      ;
; -0.628 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 1.606      ;
; -0.623 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 1.601      ;
; -0.425 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.044     ; 1.403      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pc_clk'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.505 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 0.744      ;
; 0.737 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 0.976      ;
; 0.742 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 0.981      ;
; 0.746 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 0.985      ;
; 0.748 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 0.987      ;
; 0.756 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 0.995      ;
; 0.762 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 1.001      ;
; 0.785 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; pc_clk       ; pc_clk      ; 0.000        ; 0.044      ; 1.024      ;
; 1.050 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.295      ;
; 1.058 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.303      ;
; 1.061 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.306      ;
; 1.064 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.309      ;
; 1.065 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.310      ;
; 1.072 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.317      ;
; 1.073 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.318      ;
; 1.074 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.319      ;
; 1.089 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.334      ;
; 1.090 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.335      ;
; 1.154 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.399      ;
; 1.161 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.406      ;
; 1.166 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.411      ;
; 1.172 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.417      ;
; 1.180 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.425      ;
; 1.194 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.439      ;
; 1.195 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.440      ;
; 1.196 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.441      ;
; 1.211 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.456      ;
; 1.212 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.457      ;
; 1.276 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.521      ;
; 1.288 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.533      ;
; 1.316 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.561      ;
; 1.317 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.562      ;
; 1.318 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.563      ;
; 1.333 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.578      ;
; 1.410 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.655      ;
; 1.439 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.050      ; 1.684      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ar_alk'                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.556 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; lpm_latch:inst114514|latches[7] ; pc_clk       ; ar_alk      ; -0.500       ; -0.017     ; 1.069      ;
; 1.557 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; lpm_latch:inst114514|latches[3] ; pc_clk       ; ar_alk      ; -0.500       ; -0.014     ; 1.073      ;
; 1.704 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; lpm_latch:inst114514|latches[5] ; pc_clk       ; ar_alk      ; -0.500       ; -0.013     ; 1.221      ;
; 1.794 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; lpm_latch:inst114514|latches[2] ; pc_clk       ; ar_alk      ; -0.500       ; -0.124     ; 1.200      ;
; 1.806 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; lpm_latch:inst114514|latches[4] ; pc_clk       ; ar_alk      ; -0.500       ; -0.122     ; 1.214      ;
; 1.877 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; lpm_latch:inst114514|latches[6] ; pc_clk       ; ar_alk      ; -0.500       ; -0.199     ; 1.208      ;
; 1.954 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; lpm_latch:inst114514|latches[1] ; pc_clk       ; ar_alk      ; -0.500       ; -0.123     ; 1.361      ;
; 1.964 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; lpm_latch:inst114514|latches[0] ; pc_clk       ; ar_alk      ; -0.500       ; -0.129     ; 1.365      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pc_clk'                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; pc_clk ; Rise       ; pc_clk                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; pc_clk~input|o                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; pc_clk~input|i                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; pc_clk~input|i                                                                                              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; pc_clk~input|o                                                                                              ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.538  ; 0.722        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ar_alk'                                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ar_alk ; Rise       ; ar_alk                          ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[6] ;
; 0.232  ; 0.232        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[3] ;
; 0.232  ; 0.232        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[7] ;
; 0.233  ; 0.233        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[5] ;
; 0.236  ; 0.236        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[6]|datad     ;
; 0.248  ; 0.248        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[3]|datac     ;
; 0.248  ; 0.248        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[7]|datac     ;
; 0.249  ; 0.249        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[5]|datac     ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[0] ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[1] ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[4] ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[2] ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[0]|datab     ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[1]|datab     ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[4]|datab     ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[2]|datab     ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; ar_alk~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; ar_alk~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; ar_alk~input|i                  ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; ar_alk~input|o                  ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[0]|datab     ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[1]|datab     ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[4]|datab     ;
; 0.654  ; 0.654        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[2]|datab     ;
; 0.676  ; 0.676        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[0] ;
; 0.676  ; 0.676        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[1] ;
; 0.676  ; 0.676        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[4] ;
; 0.677  ; 0.677        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[2] ;
; 0.741  ; 0.741        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[5]|datac     ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[3]|datac     ;
; 0.742  ; 0.742        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[7]|datac     ;
; 0.753  ; 0.753        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[6]|datad     ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[5] ;
; 0.758  ; 0.758        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[3] ;
; 0.758  ; 0.758        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[7] ;
; 0.798  ; 0.798        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[6] ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; ar_alk     ; 4.521 ; 4.365 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; 3.552 ; 3.474 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; 3.208 ; 3.216 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; 3.289 ; 3.379 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; 3.169 ; 3.185 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; 3.342 ; 3.399 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; 3.495 ; 3.436 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; 4.207 ; 4.232 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; 4.521 ; 4.365 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; 4.464 ; 4.462 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; 3.846 ; 3.662 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; 2.766 ; 2.674 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; 2.479 ; 2.453 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; 2.838 ; 2.805 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; 2.495 ; 2.486 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; 2.823 ; 2.781 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; 2.829 ; 2.742 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; 3.142 ; 3.182 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; 3.846 ; 3.662 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; 1.904 ; 2.046 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; 3.604 ; 3.643 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; ar_alk     ; -1.842 ; -1.832 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; -2.276 ; -2.201 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; -1.944 ; -1.950 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; -1.940 ; -2.016 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; -1.842 ; -1.832 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; -1.996 ; -2.036 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; -2.220 ; -2.159 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; -3.035 ; -3.061 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; -3.198 ; -3.049 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; -2.642 ; -2.734 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; -1.986 ; -1.952 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; -2.302 ; -2.214 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; -2.027 ; -2.003 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; -2.291 ; -2.250 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; -1.986 ; -1.952 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; -2.280 ; -2.225 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; -2.366 ; -2.278 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; -2.660 ; -2.700 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; -3.336 ; -3.161 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; -1.391 ; -1.573 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; -2.808 ; -2.842 ; Rise       ; pc_clk          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 9.184 ; 8.849 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 6.907 ; 6.606 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 7.028 ; 6.727 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 6.932 ; 6.615 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 9.184 ; 8.849 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 7.071 ; 6.669 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 7.393 ; 7.022 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 6.450 ; 6.148 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 7.205 ; 6.757 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 8.281 ; 8.128 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 6.440 ; 6.311 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 6.456 ; 6.324 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 6.692 ; 6.485 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 6.415 ; 6.283 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 6.641 ; 6.472 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 6.313 ; 6.193 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 7.128 ; 6.890 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 8.281 ; 8.128 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 6.216 ; 5.924 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 6.634 ; 6.344 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 6.751 ; 6.460 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 6.657 ; 6.351 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 8.891 ; 8.570 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 6.791 ; 6.404 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 7.121 ; 6.763 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 6.216 ; 5.924 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 6.941 ; 6.509 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 6.067 ; 5.951 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 6.193 ; 6.067 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 6.208 ; 6.080 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 6.434 ; 6.235 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 6.168 ; 6.040 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 6.382 ; 6.219 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 6.067 ; 5.951 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 6.853 ; 6.624 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 8.007 ; 7.862 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; ar_alk ; -0.305 ; -1.611           ;
; pc_clk ; -0.001 ; -0.001           ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; pc_clk ; 0.223 ; 0.000            ;
; ar_alk ; 0.405 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; pc_clk ; -3.000 ; -11.784                        ;
; ar_alk ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ar_alk'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.305 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; lpm_latch:inst114514|latches[0] ; pc_clk       ; ar_alk      ; 0.500        ; 0.364      ; 0.674      ;
; -0.298 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; lpm_latch:inst114514|latches[1] ; pc_clk       ; ar_alk      ; 0.500        ; 0.370      ; 0.672      ;
; -0.237 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; lpm_latch:inst114514|latches[4] ; pc_clk       ; ar_alk      ; 0.500        ; 0.371      ; 0.612      ;
; -0.227 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; lpm_latch:inst114514|latches[2] ; pc_clk       ; ar_alk      ; 0.500        ; 0.368      ; 0.599      ;
; -0.185 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; lpm_latch:inst114514|latches[6] ; pc_clk       ; ar_alk      ; 0.500        ; 0.356      ; 0.590      ;
; -0.165 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; lpm_latch:inst114514|latches[5] ; pc_clk       ; ar_alk      ; 0.500        ; 0.442      ; 0.595      ;
; -0.097 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; lpm_latch:inst114514|latches[7] ; pc_clk       ; ar_alk      ; 0.500        ; 0.439      ; 0.524      ;
; -0.097 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; lpm_latch:inst114514|latches[3] ; pc_clk       ; ar_alk      ; 0.500        ; 0.442      ; 0.526      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pc_clk'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.001 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.984      ;
; 0.003  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.980      ;
; 0.009  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.974      ;
; 0.048  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.935      ;
; 0.060  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.925      ;
; 0.067  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.916      ;
; 0.071  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.912      ;
; 0.073  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.910      ;
; 0.077  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.906      ;
; 0.077  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.906      ;
; 0.077  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.906      ;
; 0.077  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.908      ;
; 0.096  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.889      ;
; 0.114  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.871      ;
; 0.115  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.868      ;
; 0.116  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.867      ;
; 0.135  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.848      ;
; 0.136  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.847      ;
; 0.139  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.844      ;
; 0.140  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.843      ;
; 0.141  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.842      ;
; 0.145  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.838      ;
; 0.145  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.838      ;
; 0.145  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.838      ;
; 0.157  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.826      ;
; 0.183  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.800      ;
; 0.184  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.799      ;
; 0.196  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.787      ;
; 0.196  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.789      ;
; 0.213  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.770      ;
; 0.213  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.770      ;
; 0.221  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.762      ;
; 0.225  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 1.000        ; -0.024     ; 0.758      ;
; 0.268  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.717      ;
; 0.271  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.714      ;
; 0.352  ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 1.000        ; -0.022     ; 0.633      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pc_clk'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.223 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.329      ;
; 0.320 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.426      ;
; 0.323 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.429      ;
; 0.325 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.431      ;
; 0.331 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.437      ;
; 0.333 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.439      ;
; 0.344 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; pc_clk       ; pc_clk      ; 0.000        ; 0.022      ; 0.450      ;
; 0.470 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.578      ;
; 0.472 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.580      ;
; 0.476 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.584      ;
; 0.478 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.587      ;
; 0.481 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.589      ;
; 0.489 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.597      ;
; 0.489 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.597      ;
; 0.492 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.600      ;
; 0.492 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.600      ;
; 0.533 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.641      ;
; 0.535 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.643      ;
; 0.536 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.644      ;
; 0.541 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.649      ;
; 0.542 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.650      ;
; 0.544 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.652      ;
; 0.555 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.663      ;
; 0.555 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.663      ;
; 0.558 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.666      ;
; 0.558 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.666      ;
; 0.599 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.707      ;
; 0.607 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.715      ;
; 0.610 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.718      ;
; 0.621 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.729      ;
; 0.621 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.729      ;
; 0.624 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.732      ;
; 0.673 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.781      ;
; 0.687 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; pc_clk       ; pc_clk      ; 0.000        ; 0.024      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ar_alk'                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; lpm_latch:inst114514|latches[3] ; pc_clk       ; ar_alk      ; -0.500       ; 0.529      ; 0.464      ;
; 0.406 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; lpm_latch:inst114514|latches[7] ; pc_clk       ; ar_alk      ; -0.500       ; 0.526      ; 0.462      ;
; 0.460 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; lpm_latch:inst114514|latches[5] ; pc_clk       ; ar_alk      ; -0.500       ; 0.530      ; 0.520      ;
; 0.530 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; lpm_latch:inst114514|latches[2] ; pc_clk       ; ar_alk      ; -0.500       ; 0.471      ; 0.531      ;
; 0.534 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; lpm_latch:inst114514|latches[4] ; pc_clk       ; ar_alk      ; -0.500       ; 0.473      ; 0.537      ;
; 0.544 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; lpm_latch:inst114514|latches[6] ; pc_clk       ; ar_alk      ; -0.500       ; 0.439      ; 0.513      ;
; 0.590 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; lpm_latch:inst114514|latches[1] ; pc_clk       ; ar_alk      ; -0.500       ; 0.472      ; 0.592      ;
; 0.596 ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; lpm_latch:inst114514|latches[0] ; pc_clk       ; ar_alk      ; -0.500       ; 0.466      ; 0.592      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pc_clk'                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; pc_clk ; Rise       ; pc_clk                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width  ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; pc_clk~input|o                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; pc_clk~input|i                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pc_clk ; Rise       ; pc_clk~input|i                                                                                              ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.694  ; 0.910        ; 0.216          ; High Pulse Width ; pc_clk ; Rise       ; counter:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; pc_clk~input|o                                                                                              ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; pc_clk ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ar_alk'                                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ar_alk ; Rise       ; ar_alk                          ;
; 0.034  ; 0.034        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[1] ;
; 0.034  ; 0.034        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[2] ;
; 0.034  ; 0.034        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[4] ;
; 0.035  ; 0.035        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[0] ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[3] ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[5] ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[7] ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[3]|datac     ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[5]|datac     ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[7]|datac     ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[1]|datab     ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[2]|datab     ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[4]|datab     ;
; 0.045  ; 0.045        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[0]|datab     ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; inst114514|latches[6]|datad     ;
; 0.052  ; 0.052        ; 0.000          ; High Pulse Width ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[6] ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; ar_alk~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; ar_alk~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ar_alk ; Rise       ; ar_alk~input|i                  ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; ar_alk~input|o                  ;
; 0.947  ; 0.947        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[6] ;
; 0.952  ; 0.952        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[6]|datad     ;
; 0.952  ; 0.952        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[0] ;
; 0.952  ; 0.952        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[2] ;
; 0.953  ; 0.953        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[1] ;
; 0.953  ; 0.953        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[4] ;
; 0.954  ; 0.954        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[0]|datab     ;
; 0.954  ; 0.954        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[2]|datab     ;
; 0.955  ; 0.955        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[1]|datab     ;
; 0.955  ; 0.955        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[4]|datab     ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[5]|datac     ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[3]|datac     ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; ar_alk ; Rise       ; inst114514|latches[7]|datac     ;
; 0.960  ; 0.960        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[5] ;
; 0.961  ; 0.961        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[3] ;
; 0.961  ; 0.961        ; 0.000          ; Low Pulse Width  ; ar_alk ; Fall       ; lpm_latch:inst114514|latches[7] ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; ar_alk     ; 1.737 ; 2.414 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; 1.305 ; 1.908 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; 1.200 ; 1.776 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; 1.252 ; 1.840 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; 1.143 ; 1.713 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; 1.245 ; 1.840 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; 1.302 ; 1.898 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; 1.635 ; 2.321 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; 1.737 ; 2.414 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; 1.788 ; 2.416 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; 1.913 ; 2.602 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; 1.424 ; 2.045 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; 1.341 ; 1.938 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; 1.491 ; 2.109 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; 1.322 ; 1.904 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; 1.469 ; 2.082 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; 1.485 ; 2.093 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; 1.660 ; 2.340 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; 1.913 ; 2.602 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; 1.157 ; 1.705 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; 1.893 ; 2.533 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; ar_alk     ; -0.510 ; -1.069 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; -0.700 ; -1.296 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; -0.599 ; -1.168 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; -0.612 ; -1.181 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; -0.510 ; -1.069 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; -0.606 ; -1.182 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; -0.690 ; -1.281 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; -1.081 ; -1.753 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; -1.111 ; -1.777 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; -0.945 ; -1.568 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; -1.079 ; -1.649 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; -1.207 ; -1.818 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; -1.128 ; -1.716 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; -1.237 ; -1.833 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; -1.079 ; -1.649 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; -1.214 ; -1.807 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; -1.263 ; -1.865 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; -1.434 ; -2.101 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; -1.677 ; -2.353 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; -0.918 ; -1.488 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; -1.509 ; -2.146 ; Rise       ; pc_clk          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 5.279 ; 5.496 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 3.898 ; 3.993 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 3.956 ; 4.062 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 3.907 ; 4.002 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 5.279 ; 5.496 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 3.962 ; 4.044 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 4.111 ; 4.225 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 3.692 ; 3.749 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 3.997 ; 4.072 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 4.354 ; 4.489 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 3.182 ; 3.227 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 3.191 ; 3.236 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 3.273 ; 3.320 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 3.170 ; 3.214 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 3.256 ; 3.316 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 3.107 ; 3.154 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 3.479 ; 3.587 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 4.354 ; 4.489 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 3.591 ; 3.646 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 3.771 ; 3.862 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 3.827 ; 3.928 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 3.779 ; 3.870 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 5.151 ; 5.362 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 3.832 ; 3.911 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 3.991 ; 4.101 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 3.591 ; 3.646 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 3.883 ; 3.955 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 3.006 ; 3.051 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 3.077 ; 3.120 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 3.085 ; 3.129 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 3.164 ; 3.209 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 3.065 ; 3.108 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 3.149 ; 3.207 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 3.006 ; 3.051 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 3.365 ; 3.469 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 4.240 ; 4.372 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.430  ; 0.223 ; N/A      ; N/A     ; -3.000              ;
;  ar_alk          ; -2.430  ; 0.405 ; N/A      ; N/A     ; -3.000              ;
;  pc_clk          ; -1.348  ; 0.223 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -27.372 ; 0.0   ; 0.0      ; 0.0     ; -17.896             ;
;  ar_alk          ; -17.689 ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  pc_clk          ; -9.683  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; ar_alk     ; 4.878 ; 4.988 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; 3.858 ; 3.997 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; 3.533 ; 3.694 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; 3.624 ; 3.870 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; 3.483 ; 3.669 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; 3.670 ; 3.894 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; 3.811 ; 3.946 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; 4.570 ; 4.825 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; 4.878 ; 4.988 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; 4.855 ; 5.064 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; 4.254 ; 4.347 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; 3.118 ; 3.251 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; 2.851 ; 2.997 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; 3.221 ; 3.392 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; 2.857 ; 3.029 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; 3.197 ; 3.362 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; 3.195 ; 3.313 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; 3.541 ; 3.796 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; 4.254 ; 4.347 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; 2.278 ; 2.519 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; 4.012 ; 4.287 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; ar_alk     ; -0.510 ; -1.069 ; Fall       ; ar_alk          ;
;  data[0]  ; ar_alk     ; -0.700 ; -1.296 ; Fall       ; ar_alk          ;
;  data[1]  ; ar_alk     ; -0.599 ; -1.168 ; Fall       ; ar_alk          ;
;  data[2]  ; ar_alk     ; -0.612 ; -1.181 ; Fall       ; ar_alk          ;
;  data[3]  ; ar_alk     ; -0.510 ; -1.069 ; Fall       ; ar_alk          ;
;  data[4]  ; ar_alk     ; -0.606 ; -1.182 ; Fall       ; ar_alk          ;
;  data[5]  ; ar_alk     ; -0.690 ; -1.281 ; Fall       ; ar_alk          ;
;  data[6]  ; ar_alk     ; -1.081 ; -1.753 ; Fall       ; ar_alk          ;
;  data[7]  ; ar_alk     ; -1.111 ; -1.777 ; Fall       ; ar_alk          ;
; pc_b      ; ar_alk     ; -0.945 ; -1.568 ; Fall       ; ar_alk          ;
; data[*]   ; pc_clk     ; -1.079 ; -1.649 ; Rise       ; pc_clk          ;
;  data[0]  ; pc_clk     ; -1.207 ; -1.818 ; Rise       ; pc_clk          ;
;  data[1]  ; pc_clk     ; -1.128 ; -1.716 ; Rise       ; pc_clk          ;
;  data[2]  ; pc_clk     ; -1.237 ; -1.833 ; Rise       ; pc_clk          ;
;  data[3]  ; pc_clk     ; -1.079 ; -1.649 ; Rise       ; pc_clk          ;
;  data[4]  ; pc_clk     ; -1.214 ; -1.807 ; Rise       ; pc_clk          ;
;  data[5]  ; pc_clk     ; -1.263 ; -1.865 ; Rise       ; pc_clk          ;
;  data[6]  ; pc_clk     ; -1.434 ; -2.101 ; Rise       ; pc_clk          ;
;  data[7]  ; pc_clk     ; -1.677 ; -2.353 ; Rise       ; pc_clk          ;
; load_pc   ; pc_clk     ; -0.918 ; -1.488 ; Rise       ; pc_clk          ;
; pc_b      ; pc_clk     ; -1.509 ; -2.146 ; Rise       ; pc_clk          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 10.037 ; 9.947 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 7.548  ; 7.364 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 7.676  ; 7.495 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 7.570  ; 7.369 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 10.037 ; 9.947 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 7.701  ; 7.437 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 8.048  ; 7.822 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 7.067  ; 6.850 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 7.843  ; 7.531 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 9.029  ; 8.991 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 6.978  ; 6.885 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 6.995  ; 6.901 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 7.229  ; 7.080 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 6.950  ; 6.857 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 7.187  ; 7.072 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 6.846  ; 6.759 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 7.673  ; 7.545 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 9.029  ; 8.991 ; Rise       ; pc_clk          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ar[*]     ; ar_alk     ; 3.591 ; 3.646 ; Fall       ; ar_alk          ;
;  ar[0]    ; ar_alk     ; 3.771 ; 3.862 ; Fall       ; ar_alk          ;
;  ar[1]    ; ar_alk     ; 3.827 ; 3.928 ; Fall       ; ar_alk          ;
;  ar[2]    ; ar_alk     ; 3.779 ; 3.870 ; Fall       ; ar_alk          ;
;  ar[3]    ; ar_alk     ; 5.151 ; 5.362 ; Fall       ; ar_alk          ;
;  ar[4]    ; ar_alk     ; 3.832 ; 3.911 ; Fall       ; ar_alk          ;
;  ar[5]    ; ar_alk     ; 3.991 ; 4.101 ; Fall       ; ar_alk          ;
;  ar[6]    ; ar_alk     ; 3.591 ; 3.646 ; Fall       ; ar_alk          ;
;  ar[7]    ; ar_alk     ; 3.883 ; 3.955 ; Fall       ; ar_alk          ;
; pc[*]     ; pc_clk     ; 3.006 ; 3.051 ; Rise       ; pc_clk          ;
;  pc[0]    ; pc_clk     ; 3.077 ; 3.120 ; Rise       ; pc_clk          ;
;  pc[1]    ; pc_clk     ; 3.085 ; 3.129 ; Rise       ; pc_clk          ;
;  pc[2]    ; pc_clk     ; 3.164 ; 3.209 ; Rise       ; pc_clk          ;
;  pc[3]    ; pc_clk     ; 3.065 ; 3.108 ; Rise       ; pc_clk          ;
;  pc[4]    ; pc_clk     ; 3.149 ; 3.207 ; Rise       ; pc_clk          ;
;  pc[5]    ; pc_clk     ; 3.006 ; 3.051 ; Rise       ; pc_clk          ;
;  pc[6]    ; pc_clk     ; 3.365 ; 3.469 ; Rise       ; pc_clk          ;
;  pc[7]    ; pc_clk     ; 4.240 ; 4.372 ; Rise       ; pc_clk          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ar[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ar[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; input_b                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pc_b                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ar_alk                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pc_clk                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; load_pc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ar[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ar[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ar[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ar[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ar[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ar[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ar[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ar[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pc[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; pc[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pc[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pc[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pc[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pc[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pc[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pc[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ar[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ar[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ar[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ar[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ar[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ar[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ar[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ar[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pc[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; pc[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pc[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pc[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pc[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pc[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pc[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pc[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ar[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ar[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ar[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ar[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ar[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ar[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ar[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ar[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; pc[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pc[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pc[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; pc_clk     ; ar_alk   ; 0        ; 0        ; 8        ; 0        ;
; pc_clk     ; pc_clk   ; 44       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; pc_clk     ; ar_alk   ; 0        ; 0        ; 8        ; 0        ;
; pc_clk     ; pc_clk   ; 44       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 48    ; 48   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Nov 08 16:50:18 2023
Info: Command: quartus_sta AR -c AR
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pc_clk pc_clk
    Info (332105): create_clock -period 1.000 -name ar_alk ar_alk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.430             -17.689 ar_alk 
    Info (332119):    -1.348              -9.683 pc_clk 
Info (332146): Worst-case hold slack is 0.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.549               0.000 pc_clk 
    Info (332119):     1.533               0.000 ar_alk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -14.896 pc_clk 
    Info (332119):    -3.000              -3.000 ar_alk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.350             -17.000 ar_alk 
    Info (332119):    -1.170              -8.350 pc_clk 
Info (332146): Worst-case hold slack is 0.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.505               0.000 pc_clk 
    Info (332119):     1.556               0.000 ar_alk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -14.896 pc_clk 
    Info (332119):    -3.000              -3.000 ar_alk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.305              -1.611 ar_alk 
    Info (332119):    -0.001              -0.001 pc_clk 
Info (332146): Worst-case hold slack is 0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.223               0.000 pc_clk 
    Info (332119):     0.405               0.000 ar_alk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.784 pc_clk 
    Info (332119):    -3.000              -3.000 ar_alk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Wed Nov 08 16:50:20 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


