#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct 18 10:56:37 2021
# Process ID: 1380278
# Current directory: /home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.runs/synth_1
# Command line: vivado -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: /home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.runs/synth_1/ALU.vds
# Journal file: /home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xa7a15tcpg236-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1380305
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2562.914 ; gain = 0.000 ; free physical = 498 ; free virtual = 5279
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/ALU_Prac.v:1]
INFO: [Synth 8-226] default block is never used [/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/ALU_Prac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/ALU_Prac.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2562.914 ; gain = 0.000 ; free physical = 337 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2562.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 4652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 326 ; free virtual = 4652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-2I
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 303 ; free virtual = 4634
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	  16 Input    8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 887 ; free virtual = 5249
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 878 ; free virtual = 5239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 876 ; free virtual = 5237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT2   |    48|
|4     |LUT3   |    61|
|5     |LUT4   |    43|
|6     |LUT5   |    10|
|7     |LUT6   |    81|
|8     |FDRE   |    16|
|9     |IBUF   |    21|
|10    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   326|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 880 ; free virtual = 5243
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.738 ; gain = 7.824 ; free physical = 881 ; free virtual = 5244
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2570.746 ; gain = 7.824 ; free physical = 881 ; free virtual = 5244
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2570.746 ; gain = 0.000 ; free physical = 966 ; free virtual = 5329
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.766 ; gain = 0.000 ; free physical = 872 ; free virtual = 5246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1b61a331
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.766 ; gain = 64.031 ; free physical = 1022 ; free virtual = 5395
INFO: [Common 17-1381] The checkpoint '/home/jwyngaard/Work/UCT/OneDrive/3096/PracsGit/EEE3096S-2021/WorkPackage6/VivadoProjectWP6/WP6_Vivado.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 18 10:57:05 2021...
