INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/pedro/Processador/Processador.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/pedro/Processador/Processador.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/pedro/Processador/Processador.srcs/sim_1/new/tb_control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_control_unit'
ERROR: [VRFC 10-3353] formal port 'ir_data' has no actual or default value [D:/Users/pedro/Processador/Processador.srcs/sim_1/new/tb_control_unit.vhd:24]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [D:/Users/pedro/Processador/Processador.srcs/sim_1/new/tb_control_unit.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'D:/Users/pedro/Processador/Processador.srcs/sim_1/new/tb_control_unit.vhd' is ignored due to errors
