{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 16:40:03 2019 " "Info: Processing started: Thu Oct 17 16:40:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Info: Found entity 1: concat" {  } { { "concat.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/concat.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memToReg " "Info: Found entity 1: memToReg" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend16to32 " "Info: Found entity 1: signExtend16to32" {  } { { "signExtend16to32.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/signExtend16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schemehard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file schemehard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schemeHard " "Info: Found entity 1: schemeHard" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDST " "Info: Found entity 1: regDST" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iord " "Info: Found entity 1: iord" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Info: Found entity 1: unidadeControle" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluSrcA " "Info: Found entity 1: aluSrcA" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluSrcB " "Info: Found entity 1: aluSrcB" {  } { { "aluSrcB.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcSource " "Info: Found entity 1: pcSource" {  } { { "pcSource.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/pcSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2_2 " "Info: Found entity 1: shiftLeft2_2" {  } { { "shiftLeft2_2.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftLeft2_2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xchgmux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file xchgmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xchgMux " "Info: Found entity 1: xchgMux" {  } { { "xchgMux.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/xchgMux.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend1to32 " "Info: Found entity 1: signExtend1to32" {  } { { "signExtend1to32.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/signExtend1to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftsrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftSrcA " "Info: Found entity 1: shiftSrcA" {  } { { "shiftSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftsrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftSrcB " "Info: Found entity 1: shiftSrcB" {  } { { "shiftSrcB.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft16 " "Info: Found entity 1: shiftLeft16" {  } { { "shiftLeft16.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftLeft16.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchmux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file branchmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchMux " "Info: Found entity 1: branchMux" {  } { { "branchMux.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/branchMux.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "schemeHard " "Info: Elaborating entity \"schemeHard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:inst17 " "Info: Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:inst17\"" {  } { { "schemeHard.bdf" "inst17" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -752 2216 2728 -544 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count unidadeControle.sv(125) " "Warning (10036): Verilog HDL or VHDL warning at unidadeControle.sv(125): object \"count\" assigned a value but never read" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst3 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst3\"" {  } { { "schemeHard.bdf" "inst3" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 216 3032 3192 376 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSrcA aluSrcA:inst " "Info: Elaborating entity \"aluSrcA\" for hierarchy \"aluSrcA:inst\"" {  } { { "schemeHard.bdf" "inst" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 96 2720 2952 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluSrcA.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at aluSrcA.sv(9): incomplete case statement has no default case item" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrcAOut aluSrcA.sv(9) " "Warning (10240): Verilog HDL Always Construct warning at aluSrcA.sv(9): inferring latch(es) for variable \"aluSrcAOut\", which holds its previous value in one or more paths through the always construct" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[0\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[0\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[1\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[1\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[2\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[2\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[3\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[3\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[4\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[4\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[5\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[5\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[6\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[6\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[7\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[7\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[8\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[8\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[9\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[9\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[10\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[10\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[11\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[11\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[12\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[12\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[13\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[13\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[14\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[14\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[15\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[15\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[16\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[16\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[17\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[17\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[18\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[18\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[19\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[19\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[20\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[20\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[21\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[21\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[22\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[22\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[23\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[23\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[24\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[24\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[25\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[25\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[26\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[26\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[27\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[27\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[28\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[28\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[29\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[29\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[30\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[30\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcAOut\[31\] aluSrcA.sv(9) " "Info (10041): Inferred latch for \"aluSrcAOut\[31\]\" at aluSrcA.sv(9)" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "schemeHard.bdf" "PC" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 0 928 1112 128 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchMux branchMux:inst20 " "Info: Elaborating entity \"branchMux\" for hierarchy \"branchMux:inst20\"" {  } { { "schemeHard.bdf" "inst20" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1128 1984 2128 -1000 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst4 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst4\"" {  } { { "schemeHard.bdf" "inst4" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 80 1568 1768 208 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst2 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst2\"" {  } { { "schemeHard.bdf" "inst2" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 240 1368 1560 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst2\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 240 1368 1560 368 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 12 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (12) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memoria.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iord iord:inst5 " "Info: Elaborating entity \"iord\" for hierarchy \"iord:inst5\"" {  } { { "schemeHard.bdf" "inst5" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 0 1168 1352 128 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "iord.sv(15) " "Warning (10270): Verilog HDL Case Statement warning at iord.sv(15): incomplete case statement has no default case item" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iordOut iord.sv(15) " "Warning (10240): Verilog HDL Always Construct warning at iord.sv(15): inferring latch(es) for variable \"iordOut\", which holds its previous value in one or more paths through the always construct" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[0\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[0\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[1\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[1\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[2\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[2\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[3\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[3\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[4\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[4\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[5\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[5\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[6\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[6\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[7\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[7\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[8\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[8\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[9\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[9\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[10\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[10\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[11\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[11\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[12\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[12\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[13\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[13\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[14\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[14\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[15\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[15\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[16\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[16\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[17\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[17\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[18\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[18\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[19\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[19\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[20\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[20\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[21\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[21\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[22\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[22\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[23\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[23\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[24\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[24\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[25\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[25\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[26\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[26\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[27\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[27\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[28\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[28\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[29\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[29\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[30\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[30\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[31\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[31\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcSource pcSource:inst16 " "Info: Elaborating entity \"pcSource\" for hierarchy \"pcSource:inst16\"" {  } { { "schemeHard.bdf" "inst16" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -216 3792 4040 -88 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:inst22 " "Info: Elaborating entity \"concat\" for hierarchy \"concat:inst22\"" {  } { { "schemeHard.bdf" "inst22" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -80 2032 2216 48 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst6 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst6\"" {  } { { "schemeHard.bdf" "inst6" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 240 1992 2216 400 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memToReg memToReg:inst7 " "Info: Elaborating entity \"memToReg\" for hierarchy \"memToReg:inst7\"" {  } { { "schemeHard.bdf" "inst7" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 416 1440 1704 640 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memToReg.sv(20) " "Warning (10270): Verilog HDL Case Statement warning at memToReg.sv(20): incomplete case statement has no default case item" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToRegOut memToReg.sv(20) " "Warning (10240): Verilog HDL Always Construct warning at memToReg.sv(20): inferring latch(es) for variable \"memToRegOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[0\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[0\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[1\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[1\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[2\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[2\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[3\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[3\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[4\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[4\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[5\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[5\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[6\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[6\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[7\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[7\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[8\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[8\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[9\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[9\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[10\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[10\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[11\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[11\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[12\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[12\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[13\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[13\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[14\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[14\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[15\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[15\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[16\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[16\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[17\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[17\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[18\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[18\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[19\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[19\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[20\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[20\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[21\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[21\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[22\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[22\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[23\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[23\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[24\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[24\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[25\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[25\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[26\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[26\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[27\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[27\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[28\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[28\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[29\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[29\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[30\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[30\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOut\[31\] memToReg.sv(20) " "Info (10041): Inferred latch for \"memToRegOut\[31\]\" at memToReg.sv(20)" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft16 shiftLeft16:inst21 " "Info: Elaborating entity \"shiftLeft16\" for hierarchy \"shiftLeft16:inst21\"" {  } { { "schemeHard.bdf" "inst21" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1352 1976 2216 1448 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend16to32 signExtend16to32:inst8 " "Info: Elaborating entity \"signExtend16to32\" for hierarchy \"signExtend16to32:inst8\"" {  } { { "schemeHard.bdf" "inst8" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 592 1992 2256 688 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:inst13 " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:inst13\"" {  } { { "schemeHard.bdf" "inst13" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1008 1480 1664 1136 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftSrcA shiftSrcA:inst18 " "Info: Elaborating entity \"shiftSrcA\" for hierarchy \"shiftSrcA:inst18\"" {  } { { "schemeHard.bdf" "inst18" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 976 1704 1872 1072 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftSrcB shiftSrcB:inst19 " "Info: Elaborating entity \"shiftSrcB\" for hierarchy \"shiftSrcB:inst19\"" {  } { { "schemeHard.bdf" "inst19" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1112 1712 1872 1208 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xchgMux xchgMux:inst10 " "Info: Elaborating entity \"xchgMux\" for hierarchy \"xchgMux:inst10\"" {  } { { "schemeHard.bdf" "inst10" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 776 1688 1784 928 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend1to32 signExtend1to32:inst9 " "Info: Elaborating entity \"signExtend1to32\" for hierarchy \"signExtend1to32:inst9\"" {  } { { "schemeHard.bdf" "inst9" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 584 1272 1368 768 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regDST regDST:inst15 " "Info: Elaborating entity \"regDST\" for hierarchy \"regDST:inst15\"" {  } { { "schemeHard.bdf" "inst15" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -128 1848 1976 88 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regDST.sv(13) " "Warning (10270): Verilog HDL Case Statement warning at regDST.sv(13): incomplete case statement has no default case item" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDSTOut regDST.sv(13) " "Warning (10240): Verilog HDL Always Construct warning at regDST.sv(13): inferring latch(es) for variable \"regDSTOut\", which holds its previous value in one or more paths through the always construct" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[0\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[0\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[1\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[1\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[2\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[2\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[3\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[3\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[4\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[4\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSrcB aluSrcB:inst1 " "Info: Elaborating entity \"aluSrcB\" for hierarchy \"aluSrcB:inst1\"" {  } { { "schemeHard.bdf" "inst1" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 408 2720 3000 536 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2_2 shiftLeft2_2:inst11 " "Info: Elaborating entity \"shiftLeft2_2\" for hierarchy \"shiftLeft2_2:inst11\"" {  } { { "schemeHard.bdf" "inst11" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 592 2552 2776 688 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[31\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[31\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[30\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[30\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[0\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[0\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[1\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[1\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[2\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[2\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[3\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[3\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[4\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[4\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[5\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[5\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[6\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[6\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[7\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[7\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[8\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[8\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[9\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[9\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[10\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[10\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[11\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[11\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[12\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[12\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[13\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[13\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[14\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[14\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[15\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[15\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[16\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[16\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[17\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[17\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[18\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[18\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[19\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[19\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[20\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[20\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[21\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[21\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[22\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[22\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[23\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[23\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[24\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[24\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[25\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[25\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[26\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[26\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[27\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[27\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[28\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[28\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluSrcA:inst\|aluSrcAOut\[29\] " "Warning: LATCH primitive \"aluSrcA:inst\|aluSrcAOut\[29\]\" is permanently enabled" {  } { { "aluSrcA.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[31\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[31\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[30\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[30\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[29\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[29\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[28\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[28\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[27\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[27\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[26\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[26\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[25\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[25\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[24\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[24\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[23\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[23\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[22\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[22\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[21\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[21\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[20\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[20\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[19\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[19\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[18\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[18\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[17\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[17\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[16\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[16\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[15\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[15\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[14\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[14\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[13\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[13\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[12\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[12\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[11\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[11\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[10\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[10\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[9\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[9\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[8\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[8\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[7\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[7\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[6\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[6\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[5\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[5\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[4\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[4\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[3\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[3\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[2\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[2\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[1\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[1\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "iord:inst5\|iordOut\[0\] " "Warning: LATCH primitive \"iord:inst5\|iordOut\[0\]\" is permanently enabled" {  } { { "iord.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Latch memToReg:inst7\|memToRegOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Latch memToReg:inst7\|memToRegOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Latch memToReg:inst7\|memToRegOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Latch memToReg:inst7\|memToRegOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Latch memToReg:inst7\|memToRegOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Latch memToReg:inst7\|memToRegOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Latch memToReg:inst7\|memToRegOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Latch memToReg:inst7\|memToRegOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Latch memToReg:inst7\|memToRegOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Latch memToReg:inst7\|memToRegOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Latch memToReg:inst7\|memToRegOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Latch memToReg:inst7\|memToRegOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Latch memToReg:inst7\|memToRegOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Latch memToReg:inst7\|memToRegOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Latch memToReg:inst7\|memToRegOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Latch memToReg:inst7\|memToRegOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Latch memToReg:inst7\|memToRegOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[3\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Latch memToReg:inst7\|memToRegOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Latch memToReg:inst7\|memToRegOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Latch memToReg:inst7\|memToRegOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Latch memToReg:inst7\|memToRegOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Latch memToReg:inst7\|memToRegOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Latch memToReg:inst7\|memToRegOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Latch memToReg:inst7\|memToRegOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Latch memToReg:inst7\|memToRegOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Latch memToReg:inst7\|memToRegOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Latch memToReg:inst7\|memToRegOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Latch memToReg:inst7\|memToRegOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Latch memToReg:inst7\|memToRegOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Latch memToReg:inst7\|memToRegOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Latch memToReg:inst7\|memToRegOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Latch memToReg:inst7\|memToRegOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxmemtoreg\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxmemtoreg\[3\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDST:inst15\|regDSTOut\[4\] " "Warning: Latch regDST:inst15\|regDSTOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxregdst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxregdst\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDST:inst15\|regDSTOut\[3\] " "Warning: Latch regDST:inst15\|regDSTOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxregdst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxregdst\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDST:inst15\|regDSTOut\[2\] " "Warning: Latch regDST:inst15\|regDSTOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxregdst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxregdst\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDST:inst15\|regDSTOut\[1\] " "Warning: Latch regDST:inst15\|regDSTOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxxxchgctrl " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxxxchgctrl" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDST:inst15\|regDSTOut\[0\] " "Warning: Latch regDST:inst15\|regDSTOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:inst17\|muxregdst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17\|muxregdst\[1\]" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "j\[1\] GND " "Warning (13410): Pin \"j\[1\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -256 3088 3104 -80 "j\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "j\[0\] GND " "Warning (13410): Pin \"j\[0\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -256 3088 3104 -80 "j\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[15\] GND " "Warning (13410): Pin \"LuiOut\[15\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[14\] GND " "Warning (13410): Pin \"LuiOut\[14\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[13\] GND " "Warning (13410): Pin \"LuiOut\[13\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[12\] GND " "Warning (13410): Pin \"LuiOut\[12\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[11\] GND " "Warning (13410): Pin \"LuiOut\[11\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[10\] GND " "Warning (13410): Pin \"LuiOut\[10\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[9\] GND " "Warning (13410): Pin \"LuiOut\[9\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[8\] GND " "Warning (13410): Pin \"LuiOut\[8\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[7\] GND " "Warning (13410): Pin \"LuiOut\[7\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[6\] GND " "Warning (13410): Pin \"LuiOut\[6\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[5\] GND " "Warning (13410): Pin \"LuiOut\[5\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[4\] GND " "Warning (13410): Pin \"LuiOut\[4\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[3\] GND " "Warning (13410): Pin \"LuiOut\[3\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[2\] GND " "Warning (13410): Pin \"LuiOut\[2\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[1\] GND " "Warning (13410): Pin \"LuiOut\[1\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LuiOut\[0\] GND " "Warning (13410): Pin \"LuiOut\[0\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 1376 1800 1816 1552 "LuiOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateOut\[5\] GND " "Warning (13410): Pin \"stateOut\[5\]\" is stuck at GND" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -544 2256 2272 -368 "stateOut\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~18 " "Info: Register \"unidadeControle:inst17\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~19 " "Info: Register \"unidadeControle:inst17\|state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~20 " "Info: Register \"unidadeControle:inst17\|state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~21 " "Info: Register \"unidadeControle:inst17\|state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~22 " "Info: Register \"unidadeControle:inst17\|state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~23 " "Info: Register \"unidadeControle:inst17\|state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:inst17\|state~24 " "Info: Register \"unidadeControle:inst17\|state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mipsHardware " "Warning: Ignored assignments for entity \"mipsHardware\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3514 " "Info: Implemented 3514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "576 " "Info: Implemented 576 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2904 " "Info: Implemented 2904 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Info: Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 16:40:30 2019 " "Info: Processing ended: Thu Oct 17 16:40:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Info: Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
